
stm32l475-cpp-kws.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da68  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00026abc  0800dbf8  0800dbf8  0001dbf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080346b4  080346b4  00050080  2**0
                  CONTENTS
  4 .ARM          00000008  080346b4  080346b4  000446b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080346bc  080346bc  00050080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080346bc  080346bc  000446bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080346c0  080346c0  000446c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080346c4  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  20000080  08034744  00050080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  08034744  00050458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00050080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000525e1  00000000  00000000  000500b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007228  00000000  00000000  000a2691  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b00  00000000  00000000  000a98c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018b0  00000000  00000000  000ab3c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ec93  00000000  00000000  000acc70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000267f3  00000000  00000000  000db903  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00166124  00000000  00000000  001020f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c8  00000000  00000000  0026821a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007be4  00000000  00000000  002682e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000033a6  00000000  00000000  0026fec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dbe0 	.word	0x0800dbe0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800dbe0 	.word	0x0800dbe0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f4a:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f4e:	f009 fedf 	bl	800ad10 <roundf>
 8000f52:	eef0 7a40 	vmov.f32	s15, s0
 8000f56:	eeb0 0a67 	vmov.f32	s0, s15
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <_ZN4MFCC8MelScaleEf>:

    static inline float InverseMelScale(float mel_freq) {
      return 700.0f * (expf (mel_freq / 1127.0f) - 1.0f);
    }

    static inline float MelScale(float freq) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	ed87 0a01 	vstr	s0, [r7, #4]
      return 1127.0f * logf (1.0f + freq / 700.0f);
 8000f6a:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f6e:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8000f9c <_ZN4MFCC8MelScaleEf+0x3c>
 8000f72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f7e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f82:	f009 ffe3 	bl	800af4c <logf>
 8000f86:	eef0 7a40 	vmov.f32	s15, s0
 8000f8a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000fa0 <_ZN4MFCC8MelScaleEf+0x40>
 8000f8e:	ee67 7a87 	vmul.f32	s15, s15, s14
    }
 8000f92:	eeb0 0a67 	vmov.f32	s0, s15
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	442f0000 	.word	0x442f0000
 8000fa0:	448ce000 	.word	0x448ce000

08000fa4 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    log(_Tp __x)
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    { return __builtin_log(__x); }
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff fab9 	bl	8000524 <__aeabi_i2d>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	ec43 2b10 	vmov	d0, r2, r3
 8000fba:	f009 fed1 	bl	800ad60 <log>
 8000fbe:	eeb0 7a40 	vmov.f32	s14, s0
 8000fc2:	eef0 7a60 	vmov.f32	s15, s1
 8000fc6:	eeb0 0a47 	vmov.f32	s0, s14
 8000fca:	eef0 0a67 	vmov.f32	s1, s15
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	ed87 0b00 	vstr	d0, [r7]
      return pow(__type(__x), __type(__y));
 8000fe0:	68f8      	ldr	r0, [r7, #12]
 8000fe2:	f7ff fa9f 	bl	8000524 <__aeabi_i2d>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	ed97 1b00 	vldr	d1, [r7]
 8000fee:	ec43 2b10 	vmov	d0, r2, r3
 8000ff2:	f009 fefd 	bl	800adf0 <pow>
 8000ff6:	eeb0 7a40 	vmov.f32	s14, s0
 8000ffa:	eef0 7a60 	vmov.f32	s15, s1
    }
 8000ffe:	eeb0 0a47 	vmov.f32	s0, s14
 8001002:	eef0 0a67 	vmov.f32	s1, s15
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	0000      	movs	r0, r0
	...

08001010 <_ZN4MFCCC1Eiii>:

#include "ML-KWS-for-MCU/MFCC/mfcc.h"
#include "float.h"
#include "arm_math.h"

MFCC::MFCC(int num_mfcc_features, int frame_len, int mfcc_dec_bits) 
 8001010:	b5b0      	push	{r4, r5, r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
 800101c:	603b      	str	r3, [r7, #0]
:num_mfcc_features(num_mfcc_features), 
 frame_len(frame_len), 
 mfcc_dec_bits(mfcc_dec_bits)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	68ba      	ldr	r2, [r7, #8]
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	683a      	ldr	r2, [r7, #0]
 800102e:	60da      	str	r2, [r3, #12]
{

  // Round-up to nearest power of 2.
  frame_len_padded = pow(2,ceil((log(frame_len)/log(2))));
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff ffb7 	bl	8000fa4 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001036:	ec55 4b10 	vmov	r4, r5, d0
 800103a:	2002      	movs	r0, #2
 800103c:	f7ff ffb2 	bl	8000fa4 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001040:	ec53 2b10 	vmov	r2, r3, d0
 8001044:	4620      	mov	r0, r4
 8001046:	4629      	mov	r1, r5
 8001048:	f7ff fc00 	bl	800084c <__aeabi_ddiv>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	ec43 2b17 	vmov	d7, r2, r3
 8001054:	eeb0 0a47 	vmov.f32	s0, s14
 8001058:	eef0 0a67 	vmov.f32	s1, s15
 800105c:	f009 fd84 	bl	800ab68 <ceil>
 8001060:	eeb0 7a40 	vmov.f32	s14, s0
 8001064:	eef0 7a60 	vmov.f32	s15, s1
 8001068:	eeb0 0a47 	vmov.f32	s0, s14
 800106c:	eef0 0a67 	vmov.f32	s1, s15
 8001070:	2002      	movs	r0, #2
 8001072:	f7ff ffaf 	bl	8000fd4 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001076:	ec53 2b10 	vmov	r2, r3, d0
 800107a:	4610      	mov	r0, r2
 800107c:	4619      	mov	r1, r3
 800107e:	f7ff fd6b 	bl	8000b58 <__aeabi_d2iz>
 8001082:	4602      	mov	r2, r0
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	609a      	str	r2, [r3, #8]

  frame = new float[frame_len_padded];
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 8001090:	4293      	cmp	r3, r2
 8001092:	d201      	bcs.n	8001098 <_ZN4MFCCC1Eiii+0x88>
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	e001      	b.n	800109c <_ZN4MFCCC1Eiii+0x8c>
 8001098:	f04f 33ff 	mov.w	r3, #4294967295
 800109c:	4618      	mov	r0, r3
 800109e:	f009 fd42 	bl	800ab26 <_Znaj>
 80010a2:	4603      	mov	r3, r0
 80010a4:	461a      	mov	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	611a      	str	r2, [r3, #16]
  buffer = new float[frame_len_padded];
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d201      	bcs.n	80010ba <_ZN4MFCCC1Eiii+0xaa>
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	e001      	b.n	80010be <_ZN4MFCCC1Eiii+0xae>
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
 80010be:	4618      	mov	r0, r3
 80010c0:	f009 fd31 	bl	800ab26 <_Znaj>
 80010c4:	4603      	mov	r3, r0
 80010c6:	461a      	mov	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	615a      	str	r2, [r3, #20]
  mel_energies = new float[NUM_FBANK_BINS];
 80010cc:	20a0      	movs	r0, #160	; 0xa0
 80010ce:	f009 fd2a 	bl	800ab26 <_Znaj>
 80010d2:	4603      	mov	r3, r0
 80010d4:	461a      	mov	r2, r3
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	619a      	str	r2, [r3, #24]

  //create window function
  window_func = new float[frame_len];
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d201      	bcs.n	80010e8 <_ZN4MFCCC1Eiii+0xd8>
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	e001      	b.n	80010ec <_ZN4MFCCC1Eiii+0xdc>
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	4618      	mov	r0, r3
 80010ee:	f009 fd1a 	bl	800ab26 <_Znaj>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	61da      	str	r2, [r3, #28]
  for (int i = 0; i < frame_len; i++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	697a      	ldr	r2, [r7, #20]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	429a      	cmp	r2, r3
 8001104:	da3b      	bge.n	800117e <_ZN4MFCCC1Eiii+0x16e>
    window_func[i] = 0.5 - 0.5*(M_2PI * ((float)i) / (frame_len));
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	ee07 3a90 	vmov	s15, r3
 800110c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001110:	ee17 0a90 	vmov	r0, s15
 8001114:	f7ff fa18 	bl	8000548 <__aeabi_f2d>
 8001118:	a332      	add	r3, pc, #200	; (adr r3, 80011e4 <_ZN4MFCCC1Eiii+0x1d4>)
 800111a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111e:	f7ff fa6b 	bl	80005f8 <__aeabi_dmul>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	4614      	mov	r4, r2
 8001128:	461d      	mov	r5, r3
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff f9fa 	bl	8000524 <__aeabi_i2d>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4620      	mov	r0, r4
 8001136:	4629      	mov	r1, r5
 8001138:	f7ff fb88 	bl	800084c <__aeabi_ddiv>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4610      	mov	r0, r2
 8001142:	4619      	mov	r1, r3
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <_ZN4MFCCC1Eiii+0x1d0>)
 800114a:	f7ff fa55 	bl	80005f8 <__aeabi_dmul>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	f04f 0000 	mov.w	r0, #0
 8001156:	4922      	ldr	r1, [pc, #136]	; (80011e0 <_ZN4MFCCC1Eiii+0x1d0>)
 8001158:	f7ff f896 	bl	8000288 <__aeabi_dsub>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4610      	mov	r0, r2
 8001162:	4619      	mov	r1, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	69da      	ldr	r2, [r3, #28]
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	18d4      	adds	r4, r2, r3
 800116e:	f7ff fd1b 	bl	8000ba8 <__aeabi_d2f>
 8001172:	4603      	mov	r3, r0
 8001174:	6023      	str	r3, [r4, #0]
  for (int i = 0; i < frame_len; i++)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	e7bf      	b.n	80010fe <_ZN4MFCCC1Eiii+0xee>

  //create mel filterbank
  fbank_filter_first = new int32_t[NUM_FBANK_BINS];
 800117e:	20a0      	movs	r0, #160	; 0xa0
 8001180:	f009 fcd1 	bl	800ab26 <_Znaj>
 8001184:	4603      	mov	r3, r0
 8001186:	461a      	mov	r2, r3
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	621a      	str	r2, [r3, #32]
  fbank_filter_last = new int32_t[NUM_FBANK_BINS];;
 800118c:	20a0      	movs	r0, #160	; 0xa0
 800118e:	f009 fcca 	bl	800ab26 <_Znaj>
 8001192:	4603      	mov	r3, r0
 8001194:	461a      	mov	r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	625a      	str	r2, [r3, #36]	; 0x24
  mel_fbank = create_mel_fbank();
 800119a:	68f8      	ldr	r0, [r7, #12]
 800119c:	f000 f942 	bl	8001424 <_ZN4MFCC16create_mel_fbankEv>
 80011a0:	4602      	mov	r2, r0
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	629a      	str	r2, [r3, #40]	; 0x28
  
  //create DCT matrix
  dct_matrix = create_dct_matrix(NUM_FBANK_BINS, num_mfcc_features);
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	2128      	movs	r1, #40	; 0x28
 80011aa:	68f8      	ldr	r0, [r7, #12]
 80011ac:	f000 f88c 	bl	80012c8 <_ZN4MFCC17create_dct_matrixEll>
 80011b0:	4602      	mov	r2, r0
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	62da      	str	r2, [r3, #44]	; 0x2c

  //initialize FFT
  rfft = new arm_rfft_fast_instance_f32;
 80011b6:	2018      	movs	r0, #24
 80011b8:	f009 fca4 	bl	800ab04 <_Znwj>
 80011bc:	4603      	mov	r3, r0
 80011be:	461a      	mov	r2, r3
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	631a      	str	r2, [r3, #48]	; 0x30
  arm_rfft_fast_init_f32(rfft, frame_len_padded);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	4619      	mov	r1, r3
 80011d0:	4610      	mov	r0, r2
 80011d2:	f008 fd11 	bl	8009bf8 <arm_rfft_fast_init_f32>

}
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bdb0      	pop	{r4, r5, r7, pc}
 80011e0:	3fe00000 	.word	0x3fe00000
 80011e4:	54442d18 	.word	0x54442d18
 80011e8:	401921fb 	.word	0x401921fb

080011ec <_ZN4MFCCD1Ev>:

MFCC::~MFCC() {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  delete []frame;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	691b      	ldr	r3, [r3, #16]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d004      	beq.n	8001206 <_ZN4MFCCD1Ev+0x1a>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	4618      	mov	r0, r3
 8001202:	f009 fc7d 	bl	800ab00 <_ZdaPv>
  delete [] buffer;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d004      	beq.n	8001218 <_ZN4MFCCD1Ev+0x2c>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	4618      	mov	r0, r3
 8001214:	f009 fc74 	bl	800ab00 <_ZdaPv>
  delete []mel_energies;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d004      	beq.n	800122a <_ZN4MFCCD1Ev+0x3e>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4618      	mov	r0, r3
 8001226:	f009 fc6b 	bl	800ab00 <_ZdaPv>
  delete []window_func;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <_ZN4MFCCD1Ev+0x50>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	4618      	mov	r0, r3
 8001238:	f009 fc62 	bl	800ab00 <_ZdaPv>
  delete []fbank_filter_first;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d004      	beq.n	800124e <_ZN4MFCCD1Ev+0x62>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a1b      	ldr	r3, [r3, #32]
 8001248:	4618      	mov	r0, r3
 800124a:	f009 fc59 	bl	800ab00 <_ZdaPv>
  delete []fbank_filter_last;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001252:	2b00      	cmp	r3, #0
 8001254:	d004      	beq.n	8001260 <_ZN4MFCCD1Ev+0x74>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125a:	4618      	mov	r0, r3
 800125c:	f009 fc50 	bl	800ab00 <_ZdaPv>
  delete []dct_matrix;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001264:	2b00      	cmp	r3, #0
 8001266:	d004      	beq.n	8001272 <_ZN4MFCCD1Ev+0x86>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126c:	4618      	mov	r0, r3
 800126e:	f009 fc47 	bl	800ab00 <_ZdaPv>
  delete rfft;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	2b00      	cmp	r3, #0
 8001278:	d003      	beq.n	8001282 <_ZN4MFCCD1Ev+0x96>
 800127a:	2118      	movs	r1, #24
 800127c:	4618      	mov	r0, r3
 800127e:	f009 fc3d 	bl	800aafc <_ZdlPvj>
  for(int i=0;i<NUM_FBANK_BINS;i++)
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	2b27      	cmp	r3, #39	; 0x27
 800128a:	dc0f      	bgt.n	80012ac <_ZN4MFCCD1Ev+0xc0>
    delete mel_fbank[i];
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d003      	beq.n	80012a4 <_ZN4MFCCD1Ev+0xb8>
 800129c:	2104      	movs	r1, #4
 800129e:	4618      	mov	r0, r3
 80012a0:	f009 fc2c 	bl	800aafc <_ZdlPvj>
  for(int i=0;i<NUM_FBANK_BINS;i++)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3301      	adds	r3, #1
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	e7ec      	b.n	8001286 <_ZN4MFCCD1Ev+0x9a>
  delete mel_fbank;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d003      	beq.n	80012bc <_ZN4MFCCD1Ev+0xd0>
 80012b4:	2104      	movs	r1, #4
 80012b6:	4618      	mov	r0, r3
 80012b8:	f009 fc20 	bl	800aafc <_ZdlPvj>
}
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <_ZN4MFCC17create_dct_matrixEll>:

float * MFCC::create_dct_matrix(int32_t input_length, int32_t coefficient_count) {
 80012c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012cc:	b08a      	sub	sp, #40	; 0x28
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	60f8      	str	r0, [r7, #12]
 80012d2:	60b9      	str	r1, [r7, #8]
 80012d4:	607a      	str	r2, [r7, #4]
  int32_t k, n;
  float * M = new float[input_length*coefficient_count];
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	fb02 f303 	mul.w	r3, r2, r3
 80012de:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d201      	bcs.n	80012ea <_ZN4MFCC17create_dct_matrixEll+0x22>
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	e001      	b.n	80012ee <_ZN4MFCC17create_dct_matrixEll+0x26>
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	4618      	mov	r0, r3
 80012f0:	f009 fc19 	bl	800ab26 <_Znaj>
 80012f4:	4603      	mov	r3, r0
 80012f6:	61fb      	str	r3, [r7, #28]
  float normalizer;
  arm_sqrt_f32(2.0/(float)input_length,&normalizer);
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	ee07 3a90 	vmov	s15, r3
 80012fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001302:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001306:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800130a:	edc7 7a06 	vstr	s15, [r7, #24]
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8001314:	edd7 7a06 	vldr	s15, [r7, #24]
 8001318:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800131c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001320:	db09      	blt.n	8001336 <_ZN4MFCC17create_dct_matrixEll+0x6e>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8001322:	ed97 0a06 	vldr	s0, [r7, #24]
 8001326:	f009 fe47 	bl	800afb8 <sqrtf>
 800132a:	eef0 7a40 	vmov.f32	s15, s0
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 8001334:	e004      	b.n	8001340 <_ZN4MFCC17create_dct_matrixEll+0x78>
    }
    else
    {
      *pOut = 0.0f;
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 800133e:	bf00      	nop
  for (k = 0; k < coefficient_count; k++) {
 8001340:	2300      	movs	r3, #0
 8001342:	627b      	str	r3, [r7, #36]	; 0x24
 8001344:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	429a      	cmp	r2, r3
 800134a:	da5d      	bge.n	8001408 <_ZN4MFCC17create_dct_matrixEll+0x140>
    for (n = 0; n < input_length; n++) {
 800134c:	2300      	movs	r3, #0
 800134e:	623b      	str	r3, [r7, #32]
 8001350:	6a3a      	ldr	r2, [r7, #32]
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	429a      	cmp	r2, r3
 8001356:	da53      	bge.n	8001400 <_ZN4MFCC17create_dct_matrixEll+0x138>
      M[k*input_length+n] = normalizer * cos( ((double)M_PI)/input_length * (n + 0.5) * k );
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff f8f4 	bl	8000548 <__aeabi_f2d>
 8001360:	4604      	mov	r4, r0
 8001362:	460d      	mov	r5, r1
 8001364:	68b8      	ldr	r0, [r7, #8]
 8001366:	f7ff f8dd 	bl	8000524 <__aeabi_i2d>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	a12b      	add	r1, pc, #172	; (adr r1, 800141c <_ZN4MFCC17create_dct_matrixEll+0x154>)
 8001370:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001374:	f7ff fa6a 	bl	800084c <__aeabi_ddiv>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4690      	mov	r8, r2
 800137e:	4699      	mov	r9, r3
 8001380:	6a38      	ldr	r0, [r7, #32]
 8001382:	f7ff f8cf 	bl	8000524 <__aeabi_i2d>
 8001386:	f04f 0200 	mov.w	r2, #0
 800138a:	4b23      	ldr	r3, [pc, #140]	; (8001418 <_ZN4MFCC17create_dct_matrixEll+0x150>)
 800138c:	f7fe ff7e 	bl	800028c <__adddf3>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	4640      	mov	r0, r8
 8001396:	4649      	mov	r1, r9
 8001398:	f7ff f92e 	bl	80005f8 <__aeabi_dmul>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	4690      	mov	r8, r2
 80013a2:	4699      	mov	r9, r3
 80013a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80013a6:	f7ff f8bd 	bl	8000524 <__aeabi_i2d>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4640      	mov	r0, r8
 80013b0:	4649      	mov	r1, r9
 80013b2:	f7ff f921 	bl	80005f8 <__aeabi_dmul>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	ec43 2b17 	vmov	d7, r2, r3
 80013be:	eeb0 0a47 	vmov.f32	s0, s14
 80013c2:	eef0 0a67 	vmov.f32	s1, s15
 80013c6:	f009 fc53 	bl	800ac70 <cos>
 80013ca:	ec53 2b10 	vmov	r2, r3, d0
 80013ce:	4620      	mov	r0, r4
 80013d0:	4629      	mov	r1, r5
 80013d2:	f7ff f911 	bl	80005f8 <__aeabi_dmul>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	4610      	mov	r0, r2
 80013dc:	4619      	mov	r1, r3
 80013de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e0:	68ba      	ldr	r2, [r7, #8]
 80013e2:	fb02 f203 	mul.w	r2, r2, r3
 80013e6:	6a3b      	ldr	r3, [r7, #32]
 80013e8:	4413      	add	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	69fa      	ldr	r2, [r7, #28]
 80013ee:	18d4      	adds	r4, r2, r3
 80013f0:	f7ff fbda 	bl	8000ba8 <__aeabi_d2f>
 80013f4:	4603      	mov	r3, r0
 80013f6:	6023      	str	r3, [r4, #0]
    for (n = 0; n < input_length; n++) {
 80013f8:	6a3b      	ldr	r3, [r7, #32]
 80013fa:	3301      	adds	r3, #1
 80013fc:	623b      	str	r3, [r7, #32]
 80013fe:	e7a7      	b.n	8001350 <_ZN4MFCC17create_dct_matrixEll+0x88>
  for (k = 0; k < coefficient_count; k++) {
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	3301      	adds	r3, #1
 8001404:	627b      	str	r3, [r7, #36]	; 0x24
 8001406:	e79d      	b.n	8001344 <_ZN4MFCC17create_dct_matrixEll+0x7c>
    }
  }
  return M;
 8001408:	69fb      	ldr	r3, [r7, #28]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3728      	adds	r7, #40	; 0x28
 800140e:	46bd      	mov	sp, r7
 8001410:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001414:	f3af 8000 	nop.w
 8001418:	3fe00000 	.word	0x3fe00000
 800141c:	54442d18 	.word	0x54442d18
 8001420:	400921fb 	.word	0x400921fb

08001424 <_ZN4MFCC16create_mel_fbankEv>:

float ** MFCC::create_mel_fbank() {
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b095      	sub	sp, #84	; 0x54
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]

  int32_t bin, i;

  int32_t num_fft_bins = frame_len_padded/2;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	0fda      	lsrs	r2, r3, #31
 8001432:	4413      	add	r3, r2
 8001434:	105b      	asrs	r3, r3, #1
 8001436:	637b      	str	r3, [r7, #52]	; 0x34
  float fft_bin_width = ((float)SAMP_FREQ) / frame_len_padded;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	ee07 3a90 	vmov	s15, r3
 8001440:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001444:	eddf 6a92 	vldr	s13, [pc, #584]	; 8001690 <_ZN4MFCC16create_mel_fbankEv+0x26c>
 8001448:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800144c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
  float mel_low_freq = MelScale(MEL_LOW_FREQ);
 8001450:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8001454:	f7ff fd84 	bl	8000f60 <_ZN4MFCC8MelScaleEf>
 8001458:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
  float mel_high_freq = MelScale(MEL_HIGH_FREQ); 
 800145c:	ed9f 0a8d 	vldr	s0, [pc, #564]	; 8001694 <_ZN4MFCC16create_mel_fbankEv+0x270>
 8001460:	f7ff fd7e 	bl	8000f60 <_ZN4MFCC8MelScaleEf>
 8001464:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
  float mel_freq_delta = (mel_high_freq - mel_low_freq) / (NUM_FBANK_BINS+1);
 8001468:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800146c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001470:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001474:	eddf 6a88 	vldr	s13, [pc, #544]	; 8001698 <_ZN4MFCC16create_mel_fbankEv+0x274>
 8001478:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800147c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  float *this_bin = new float[num_fft_bins];
 8001480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001482:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 8001486:	4293      	cmp	r3, r2
 8001488:	d201      	bcs.n	800148e <_ZN4MFCC16create_mel_fbankEv+0x6a>
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	e001      	b.n	8001492 <_ZN4MFCC16create_mel_fbankEv+0x6e>
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
 8001492:	4618      	mov	r0, r3
 8001494:	f009 fb47 	bl	800ab26 <_Znaj>
 8001498:	4603      	mov	r3, r0
 800149a:	623b      	str	r3, [r7, #32]

  float ** mel_fbank =  new float*[NUM_FBANK_BINS];
 800149c:	20a0      	movs	r0, #160	; 0xa0
 800149e:	f009 fb42 	bl	800ab26 <_Znaj>
 80014a2:	4603      	mov	r3, r0
 80014a4:	61fb      	str	r3, [r7, #28]

  for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 80014a6:	2300      	movs	r3, #0
 80014a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80014aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014ac:	2b27      	cmp	r3, #39	; 0x27
 80014ae:	f300 80e4 	bgt.w	800167a <_ZN4MFCC16create_mel_fbankEv+0x256>

    float left_mel = mel_low_freq + bin * mel_freq_delta;
 80014b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014b4:	ee07 3a90 	vmov	s15, r3
 80014b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014bc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80014c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80014c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014cc:	edc7 7a06 	vstr	s15, [r7, #24]
    float center_mel = mel_low_freq + (bin + 1) * mel_freq_delta;
 80014d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014d2:	3301      	adds	r3, #1
 80014d4:	ee07 3a90 	vmov	s15, r3
 80014d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014dc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80014e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80014e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ec:	edc7 7a05 	vstr	s15, [r7, #20]
    float right_mel = mel_low_freq + (bin + 2) * mel_freq_delta;
 80014f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014f2:	3302      	adds	r3, #2
 80014f4:	ee07 3a90 	vmov	s15, r3
 80014f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014fc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001504:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001508:	ee77 7a27 	vadd.f32	s15, s14, s15
 800150c:	edc7 7a04 	vstr	s15, [r7, #16]

    int32_t first_index = -1, last_index = -1;
 8001510:	f04f 33ff 	mov.w	r3, #4294967295
 8001514:	647b      	str	r3, [r7, #68]	; 0x44
 8001516:	f04f 33ff 	mov.w	r3, #4294967295
 800151a:	643b      	str	r3, [r7, #64]	; 0x40

    for (i = 0; i < num_fft_bins; i++) {
 800151c:	2300      	movs	r3, #0
 800151e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001520:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001524:	429a      	cmp	r2, r3
 8001526:	da65      	bge.n	80015f4 <_ZN4MFCC16create_mel_fbankEv+0x1d0>

      float freq = (fft_bin_width * i);  // center freq of this fft bin.
 8001528:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800152a:	ee07 3a90 	vmov	s15, r3
 800152e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001532:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800153a:	edc7 7a03 	vstr	s15, [r7, #12]
      float mel = MelScale(freq);
 800153e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001542:	f7ff fd0d 	bl	8000f60 <_ZN4MFCC8MelScaleEf>
 8001546:	ed87 0a02 	vstr	s0, [r7, #8]
      this_bin[i] = 0.0;
 800154a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	6a3a      	ldr	r2, [r7, #32]
 8001550:	4413      	add	r3, r2
 8001552:	f04f 0200 	mov.w	r2, #0
 8001556:	601a      	str	r2, [r3, #0]

      if (mel > left_mel && mel < right_mel) {
 8001558:	ed97 7a02 	vldr	s14, [r7, #8]
 800155c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001560:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001568:	dd40      	ble.n	80015ec <_ZN4MFCC16create_mel_fbankEv+0x1c8>
 800156a:	ed97 7a02 	vldr	s14, [r7, #8]
 800156e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001572:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157a:	d537      	bpl.n	80015ec <_ZN4MFCC16create_mel_fbankEv+0x1c8>
        float weight;
        if (mel <= center_mel) {
 800157c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001580:	edd7 7a05 	vldr	s15, [r7, #20]
 8001584:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158c:	d810      	bhi.n	80015b0 <_ZN4MFCC16create_mel_fbankEv+0x18c>
          weight = (mel - left_mel) / (center_mel - left_mel);
 800158e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001592:	edd7 7a06 	vldr	s15, [r7, #24]
 8001596:	ee77 6a67 	vsub.f32	s13, s14, s15
 800159a:	ed97 7a05 	vldr	s14, [r7, #20]
 800159e:	edd7 7a06 	vldr	s15, [r7, #24]
 80015a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015aa:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
 80015ae:	e00f      	b.n	80015d0 <_ZN4MFCC16create_mel_fbankEv+0x1ac>
        } else {
          weight = (right_mel-mel) / (right_mel-center_mel);
 80015b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80015b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015b8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80015bc:	ed97 7a04 	vldr	s14, [r7, #16]
 80015c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80015c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015cc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        }
        this_bin[i] = weight;
 80015d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	6a3a      	ldr	r2, [r7, #32]
 80015d6:	4413      	add	r3, r2
 80015d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80015da:	601a      	str	r2, [r3, #0]
        if (first_index == -1)
 80015dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015e2:	d101      	bne.n	80015e8 <_ZN4MFCC16create_mel_fbankEv+0x1c4>
          first_index = i;
 80015e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015e6:	647b      	str	r3, [r7, #68]	; 0x44
        last_index = i;
 80015e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015ea:	643b      	str	r3, [r7, #64]	; 0x40
    for (i = 0; i < num_fft_bins; i++) {
 80015ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015ee:	3301      	adds	r3, #1
 80015f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80015f2:	e795      	b.n	8001520 <_ZN4MFCC16create_mel_fbankEv+0xfc>
      }
    }

    fbank_filter_first[bin] = first_index;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a1a      	ldr	r2, [r3, #32]
 80015f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001600:	601a      	str	r2, [r3, #0]
    fbank_filter_last[bin] = last_index;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001606:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800160e:	601a      	str	r2, [r3, #0]
    mel_fbank[bin] = new float[last_index-first_index+1]; 
 8001610:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001612:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	3301      	adds	r3, #1
 8001618:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 800161c:	4293      	cmp	r3, r2
 800161e:	d201      	bcs.n	8001624 <_ZN4MFCC16create_mel_fbankEv+0x200>
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	e001      	b.n	8001628 <_ZN4MFCC16create_mel_fbankEv+0x204>
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800162a:	0092      	lsls	r2, r2, #2
 800162c:	69f9      	ldr	r1, [r7, #28]
 800162e:	188c      	adds	r4, r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f009 fa78 	bl	800ab26 <_Znaj>
 8001636:	4603      	mov	r3, r0
 8001638:	6023      	str	r3, [r4, #0]

    int32_t j = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	63bb      	str	r3, [r7, #56]	; 0x38
    //copy the part we care about
    for (i = first_index; i <= last_index; i++) {
 800163e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001640:	64bb      	str	r3, [r7, #72]	; 0x48
 8001642:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001644:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001646:	429a      	cmp	r2, r3
 8001648:	dc13      	bgt.n	8001672 <_ZN4MFCC16create_mel_fbankEv+0x24e>
      mel_fbank[bin][j++] = this_bin[i];
 800164a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	6a3a      	ldr	r2, [r7, #32]
 8001650:	441a      	add	r2, r3
 8001652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	69f9      	ldr	r1, [r7, #28]
 8001658:	440b      	add	r3, r1
 800165a:	6819      	ldr	r1, [r3, #0]
 800165c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800165e:	1c58      	adds	r0, r3, #1
 8001660:	63b8      	str	r0, [r7, #56]	; 0x38
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	440b      	add	r3, r1
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	601a      	str	r2, [r3, #0]
    for (i = first_index; i <= last_index; i++) {
 800166a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800166c:	3301      	adds	r3, #1
 800166e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001670:	e7e7      	b.n	8001642 <_ZN4MFCC16create_mel_fbankEv+0x21e>
  for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8001672:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001674:	3301      	adds	r3, #1
 8001676:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001678:	e717      	b.n	80014aa <_ZN4MFCC16create_mel_fbankEv+0x86>
    }
  }
  delete []this_bin;
 800167a:	6a3b      	ldr	r3, [r7, #32]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d002      	beq.n	8001686 <_ZN4MFCC16create_mel_fbankEv+0x262>
 8001680:	6a38      	ldr	r0, [r7, #32]
 8001682:	f009 fa3d 	bl	800ab00 <_ZdaPv>
  return mel_fbank;
 8001686:	69fb      	ldr	r3, [r7, #28]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3754      	adds	r7, #84	; 0x54
 800168c:	46bd      	mov	sp, r7
 800168e:	bd90      	pop	{r4, r7, pc}
 8001690:	467a0000 	.word	0x467a0000
 8001694:	457a0000 	.word	0x457a0000
 8001698:	42240000 	.word	0x42240000

0800169c <_ZN4MFCC12mfcc_computeEPKsPa>:

void MFCC::mfcc_compute(const int16_t * audio_data, q7_t* mfcc_out) {
 800169c:	b590      	push	{r4, r7, lr}
 800169e:	b095      	sub	sp, #84	; 0x54
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]

  int32_t i, j, bin;

  //TensorFlow way of normalizing .wav data to (-1,1)
  for (i = 0; i < frame_len; i++) {
 80016a8:	2300      	movs	r3, #0
 80016aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80016b2:	429a      	cmp	r2, r3
 80016b4:	da18      	bge.n	80016e8 <_ZN4MFCC12mfcc_computeEPKsPa+0x4c>
    frame[i] = (float)audio_data[i]/(1<<15);
 80016b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	68ba      	ldr	r2, [r7, #8]
 80016bc:	4413      	add	r3, r2
 80016be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016c2:	ee07 3a90 	vmov	s15, r3
 80016c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	691a      	ldr	r2, [r3, #16]
 80016ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	4413      	add	r3, r2
 80016d4:	eddf 6aac 	vldr	s13, [pc, #688]	; 8001988 <_ZN4MFCC12mfcc_computeEPKsPa+0x2ec>
 80016d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016dc:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < frame_len; i++) {
 80016e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016e2:	3301      	adds	r3, #1
 80016e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016e6:	e7e1      	b.n	80016ac <_ZN4MFCC12mfcc_computeEPKsPa+0x10>
  }
  //Fill up remaining with zeros
  memset(&frame[frame_len], 0, sizeof(float) * (frame_len_padded-frame_len));
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	18d0      	adds	r0, r2, r3
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	461a      	mov	r2, r3
 8001702:	2100      	movs	r1, #0
 8001704:	f00b fe02 	bl	800d30c <memset>

  for (i = 0; i < frame_len; i++) {
 8001708:	2300      	movs	r3, #0
 800170a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001712:	429a      	cmp	r2, r3
 8001714:	da1a      	bge.n	800174c <_ZN4MFCC12mfcc_computeEPKsPa+0xb0>
    frame[i] *= window_func[i];
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	691a      	ldr	r2, [r3, #16]
 800171a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	ed93 7a00 	vldr	s14, [r3]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	69da      	ldr	r2, [r3, #28]
 8001728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	4413      	add	r3, r2
 800172e:	edd3 7a00 	vldr	s15, [r3]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	691a      	ldr	r2, [r3, #16]
 8001736:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	4413      	add	r3, r2
 800173c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001740:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < frame_len; i++) {
 8001744:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001746:	3301      	adds	r3, #1
 8001748:	64fb      	str	r3, [r7, #76]	; 0x4c
 800174a:	e7df      	b.n	800170c <_ZN4MFCC12mfcc_computeEPKsPa+0x70>
  }

  //Compute FFT
  arm_rfft_fast_f32(rfft, frame, buffer, 0);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6919      	ldr	r1, [r3, #16]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	695a      	ldr	r2, [r3, #20]
 8001758:	2300      	movs	r3, #0
 800175a:	f008 fb31 	bl	8009dc0 <arm_rfft_fast_f32>

  //Convert to power spectrum
  //frame is stored as [real0, realN/2-1, real1, im1, real2, im2, ...]
  int32_t half_dim = frame_len_padded/2;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	0fda      	lsrs	r2, r3, #31
 8001764:	4413      	add	r3, r2
 8001766:	105b      	asrs	r3, r3, #1
 8001768:	63bb      	str	r3, [r7, #56]	; 0x38
  float first_energy = buffer[0] * buffer[0],
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	ed93 7a00 	vldr	s14, [r3]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	695b      	ldr	r3, [r3, #20]
 8001776:	edd3 7a00 	vldr	s15, [r3]
 800177a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800177e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        last_energy =  buffer[1] * buffer[1];  // handle this special case
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	3304      	adds	r3, #4
 8001788:	ed93 7a00 	vldr	s14, [r3]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	695b      	ldr	r3, [r3, #20]
 8001790:	3304      	adds	r3, #4
 8001792:	edd3 7a00 	vldr	s15, [r3]
 8001796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800179a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
  for (i = 1; i < half_dim; i++) {
 800179e:	2301      	movs	r3, #1
 80017a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80017a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80017a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017a6:	429a      	cmp	r2, r3
 80017a8:	da23      	bge.n	80017f2 <_ZN4MFCC12mfcc_computeEPKsPa+0x156>
    float real = buffer[i*2], im = buffer[i*2 + 1];
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	695a      	ldr	r2, [r3, #20]
 80017ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	4413      	add	r3, r2
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	695a      	ldr	r2, [r3, #20]
 80017bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017be:	00db      	lsls	r3, r3, #3
 80017c0:	3304      	adds	r3, #4
 80017c2:	4413      	add	r3, r2
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	62bb      	str	r3, [r7, #40]	; 0x28
    buffer[i] = real*real + im*im;
 80017c8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80017cc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017d0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80017d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	695a      	ldr	r2, [r3, #20]
 80017dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017e6:	edc3 7a00 	vstr	s15, [r3]
  for (i = 1; i < half_dim; i++) {
 80017ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017ec:	3301      	adds	r3, #1
 80017ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80017f0:	e7d7      	b.n	80017a2 <_ZN4MFCC12mfcc_computeEPKsPa+0x106>
  }
  buffer[0] = first_energy;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	695b      	ldr	r3, [r3, #20]
 80017f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017f8:	601a      	str	r2, [r3, #0]
  buffer[half_dim] = last_energy;  
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	695a      	ldr	r2, [r3, #20]
 80017fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001806:	601a      	str	r2, [r3, #0]
 
  float sqrt_data;
  //Apply mel filterbanks
  for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8001808:	2300      	movs	r3, #0
 800180a:	647b      	str	r3, [r7, #68]	; 0x44
 800180c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800180e:	2b27      	cmp	r3, #39	; 0x27
 8001810:	dc6d      	bgt.n	80018ee <_ZN4MFCC12mfcc_computeEPKsPa+0x252>
    j = 0;
 8001812:	2300      	movs	r3, #0
 8001814:	64bb      	str	r3, [r7, #72]	; 0x48
    float mel_energy = 0;
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	643b      	str	r3, [r7, #64]	; 0x40
    int32_t first_index = fbank_filter_first[bin];
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6a1a      	ldr	r2, [r3, #32]
 8001820:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4413      	add	r3, r2
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
    int32_t last_index = fbank_filter_last[bin];
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800182e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	623b      	str	r3, [r7, #32]
    for (i = first_index; i <= last_index; i++) {
 8001838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800183c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800183e:	6a3b      	ldr	r3, [r7, #32]
 8001840:	429a      	cmp	r2, r3
 8001842:	dc3a      	bgt.n	80018ba <_ZN4MFCC12mfcc_computeEPKsPa+0x21e>
      arm_sqrt_f32(buffer[i],&sqrt_data);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	695a      	ldr	r2, [r3, #20]
 8001848:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4413      	add	r3, r2
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	61fb      	str	r3, [r7, #28]
 8001852:	f107 0314 	add.w	r3, r7, #20
 8001856:	61bb      	str	r3, [r7, #24]
    if (in >= 0.0f)
 8001858:	edd7 7a07 	vldr	s15, [r7, #28]
 800185c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001864:	db09      	blt.n	800187a <_ZN4MFCC12mfcc_computeEPKsPa+0x1de>
      *pOut = sqrtf(in);
 8001866:	ed97 0a07 	vldr	s0, [r7, #28]
 800186a:	f009 fba5 	bl	800afb8 <sqrtf>
 800186e:	eef0 7a40 	vmov.f32	s15, s0
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8001878:	e004      	b.n	8001884 <_ZN4MFCC12mfcc_computeEPKsPa+0x1e8>
      *pOut = 0.0f;
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	f04f 0200 	mov.w	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8001882:	bf00      	nop
      mel_energy += (sqrt_data) * mel_fbank[bin][j++];
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001888:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001892:	1c59      	adds	r1, r3, #1
 8001894:	64b9      	str	r1, [r7, #72]	; 0x48
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	ed93 7a00 	vldr	s14, [r3]
 800189e:	edd7 7a05 	vldr	s15, [r7, #20]
 80018a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a6:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80018aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ae:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    for (i = first_index; i <= last_index; i++) {
 80018b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80018b4:	3301      	adds	r3, #1
 80018b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018b8:	e7c0      	b.n	800183c <_ZN4MFCC12mfcc_computeEPKsPa+0x1a0>
    }
    mel_energies[bin] = mel_energy;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	699a      	ldr	r2, [r3, #24]
 80018be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	4413      	add	r3, r2
 80018c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80018c6:	601a      	str	r2, [r3, #0]

    //avoid log of zero
    if (mel_energy == 0.0)
 80018c8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80018cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d4:	d107      	bne.n	80018e6 <_ZN4MFCC12mfcc_computeEPKsPa+0x24a>
      mel_energies[bin] = FLT_MIN;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	699a      	ldr	r2, [r3, #24]
 80018da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80018e4:	601a      	str	r2, [r3, #0]
  for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 80018e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018e8:	3301      	adds	r3, #1
 80018ea:	647b      	str	r3, [r7, #68]	; 0x44
 80018ec:	e78e      	b.n	800180c <_ZN4MFCC12mfcc_computeEPKsPa+0x170>
  }

  //Take log
  for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 80018ee:	2300      	movs	r3, #0
 80018f0:	647b      	str	r3, [r7, #68]	; 0x44
 80018f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018f4:	2b27      	cmp	r3, #39	; 0x27
 80018f6:	dc17      	bgt.n	8001928 <_ZN4MFCC12mfcc_computeEPKsPa+0x28c>
    mel_energies[bin] = logf(mel_energies[bin]);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	699a      	ldr	r2, [r3, #24]
 80018fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	edd3 7a00 	vldr	s15, [r3]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	699a      	ldr	r2, [r3, #24]
 800190a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	18d4      	adds	r4, r2, r3
 8001910:	eeb0 0a67 	vmov.f32	s0, s15
 8001914:	f009 fb1a 	bl	800af4c <logf>
 8001918:	eef0 7a40 	vmov.f32	s15, s0
 800191c:	edc4 7a00 	vstr	s15, [r4]
  for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 8001920:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001922:	3301      	adds	r3, #1
 8001924:	647b      	str	r3, [r7, #68]	; 0x44
 8001926:	e7e4      	b.n	80018f2 <_ZN4MFCC12mfcc_computeEPKsPa+0x256>

  //Take DCT. Uses matrix mul.
  for (i = 0; i < num_mfcc_features; i++) {
 8001928:	2300      	movs	r3, #0
 800192a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001932:	429a      	cmp	r2, r3
 8001934:	da71      	bge.n	8001a1a <_ZN4MFCC12mfcc_computeEPKsPa+0x37e>
    float sum = 0.0;
 8001936:	f04f 0300 	mov.w	r3, #0
 800193a:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (j = 0; j < NUM_FBANK_BINS; j++) {
 800193c:	2300      	movs	r3, #0
 800193e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001940:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001942:	2b27      	cmp	r3, #39	; 0x27
 8001944:	dc26      	bgt.n	8001994 <_ZN4MFCC12mfcc_computeEPKsPa+0x2f8>
      sum += dct_matrix[i*NUM_FBANK_BINS+j] * mel_energies[j];
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800194a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800194c:	4613      	mov	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	461a      	mov	r2, r3
 8001956:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001958:	4413      	add	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	440b      	add	r3, r1
 800195e:	ed93 7a00 	vldr	s14, [r3]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	699a      	ldr	r2, [r3, #24]
 8001966:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	4413      	add	r3, r2
 800196c:	edd3 7a00 	vldr	s15, [r3]
 8001970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001974:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001978:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    for (j = 0; j < NUM_FBANK_BINS; j++) {
 8001980:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001982:	3301      	adds	r3, #1
 8001984:	64bb      	str	r3, [r7, #72]	; 0x48
 8001986:	e7db      	b.n	8001940 <_ZN4MFCC12mfcc_computeEPKsPa+0x2a4>
 8001988:	47000000 	.word	0x47000000
 800198c:	42fe0000 	.word	0x42fe0000
 8001990:	c3000000 	.word	0xc3000000
    }

    //Input is Qx.mfcc_dec_bits (from quantization step)
    sum *= (0x1<<mfcc_dec_bits);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	2201      	movs	r2, #1
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	ee07 3a90 	vmov	s15, r3
 80019a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019a6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80019aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ae:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    sum = round(sum); 
 80019b2:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 80019b6:	f7ff fac3 	bl	8000f40 <_ZSt5roundf>
 80019ba:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
    if(sum >= 127)
 80019be:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019c2:	ed1f 7a0e 	vldr	s14, [pc, #-56]	; 800198c <_ZN4MFCC12mfcc_computeEPKsPa+0x2f0>
 80019c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ce:	db05      	blt.n	80019dc <_ZN4MFCC12mfcc_computeEPKsPa+0x340>
      mfcc_out[i] = 127;
 80019d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	4413      	add	r3, r2
 80019d6:	227f      	movs	r2, #127	; 0x7f
 80019d8:	701a      	strb	r2, [r3, #0]
 80019da:	e01a      	b.n	8001a12 <_ZN4MFCC12mfcc_computeEPKsPa+0x376>
    else if(sum <= -128)
 80019dc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019e0:	ed1f 7a15 	vldr	s14, [pc, #-84]	; 8001990 <_ZN4MFCC12mfcc_computeEPKsPa+0x2f4>
 80019e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ec:	d805      	bhi.n	80019fa <_ZN4MFCC12mfcc_computeEPKsPa+0x35e>
      mfcc_out[i] = -128;
 80019ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	4413      	add	r3, r2
 80019f4:	2280      	movs	r2, #128	; 0x80
 80019f6:	701a      	strb	r2, [r3, #0]
 80019f8:	e00b      	b.n	8001a12 <_ZN4MFCC12mfcc_computeEPKsPa+0x376>
    else
      mfcc_out[i] = sum; 
 80019fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	4413      	add	r3, r2
 8001a00:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001a04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a08:	edc7 7a00 	vstr	s15, [r7]
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	b252      	sxtb	r2, r2
 8001a10:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < num_mfcc_features; i++) {
 8001a12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a14:	3301      	adds	r3, #1
 8001a16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a18:	e788      	b.n	800192c <_ZN4MFCC12mfcc_computeEPKsPa+0x290>
  }

}
 8001a1a:	bf00      	nop
 8001a1c:	3754      	adds	r7, #84	; 0x54
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd90      	pop	{r4, r7, pc}
 8001a22:	bf00      	nop

08001a24 <_ZN2NNC1Ev>:
#ifndef __NN_H__
#define __NN_H__

#include "arm_nnfunctions.h"

class NN {
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	4a04      	ldr	r2, [pc, #16]	; (8001a40 <_ZN2NNC1Ev+0x1c>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4618      	mov	r0, r3
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	0802142c 	.word	0x0802142c

08001a44 <_ZN3DNNC1Ev>:
const q7_t DNN::ip3_wt[IP3_WT_DIM]=IP3_WT;
const q7_t DNN::ip3_bias[IP3_OUT_DIM]=IP3_BIAS;
const q7_t DNN::ip4_wt[IP4_WT_DIM]=IP4_WT;
const q7_t DNN::ip4_bias[OUT_DIM]=IP4_BIAS;

DNN::DNN()
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff ffe8 	bl	8001a24 <_ZN2NNC1Ev>
 8001a54:	4a1b      	ldr	r2, [pc, #108]	; (8001ac4 <_ZN3DNNC1Ev+0x80>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	601a      	str	r2, [r3, #0]
{
  scratch_pad = new q7_t[SCRATCH_BUFFER_SIZE];
 8001a5a:	f240 5054 	movw	r0, #1364	; 0x554
 8001a5e:	f009 f862 	bl	800ab26 <_Znaj>
 8001a62:	4603      	mov	r3, r0
 8001a64:	461a      	mov	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	61da      	str	r2, [r3, #28]
  ip1_out = scratch_pad;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	69da      	ldr	r2, [r3, #28]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	621a      	str	r2, [r3, #32]
  ip2_out = ip1_out+IP1_OUT_DIM;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a1b      	ldr	r3, [r3, #32]
 8001a76:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	625a      	str	r2, [r3, #36]	; 0x24
  ip3_out = ip1_out;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6a1a      	ldr	r2, [r3, #32]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	629a      	str	r2, [r3, #40]	; 0x28
  vec_buffer = (q15_t*)(ip1_out+IP1_OUT_DIM+IP2_OUT_DIM);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	f503 7290 	add.w	r2, r3, #288	; 0x120
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	62da      	str	r2, [r3, #44]	; 0x2c
  frame_len = FRAME_LEN;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f44f 7220 	mov.w	r2, #640	; 0x280
 8001a98:	605a      	str	r2, [r3, #4]
  frame_shift = FRAME_SHIFT;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8001aa0:	609a      	str	r2, [r3, #8]
  num_mfcc_features = NUM_MFCC_COEFFS;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	220a      	movs	r2, #10
 8001aa6:	60da      	str	r2, [r3, #12]
  num_frames = NUM_FRAMES;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2219      	movs	r2, #25
 8001aac:	611a      	str	r2, [r3, #16]
  num_out_classes = OUT_DIM;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	220c      	movs	r2, #12
 8001ab2:	615a      	str	r2, [r3, #20]
  in_dec_bits = MFCC_DEC_BITS;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	619a      	str	r2, [r3, #24]
}
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4618      	mov	r0, r3
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	08021418 	.word	0x08021418

08001ac8 <_ZN3DNND1Ev>:

DNN::~DNN()
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	4a09      	ldr	r2, [pc, #36]	; (8001af8 <_ZN3DNND1Ev+0x30>)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	601a      	str	r2, [r3, #0]
{
  delete scratch_pad;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	69db      	ldr	r3, [r3, #28]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d003      	beq.n	8001ae6 <_ZN3DNND1Ev+0x1e>
 8001ade:	2101      	movs	r1, #1
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f009 f80b 	bl	800aafc <_ZdlPvj>
DNN::~DNN()
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 f88d 	bl	8001c08 <_ZN2NND1Ev>
}
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4618      	mov	r0, r3
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	08021418 	.word	0x08021418

08001afc <_ZN3DNND0Ev>:
DNN::~DNN()
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
}
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f7ff ffdf 	bl	8001ac8 <_ZN3DNND1Ev>
 8001b0a:	2130      	movs	r1, #48	; 0x30
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f008 fff5 	bl	800aafc <_ZdlPvj>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4618      	mov	r0, r3
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <_ZN3DNN6run_nnEPaS0_>:

void DNN::run_nn(q7_t* in_data, q7_t* out_data)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	; 0x28
 8001b20:	af06      	add	r7, sp, #24
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
	// Run all layers
	
	// IP1 
	arm_fully_connected_q7(in_data, ip1_wt, IN_DIM, IP1_OUT_DIM, 1, 7, ip1_bias, ip1_out, vec_buffer);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001b30:	9204      	str	r2, [sp, #16]
 8001b32:	9303      	str	r3, [sp, #12]
 8001b34:	4b2c      	ldr	r3, [pc, #176]	; (8001be8 <_ZN3DNN6run_nnEPaS0_+0xcc>)
 8001b36:	9302      	str	r3, [sp, #8]
 8001b38:	2307      	movs	r3, #7
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	2390      	movs	r3, #144	; 0x90
 8001b42:	22fa      	movs	r2, #250	; 0xfa
 8001b44:	4929      	ldr	r1, [pc, #164]	; (8001bec <_ZN3DNN6run_nnEPaS0_+0xd0>)
 8001b46:	68b8      	ldr	r0, [r7, #8]
 8001b48:	f002 fa27 	bl	8003f9a <arm_fully_connected_q7>
        // RELU1
	arm_relu_q7(ip1_out, IP1_OUT_DIM);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6a1b      	ldr	r3, [r3, #32]
 8001b50:	2190      	movs	r1, #144	; 0x90
 8001b52:	4618      	mov	r0, r3
 8001b54:	f002 f9a9 	bl	8003eaa <arm_relu_q7>

	// IP2 
	arm_fully_connected_q7(ip1_out, ip2_wt, IP1_OUT_DIM, IP2_OUT_DIM, 2, 8, ip2_bias, ip2_out, vec_buffer);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	6a18      	ldr	r0, [r3, #32]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b60:	68fa      	ldr	r2, [r7, #12]
 8001b62:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001b64:	9204      	str	r2, [sp, #16]
 8001b66:	9303      	str	r3, [sp, #12]
 8001b68:	4b21      	ldr	r3, [pc, #132]	; (8001bf0 <_ZN3DNN6run_nnEPaS0_+0xd4>)
 8001b6a:	9302      	str	r3, [sp, #8]
 8001b6c:	2308      	movs	r3, #8
 8001b6e:	9301      	str	r3, [sp, #4]
 8001b70:	2302      	movs	r3, #2
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	2390      	movs	r3, #144	; 0x90
 8001b76:	2290      	movs	r2, #144	; 0x90
 8001b78:	491e      	ldr	r1, [pc, #120]	; (8001bf4 <_ZN3DNN6run_nnEPaS0_+0xd8>)
 8001b7a:	f002 fa0e 	bl	8003f9a <arm_fully_connected_q7>
        // RELU2
	arm_relu_q7(ip2_out, IP2_OUT_DIM);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b82:	2190      	movs	r1, #144	; 0x90
 8001b84:	4618      	mov	r0, r3
 8001b86:	f002 f990 	bl	8003eaa <arm_relu_q7>

	// IP3 
	arm_fully_connected_q7(ip2_out, ip3_wt, IP2_OUT_DIM, IP3_OUT_DIM, 2, 9, ip3_bias, ip3_out, vec_buffer);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001b96:	9204      	str	r2, [sp, #16]
 8001b98:	9303      	str	r3, [sp, #12]
 8001b9a:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <_ZN3DNN6run_nnEPaS0_+0xdc>)
 8001b9c:	9302      	str	r3, [sp, #8]
 8001b9e:	2309      	movs	r3, #9
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	2390      	movs	r3, #144	; 0x90
 8001ba8:	2290      	movs	r2, #144	; 0x90
 8001baa:	4914      	ldr	r1, [pc, #80]	; (8001bfc <_ZN3DNN6run_nnEPaS0_+0xe0>)
 8001bac:	f002 f9f5 	bl	8003f9a <arm_fully_connected_q7>
        // RELU3
	arm_relu_q7(ip3_out, IP3_OUT_DIM);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb4:	2190      	movs	r1, #144	; 0x90
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f002 f977 	bl	8003eaa <arm_relu_q7>

	// IP4 
	arm_fully_connected_q7(ip3_out, ip4_wt, IP3_OUT_DIM, OUT_DIM, 0, 6, ip4_bias, out_data, vec_buffer);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc4:	9304      	str	r3, [sp, #16]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	9303      	str	r3, [sp, #12]
 8001bca:	4b0d      	ldr	r3, [pc, #52]	; (8001c00 <_ZN3DNN6run_nnEPaS0_+0xe4>)
 8001bcc:	9302      	str	r3, [sp, #8]
 8001bce:	2306      	movs	r3, #6
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	230c      	movs	r3, #12
 8001bd8:	2290      	movs	r2, #144	; 0x90
 8001bda:	490a      	ldr	r1, [pc, #40]	; (8001c04 <_ZN3DNN6run_nnEPaS0_+0xe8>)
 8001bdc:	f002 f9dd 	bl	8003f9a <arm_fully_connected_q7>

}
 8001be0:	bf00      	nop
 8001be2:	3710      	adds	r7, #16
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	08016994 	.word	0x08016994
 8001bec:	0800dcf4 	.word	0x0800dcf4
 8001bf0:	0801bb24 	.word	0x0801bb24
 8001bf4:	08016a24 	.word	0x08016a24
 8001bf8:	08020cb4 	.word	0x08020cb4
 8001bfc:	0801bbb4 	.word	0x0801bbb4
 8001c00:	08021404 	.word	0x08021404
 8001c04:	08020d44 	.word	0x08020d44

08001c08 <_ZN2NND1Ev>:
 * limitations under the License.
 */

#include "ML-KWS-for-MCU/NN/nn.h"

NN::~NN() {
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	4a04      	ldr	r2, [pc, #16]	; (8001c24 <_ZN2NND1Ev+0x1c>)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	601a      	str	r2, [r3, #0]
}
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	0802142c 	.word	0x0802142c

08001c28 <_ZN11AudioPlayerC1EP17DAC_HandleTypeDef>:
#include <stdint.h>
#include<stdio.h>
#include <cstring>

// constructor
AudioPlayer::AudioPlayer(DAC_HandleTypeDef *hdac)
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
: hdac(hdac)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	611a      	str	r2, [r3, #16]
{
	dac_stop_flag = 1;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	731a      	strb	r2, [r3, #12]
}
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4618      	mov	r0, r3
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <_ZN11AudioPlayerD1Ev>:

// destructor
AudioPlayer::~AudioPlayer() {
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
}
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4618      	mov	r0, r3
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <_ZN11AudioPlayer10play_audioEP8WaveData>:

// record audio
void AudioPlayer::play_audio(WaveData * data) {
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b084      	sub	sp, #16
 8001c66:	af02      	add	r7, sp, #8
 8001c68:	6078      	str	r0, [r7, #4]
 8001c6a:	6039      	str	r1, [r7, #0]
	cur_data = data;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	609a      	str	r2, [r3, #8]
	played_samples = 0;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	615a      	str	r2, [r3, #20]
	converted_samples = 0;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	619a      	str	r2, [r3, #24]

	conversion_buffer = new uint16_t[PLAY_BUFFER_LENGTH];
 8001c7e:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8001c82:	f008 ff50 	bl	800ab26 <_Znaj>
 8001c86:	4603      	mov	r3, r0
 8001c88:	461a      	mov	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	605a      	str	r2, [r3, #4]
	dac_buffer = new uint16_t[PLAY_BUFFER_LENGTH];
 8001c8e:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8001c92:	f008 ff48 	bl	800ab26 <_Znaj>
 8001c96:	4603      	mov	r3, r0
 8001c98:	461a      	mov	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	601a      	str	r2, [r3, #0]


	// initial full read
	update_dac_buffer(0, PLAY_BUFFER_LENGTH);
 8001c9e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f000 f833 	bl	8001d10 <_ZN11AudioPlayer17update_dac_bufferEmm>

	// Start DAC in circular mode
	dac_stop_flag = 0;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	731a      	strb	r2, [r3, #12]
	if (HAL_DAC_Start_DMA(hdac, DAC_CHANNEL_1, (uint32_t*)dac_buffer, PLAY_BUFFER_LENGTH, DAC_ALIGN_12B_R) == HAL_ERROR) {
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6918      	ldr	r0, [r3, #16]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	2300      	movs	r3, #0
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	f003 f895 	bl	8004df0 <HAL_DAC_Start_DMA>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	bf0c      	ite	eq
 8001ccc:	2301      	moveq	r3, #1
 8001cce:	2300      	movne	r3, #0
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <_ZN11AudioPlayer10play_audioEP8WaveData+0x78>
		Error_Handler();
 8001cd6:	f001 f871 	bl	8002dbc <Error_Handler>
	}
	while(!dac_stop_flag);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	7b1b      	ldrb	r3, [r3, #12]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d100      	bne.n	8001ce4 <_ZN11AudioPlayer10play_audioEP8WaveData+0x82>
 8001ce2:	e7fa      	b.n	8001cda <_ZN11AudioPlayer10play_audioEP8WaveData+0x78>
	delete [] dac_buffer;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d004      	beq.n	8001cf6 <_ZN11AudioPlayer10play_audioEP8WaveData+0x94>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f008 ff05 	bl	800ab00 <_ZdaPv>
	delete [] conversion_buffer;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d004      	beq.n	8001d08 <_ZN11AudioPlayer10play_audioEP8WaveData+0xa6>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f008 fefc 	bl	800ab00 <_ZdaPv>
}
 8001d08:	bf00      	nop
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_ZN11AudioPlayer17update_dac_bufferEmm>:

// update buffer. Method called by dac callbacks functions.
void AudioPlayer::update_dac_buffer(uint32_t offset, uint32_t data_length) {
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b088      	sub	sp, #32
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
	uint32_t remaining_samples = MAX_RECORD_LENGTH - converted_samples;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f5c3 537a 	rsb	r3, r3, #16000	; 0x3e80
 8001d24:	617b      	str	r3, [r7, #20]
	uint32_t read_length = data_length;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	61fb      	str	r3, [r7, #28]
	if (read_length >= remaining_samples) {
 8001d2a:	69fa      	ldr	r2, [r7, #28]
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d301      	bcc.n	8001d36 <_ZN11AudioPlayer17update_dac_bufferEmm+0x26>
		read_length = remaining_samples;
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	61fb      	str	r3, [r7, #28]
	}
	if (read_length > 0) {
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d046      	beq.n	8001dca <_ZN11AudioPlayer17update_dac_bufferEmm+0xba>
		qspi_read((uint8_t*)conversion_buffer, cur_data->qspi_address + converted_samples*WAVE_DATA_WIDTH, read_length * WAVE_DATA_WIDTH);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	6858      	ldr	r0, [r3, #4]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	18d1      	adds	r1, r2, r3
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	461a      	mov	r2, r3
 8001d54:	f001 f840 	bl	8002dd8 <_Z9qspi_readPhmm>
		for (uint32_t i = 0; i < read_length; i++){
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61bb      	str	r3, [r7, #24]
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d220      	bcs.n	8001da6 <_ZN11AudioPlayer17update_dac_bufferEmm+0x96>
			conversion_buffer[i] = (uint16_t)(conversion_buffer[i] * WAVE_TO_DAC_SCALE_FACTOR + WAVE_TO_DAC_BIAS);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	4413      	add	r3, r2
 8001d6e:	881b      	ldrh	r3, [r3, #0]
 8001d70:	ee07 3a90 	vmov	s15, r3
 8001d74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d78:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001dd4 <_ZN11AudioPlayer17update_dac_bufferEmm+0xc4>
 8001d7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d80:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001dd8 <_ZN11AudioPlayer17update_dac_bufferEmm+0xc8>
 8001d84:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4413      	add	r3, r2
 8001d92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d96:	ee17 2a90 	vmov	r2, s15
 8001d9a:	b292      	uxth	r2, r2
 8001d9c:	801a      	strh	r2, [r3, #0]
		for (uint32_t i = 0; i < read_length; i++){
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	3301      	adds	r3, #1
 8001da2:	61bb      	str	r3, [r7, #24]
 8001da4:	e7da      	b.n	8001d5c <_ZN11AudioPlayer17update_dac_bufferEmm+0x4c>
		}
		converted_samples += read_length;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	699a      	ldr	r2, [r3, #24]
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	441a      	add	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	619a      	str	r2, [r3, #24]
		memcpy(dac_buffer + offset, conversion_buffer, read_length * DAC_DATA_WIDTH);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	18d0      	adds	r0, r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	6859      	ldr	r1, [r3, #4]
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	f00b fa79 	bl	800d2bc <memcpy>
	}
}
 8001dca:	bf00      	nop
 8001dcc:	3720      	adds	r7, #32
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	3d7ff100 	.word	0x3d7ff100
 8001dd8:	44fff100 	.word	0x44fff100

08001ddc <_ZN8WaveDataC1Em>:
#include "qspi_handler.h"
#include <stdlib.h>
#include <stdint.h>
#include<stdio.h>

WaveData::WaveData(uint32_t qspi_address)
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
: qspi_address(qspi_address)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	605a      	str	r2, [r3, #4]
{
	num_of_samples = 0;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
}
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4618      	mov	r0, r3
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <_ZN13AudioRecorderC1EP26DFSDM_Filter_HandleTypeDef>:

// constructor
AudioRecorder::AudioRecorder(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
: hdfsdm_filter(hdfsdm_filter)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	611a      	str	r2, [r3, #16]
{
	dfsdm_stop_flag = 1;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	731a      	strb	r2, [r3, #12]
}
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <_ZN13AudioRecorderD1Ev>:

// destructor
AudioRecorder::~AudioRecorder() {
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
}
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <_ZN13AudioRecorder12record_audioEm>:

// record audio
WaveData * AudioRecorder::record_audio(uint32_t qspi_address) {
 8001e3c:	b590      	push	{r4, r7, lr}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
	// create audio record instance
	cur_data = new WaveData(qspi_address);
 8001e46:	2008      	movs	r0, #8
 8001e48:	f008 fe5c 	bl	800ab04 <_Znwj>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	461c      	mov	r4, r3
 8001e50:	6839      	ldr	r1, [r7, #0]
 8001e52:	4620      	mov	r0, r4
 8001e54:	f7ff ffc2 	bl	8001ddc <_ZN8WaveDataC1Em>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	609c      	str	r4, [r3, #8]

	// start DFSDM
	wave_buffer = new int16_t[RECORD_BUFFER_LENGTH];
 8001e5c:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8001e60:	f008 fe61 	bl	800ab26 <_Znaj>
 8001e64:	4603      	mov	r3, r0
 8001e66:	461a      	mov	r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	605a      	str	r2, [r3, #4]
	dfsdm_buffer = new int32_t[RECORD_BUFFER_LENGTH];
 8001e6c:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 8001e70:	f008 fe59 	bl	800ab26 <_Znaj>
 8001e74:	4603      	mov	r3, r0
 8001e76:	461a      	mov	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	601a      	str	r2, [r3, #0]

	dfsdm_stop_flag = 0;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	731a      	strb	r2, [r3, #12]
	if (HAL_DFSDM_FilterRegularStart_DMA(hdfsdm_filter, dfsdm_buffer,RECORD_BUFFER_LENGTH) == HAL_ERROR) {
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6918      	ldr	r0, [r3, #16]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001e8e:	4619      	mov	r1, r3
 8001e90:	f003 fc4e 	bl	8005730 <HAL_DFSDM_FilterRegularStart_DMA>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	bf0c      	ite	eq
 8001e9a:	2301      	moveq	r3, #1
 8001e9c:	2300      	movne	r3, #0
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <_ZN13AudioRecorder12record_audioEm+0x6c>
		Error_Handler();
 8001ea4:	f000 ff8a 	bl	8002dbc <Error_Handler>
	}
	// Sleep while waiting for DFSDM conversion
	if(LOW_POWER_MODE){
 8001ea8:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <_ZN13AudioRecorder12record_audioEm+0xb8>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d003      	beq.n	8001eb8 <_ZN13AudioRecorder12record_audioEm+0x7c>
		enter_sleep_mode();
 8001eb0:	f000 f94c 	bl	800214c <_Z16enter_sleep_modev>
		HAL_ResumeTick();
 8001eb4:	f001 fef8 	bl	8003ca8 <HAL_ResumeTick>
	}
	while(!dfsdm_stop_flag);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	7b1b      	ldrb	r3, [r3, #12]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d100      	bne.n	8001ec2 <_ZN13AudioRecorder12record_audioEm+0x86>
 8001ec0:	e7fa      	b.n	8001eb8 <_ZN13AudioRecorder12record_audioEm+0x7c>
	delete [] dfsdm_buffer;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d004      	beq.n	8001ed4 <_ZN13AudioRecorder12record_audioEm+0x98>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f008 fe16 	bl	800ab00 <_ZdaPv>
	delete [] wave_buffer;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d004      	beq.n	8001ee6 <_ZN13AudioRecorder12record_audioEm+0xaa>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f008 fe0d 	bl	800ab00 <_ZdaPv>
	return cur_data;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	689b      	ldr	r3, [r3, #8]
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd90      	pop	{r4, r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000004 	.word	0x20000004

08001ef8 <_ZN13AudioRecorder18update_wave_bufferEmm>:

// update buffer. Method called by dfsdm callbacks functions.
void AudioRecorder::update_wave_buffer(uint32_t offset, uint32_t data_length) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b088      	sub	sp, #32
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
	uint32_t remaining_samples = MAX_RECORD_LENGTH - cur_data->num_of_samples;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f5c3 537a 	rsb	r3, r3, #16000	; 0x3e80
 8001f0e:	617b      	str	r3, [r7, #20]
	uint32_t write_length = data_length;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	61fb      	str	r3, [r7, #28]
	if (write_length >= remaining_samples) {
 8001f14:	69fa      	ldr	r2, [r7, #28]
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d301      	bcc.n	8001f20 <_ZN13AudioRecorder18update_wave_bufferEmm+0x28>
		write_length = remaining_samples;
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	61fb      	str	r3, [r7, #28]
	}
	// keep 24 MSB and cast to int16_t
	for (uint32_t i = 0;i < write_length; i++) {
 8001f20:	2300      	movs	r3, #0
 8001f22:	61bb      	str	r3, [r7, #24]
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d213      	bcs.n	8001f54 <_ZN13AudioRecorder18update_wave_bufferEmm+0x5c>
		wave_buffer[i] = (int16_t)((dfsdm_buffer + offset)[i] >> 16);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	68b9      	ldr	r1, [r7, #8]
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	440b      	add	r3, r1
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	1419      	asrs	r1, r3, #16
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	4413      	add	r3, r2
 8001f48:	b20a      	sxth	r2, r1
 8001f4a:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0;i < write_length; i++) {
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	61bb      	str	r3, [r7, #24]
 8001f52:	e7e7      	b.n	8001f24 <_ZN13AudioRecorder18update_wave_bufferEmm+0x2c>
	}
	// write half of buffer
	qspi_write((uint8_t*)(wave_buffer), cur_data->qspi_address + (cur_data->num_of_samples * WAVE_DATA_WIDTH), write_length * WAVE_DATA_WIDTH);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	6858      	ldr	r0, [r3, #4]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	18d1      	adds	r1, r2, r3
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	f000 ff4c 	bl	8002e0a <_Z10qspi_writePhmm>
	cur_data->num_of_samples += write_length;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	6819      	ldr	r1, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	69fa      	ldr	r2, [r7, #28]
 8001f7e:	440a      	add	r2, r1
 8001f80:	601a      	str	r2, [r3, #0]
}
 8001f82:	bf00      	nop
 8001f84:	3720      	adds	r7, #32
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
	...

08001f8c <_Z13get_top_classPa>:


uint32_t num_output_classes = 12;


uint32_t get_top_class(q7_t* nn_output) {
 8001f8c:	b480      	push	{r7}
 8001f8e:	b087      	sub	sp, #28
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
	uint32_t max_index = 0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
	int32_t max_value = -128;
 8001f98:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8001f9c:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < num_output_classes; i++) {
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	4b10      	ldr	r3, [pc, #64]	; (8001fe4 <_Z13get_top_classPa+0x58>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d214      	bcs.n	8001fd6 <_Z13get_top_classPa+0x4a>
		if (nn_output[i] > max_value) {
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	f993 3000 	ldrsb.w	r3, [r3]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	da07      	bge.n	8001fce <_Z13get_top_classPa+0x42>
			max_index = i;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	617b      	str	r3, [r7, #20]
			max_value = nn_output[i];
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f993 3000 	ldrsb.w	r3, [r3]
 8001fcc:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < num_output_classes; i++) {
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	e7e5      	b.n	8001fa2 <_Z13get_top_classPa+0x16>
		}
	}
	return max_index;
 8001fd6:	697b      	ldr	r3, [r7, #20]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	371c      	adds	r7, #28
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	20000000 	.word	0x20000000

08001fe8 <_Z19average_predictionsPaS_mm>:

void average_predictions(q7_t *average_out, q7_t* average_window_head, uint32_t num_predictions, uint32_t num_output_classes) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	; 0x28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6178      	str	r0, [r7, #20]
 8001ff0:	6139      	str	r1, [r7, #16]
 8001ff2:	60fa      	str	r2, [r7, #12]
 8001ff4:	60bb      	str	r3, [r7, #8]
	q15_t *sum = new q15_t[num_output_classes];
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	4a32      	ldr	r2, [pc, #200]	; (80020c4 <_Z19average_predictionsPaS_mm+0xdc>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d801      	bhi.n	8002002 <_Z19average_predictionsPaS_mm+0x1a>
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	e001      	b.n	8002006 <_Z19average_predictionsPaS_mm+0x1e>
 8002002:	f04f 33ff 	mov.w	r3, #4294967295
 8002006:	4618      	mov	r0, r3
 8002008:	f008 fd8d 	bl	800ab26 <_Znaj>
 800200c:	4603      	mov	r3, r0
 800200e:	61fb      	str	r3, [r7, #28]
	for (uint32_t i = 0; i < num_output_classes; i++) {
 8002010:	2300      	movs	r3, #0
 8002012:	627b      	str	r3, [r7, #36]	; 0x24
 8002014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	429a      	cmp	r2, r3
 800201a:	d248      	bcs.n	80020ae <_Z19average_predictionsPaS_mm+0xc6>
		sum[i] = 0;
 800201c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	69fa      	ldr	r2, [r7, #28]
 8002022:	4413      	add	r3, r2
 8002024:	2200      	movs	r2, #0
 8002026:	801a      	strh	r2, [r3, #0]
		for (uint32_t j = 0; j < num_predictions; j++) {
 8002028:	2300      	movs	r3, #0
 800202a:	623b      	str	r3, [r7, #32]
 800202c:	6a3a      	ldr	r2, [r7, #32]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	429a      	cmp	r2, r3
 8002032:	d21d      	bcs.n	8002070 <_Z19average_predictionsPaS_mm+0x88>
			sum[i] += average_window_head[j * num_output_classes + i];
 8002034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	69fa      	ldr	r2, [r7, #28]
 800203a:	4413      	add	r3, r2
 800203c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002040:	b29a      	uxth	r2, r3
 8002042:	6a3b      	ldr	r3, [r7, #32]
 8002044:	68b9      	ldr	r1, [r7, #8]
 8002046:	fb01 f103 	mul.w	r1, r1, r3
 800204a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204c:	440b      	add	r3, r1
 800204e:	6939      	ldr	r1, [r7, #16]
 8002050:	440b      	add	r3, r1
 8002052:	f993 3000 	ldrsb.w	r3, [r3]
 8002056:	b29b      	uxth	r3, r3
 8002058:	4413      	add	r3, r2
 800205a:	b299      	uxth	r1, r3
 800205c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	69fa      	ldr	r2, [r7, #28]
 8002062:	4413      	add	r3, r2
 8002064:	b20a      	sxth	r2, r1
 8002066:	801a      	strh	r2, [r3, #0]
		for (uint32_t j = 0; j < num_predictions; j++) {
 8002068:	6a3b      	ldr	r3, [r7, #32]
 800206a:	3301      	adds	r3, #1
 800206c:	623b      	str	r3, [r7, #32]
 800206e:	e7dd      	b.n	800202c <_Z19average_predictionsPaS_mm+0x44>
		}
		average_out[i] = sum[i] / (float) num_predictions;
 8002070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	69fa      	ldr	r2, [r7, #28]
 8002076:	4413      	add	r3, r2
 8002078:	f9b3 3000 	ldrsh.w	r3, [r3]
 800207c:	ee07 3a90 	vmov	s15, r3
 8002080:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	ee07 3a90 	vmov	s15, r3
 800208a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800208e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002096:	4413      	add	r3, r2
 8002098:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800209c:	edc7 7a01 	vstr	s15, [r7, #4]
 80020a0:	793a      	ldrb	r2, [r7, #4]
 80020a2:	b252      	sxtb	r2, r2
 80020a4:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < num_output_classes; i++) {
 80020a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a8:	3301      	adds	r3, #1
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
 80020ac:	e7b2      	b.n	8002014 <_Z19average_predictionsPaS_mm+0x2c>
	}
	delete [] sum;
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d002      	beq.n	80020ba <_Z19average_predictionsPaS_mm+0xd2>
 80020b4:	69f8      	ldr	r0, [r7, #28]
 80020b6:	f008 fd23 	bl	800ab00 <_ZdaPv>
}
 80020ba:	bf00      	nop
 80020bc:	3728      	adds	r7, #40	; 0x28
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	3ffffffc 	.word	0x3ffffffc

080020c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	db0b      	blt.n	80020f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	f003 021f 	and.w	r2, r3, #31
 80020e0:	4907      	ldr	r1, [pc, #28]	; (8002100 <__NVIC_EnableIRQ+0x38>)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	2001      	movs	r0, #1
 80020ea:	fa00 f202 	lsl.w	r2, r0, r2
 80020ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	e000e100 	.word	0xe000e100

08002104 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	2b00      	cmp	r3, #0
 8002114:	db12      	blt.n	800213c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	f003 021f 	and.w	r2, r3, #31
 800211c:	490a      	ldr	r1, [pc, #40]	; (8002148 <__NVIC_DisableIRQ+0x44>)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	095b      	lsrs	r3, r3, #5
 8002124:	2001      	movs	r0, #1
 8002126:	fa00 f202 	lsl.w	r2, r0, r2
 800212a:	3320      	adds	r3, #32
 800212c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002130:	f3bf 8f4f 	dsb	sy
}
 8002134:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002136:	f3bf 8f6f 	isb	sy
}
 800213a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800213c:	bf00      	nop
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr
 8002148:	e000e100 	.word	0xe000e100

0800214c <_Z16enter_sleep_modev>:
 *      Author: chrismartel
 */
#include "main.h"
#include "low_power.h"

void enter_sleep_mode(){
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0

	// disable the systick interrupt or else this interrupt will wake the mcu every time it is triggered
	HAL_SuspendTick();
 8002150:	f001 fd98 	bl	8003c84 <HAL_SuspendTick>
	NVIC_DisableIRQ(TIM2_IRQn);
 8002154:	201c      	movs	r0, #28
 8002156:	f7ff ffd5 	bl	8002104 <__NVIC_DisableIRQ>
	NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800215a:	201a      	movs	r0, #26
 800215c:	f7ff ffd2 	bl	8002104 <__NVIC_DisableIRQ>
	// enter sleep mode with wait for interrupt (wfi)
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8002160:	2101      	movs	r1, #1
 8002162:	2000      	movs	r0, #0
 8002164:	f004 f9b2 	bl	80064cc <HAL_PWR_EnterSLEEPMode>

	NVIC_EnableIRQ(TIM2_IRQn);
 8002168:	201c      	movs	r0, #28
 800216a:	f7ff ffad 	bl	80020c8 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800216e:	201a      	movs	r0, #26
 8002170:	f7ff ffaa 	bl	80020c8 <__NVIC_EnableIRQ>
	HAL_ResumeTick();
 8002174:	f001 fd98 	bl	8003ca8 <HAL_ResumeTick>
}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}

0800217c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b0a7      	sub	sp, #156	; 0x9c
 8002180:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002182:	f002 fbea 	bl	800495a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002186:	f000 fa41 	bl	800260c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800218a:	f000 fc59 	bl	8002a40 <_ZL12MX_GPIO_Initv>
  MX_QUADSPI_Init();
 800218e:	f000 fb77 	bl	8002880 <_ZL15MX_QUADSPI_Initv>
  MX_DMA_Init();
 8002192:	f000 fc2f 	bl	80029f4 <_ZL11MX_DMA_Initv>
  MX_DAC1_Init();
 8002196:	f000 fac3 	bl	8002720 <_ZL12MX_DAC1_Initv>
  MX_DFSDM1_Init();
 800219a:	f000 fafd 	bl	8002798 <_ZL14MX_DFSDM1_Initv>
  MX_TIM2_Init();
 800219e:	f000 fb99 	bl	80028d4 <_ZL12MX_TIM2_Initv>
  MX_USART1_UART_Init();
 80021a2:	f000 fbf3 	bl	800298c <_ZL19MX_USART1_UART_Initv>
  MX_CRC_Init();
 80021a6:	f000 fa93 	bl	80026d0 <_ZL11MX_CRC_Initv>
  /* USER CODE BEGIN 2 */

  qspi_init();
 80021aa:	f000 fe47 	bl	8002e3c <_Z9qspi_initv>
  HAL_TIM_Base_Start_IT(&htim2);
 80021ae:	48c9      	ldr	r0, [pc, #804]	; (80024d4 <main+0x358>)
 80021b0:	f006 fa7e 	bl	80086b0 <HAL_TIM_Base_Start_IT>
  main_state = SETUP;
 80021b4:	4bc8      	ldr	r3, [pc, #800]	; (80024d8 <main+0x35c>)
 80021b6:	2201      	movs	r2, #1
 80021b8:	701a      	strb	r2, [r3, #0]

  char output_class[12][8] = {"silence", "unknown","yes","no","up","down","left","right","on","off","stop","go"};
 80021ba:	4ac8      	ldr	r2, [pc, #800]	; (80024dc <main+0x360>)
 80021bc:	1d3b      	adds	r3, r7, #4
 80021be:	4611      	mov	r1, r2
 80021c0:	2260      	movs	r2, #96	; 0x60
 80021c2:	4618      	mov	r0, r3
 80021c4:	f00b f87a 	bl	800d2bc <memcpy>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	switch(main_state) {
 80021c8:	4bc3      	ldr	r3, [pc, #780]	; (80024d8 <main+0x35c>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b04      	cmp	r3, #4
 80021d0:	d8fa      	bhi.n	80021c8 <main+0x4c>
 80021d2:	a201      	add	r2, pc, #4	; (adr r2, 80021d8 <main+0x5c>)
 80021d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d8:	080025df 	.word	0x080025df
 80021dc:	080021ed 	.word	0x080021ed
 80021e0:	08002231 	.word	0x08002231
 80021e4:	080022a7 	.word	0x080022a7
 80021e8:	08002591 	.word	0x08002591
	case SETUP:
	{
		ITM_Port32(31) = 1;
 80021ec:	4bbc      	ldr	r3, [pc, #752]	; (80024e0 <main+0x364>)
 80021ee:	2201      	movs	r2, #1
 80021f0:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 80021f2:	2200      	movs	r2, #0
 80021f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021f8:	48ba      	ldr	r0, [pc, #744]	; (80024e4 <main+0x368>)
 80021fa:	f004 f937 	bl	800646c <HAL_GPIO_WritePin>

		// To indicate to user, don't do nothing when red light
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80021fe:	2200      	movs	r2, #0
 8002200:	2108      	movs	r1, #8
 8002202:	48b9      	ldr	r0, [pc, #740]	; (80024e8 <main+0x36c>)
 8002204:	f004 f932 	bl	800646c <HAL_GPIO_WritePin>
		qspi_erase_blocks(WAVE_DATA_QSPI_ADDRESS, 6);
 8002208:	2106      	movs	r1, #6
 800220a:	f44f 2020 	mov.w	r0, #655360	; 0xa0000
 800220e:	f000 fe26 	bl	8002e5e <_Z17qspi_erase_blocksmm>

		ITM_Port32(31) = 2;
 8002212:	4bb3      	ldr	r3, [pc, #716]	; (80024e0 <main+0x364>)
 8002214:	2202      	movs	r2, #2
 8002216:	601a      	str	r2, [r3, #0]
		print("Press the blue button and say a keyword\r\n");
 8002218:	48b4      	ldr	r0, [pc, #720]	; (80024ec <main+0x370>)
 800221a:	f000 fda3 	bl	8002d64 <print>
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 800221e:	2201      	movs	r2, #1
 8002220:	2108      	movs	r1, #8
 8002222:	48b1      	ldr	r0, [pc, #708]	; (80024e8 <main+0x36c>)
 8002224:	f004 f922 	bl	800646c <HAL_GPIO_WritePin>
	  	main_state = READY;
 8002228:	4bab      	ldr	r3, [pc, #684]	; (80024d8 <main+0x35c>)
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
		break;
 800222e:	e1e0      	b.n	80025f2 <main+0x476>
	}
	case RECORDING:
	{
		ITM_Port32(31) = 3;
 8002230:	4bab      	ldr	r3, [pc, #684]	; (80024e0 <main+0x364>)
 8002232:	2203      	movs	r2, #3
 8002234:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8002236:	2201      	movs	r2, #1
 8002238:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800223c:	48a9      	ldr	r0, [pc, #676]	; (80024e4 <main+0x368>)
 800223e:	f004 f915 	bl	800646c <HAL_GPIO_WritePin>
		audio_recorder = new AudioRecorder(&hdfsdm1_filter0);
 8002242:	2014      	movs	r0, #20
 8002244:	f008 fc5e 	bl	800ab04 <_Znwj>
 8002248:	4603      	mov	r3, r0
 800224a:	461c      	mov	r4, r3
 800224c:	49a8      	ldr	r1, [pc, #672]	; (80024f0 <main+0x374>)
 800224e:	4620      	mov	r0, r4
 8002250:	f7ff fdd6 	bl	8001e00 <_ZN13AudioRecorderC1EP26DFSDM_Filter_HandleTypeDef>
 8002254:	4ba7      	ldr	r3, [pc, #668]	; (80024f4 <main+0x378>)
 8002256:	601c      	str	r4, [r3, #0]
		wave_data = audio_recorder->record_audio(WAVE_DATA_QSPI_ADDRESS);
 8002258:	4ba6      	ldr	r3, [pc, #664]	; (80024f4 <main+0x378>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff fdeb 	bl	8001e3c <_ZN13AudioRecorder12record_audioEm>
 8002266:	4603      	mov	r3, r0
 8002268:	4aa3      	ldr	r2, [pc, #652]	; (80024f8 <main+0x37c>)
 800226a:	6013      	str	r3, [r2, #0]

		ITM_Port32(31) = 4;
 800226c:	4b9c      	ldr	r3, [pc, #624]	; (80024e0 <main+0x364>)
 800226e:	2204      	movs	r2, #4
 8002270:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8002272:	2200      	movs	r2, #0
 8002274:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002278:	489a      	ldr	r0, [pc, #616]	; (80024e4 <main+0x368>)
 800227a:	f004 f8f7 	bl	800646c <HAL_GPIO_WritePin>
//		main_state = NN;
		audio_recorder->~AudioRecorder();
 800227e:	4b9d      	ldr	r3, [pc, #628]	; (80024f4 <main+0x378>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff fdce 	bl	8001e24 <_ZN13AudioRecorderD1Ev>
		delete audio_recorder;
 8002288:	4b9a      	ldr	r3, [pc, #616]	; (80024f4 <main+0x378>)
 800228a:	681c      	ldr	r4, [r3, #0]
 800228c:	2c00      	cmp	r4, #0
 800228e:	d006      	beq.n	800229e <main+0x122>
 8002290:	4620      	mov	r0, r4
 8002292:	f7ff fdc7 	bl	8001e24 <_ZN13AudioRecorderD1Ev>
 8002296:	2114      	movs	r1, #20
 8002298:	4620      	mov	r0, r4
 800229a:	f008 fc2f 	bl	800aafc <_ZdlPvj>
		main_state = AUDIO_TEST;
 800229e:	4b8e      	ldr	r3, [pc, #568]	; (80024d8 <main+0x35c>)
 80022a0:	2204      	movs	r2, #4
 80022a2:	701a      	strb	r2, [r3, #0]
		break;
 80022a4:	e1a5      	b.n	80025f2 <main+0x476>
	}
	case NN:
	{
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2108      	movs	r1, #8
 80022aa:	488f      	ldr	r0, [pc, #572]	; (80024e8 <main+0x36c>)
 80022ac:	f004 f8de 	bl	800646c <HAL_GPIO_WritePin>

		// input buffer
		int16_t *audio_buffer = new int16_t[(RECORDING_WINDOW_LENGTH+1)*FRAME_SHIFT];
 80022b0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80022b4:	f008 fc37 	bl	800ab26 <_Znaj>
 80022b8:	4603      	mov	r3, r0
 80022ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

		// mfcc coefficients
		q7_t *mfcc_out = (q7_t*) calloc(NUM_FRAMES * NUM_MFCC_COEFFS, sizeof(q7_t));
 80022be:	2101      	movs	r1, #1
 80022c0:	f44f 70f5 	mov.w	r0, #490	; 0x1ea
 80022c4:	f00a ffb8 	bl	800d238 <calloc>
 80022c8:	4603      	mov	r3, r0
 80022ca:	67fb      	str	r3, [r7, #124]	; 0x7c

		// output buffer
		q7_t *predictions = (q7_t*) calloc(NUM_PREDICTIONS * NUM_OUTPUT_CLASSES, sizeof(q7_t));
 80022cc:	2101      	movs	r1, #1
 80022ce:	206c      	movs	r0, #108	; 0x6c
 80022d0:	f00a ffb2 	bl	800d238 <calloc>
 80022d4:	4603      	mov	r3, r0
 80022d6:	67bb      	str	r3, [r7, #120]	; 0x78

		// average predictions
		q7_t *average = new q7_t[NUM_OUTPUT_CLASSES];
 80022d8:	200c      	movs	r0, #12
 80022da:	f008 fc24 	bl	800ab26 <_Znaj>
 80022de:	4603      	mov	r3, r0
 80022e0:	677b      	str	r3, [r7, #116]	; 0x74
		uint32_t pred_index;

		q7_t *mfcc_head;

//		DS_CNN *model = new DS_CNN();
		DNN *model = new DNN();
 80022e2:	2030      	movs	r0, #48	; 0x30
 80022e4:	f008 fc0e 	bl	800ab04 <_Znwj>
 80022e8:	4603      	mov	r3, r0
 80022ea:	461c      	mov	r4, r3
 80022ec:	4620      	mov	r0, r4
 80022ee:	f7ff fba9 	bl	8001a44 <_ZN3DNNC1Ev>
 80022f2:	673c      	str	r4, [r7, #112]	; 0x70

		MFCC *mfcc = new MFCC(NUM_MFCC_COEFFS, FRAME_LEN, MFCC_DEC_BITS);
 80022f4:	2034      	movs	r0, #52	; 0x34
 80022f6:	f008 fc05 	bl	800ab04 <_Znwj>
 80022fa:	4603      	mov	r3, r0
 80022fc:	461c      	mov	r4, r3
 80022fe:	2301      	movs	r3, #1
 8002300:	f44f 7220 	mov.w	r2, #640	; 0x280
 8002304:	210a      	movs	r1, #10
 8002306:	4620      	mov	r0, r4
 8002308:	f7fe fe82 	bl	8001010 <_ZN4MFCCC1Eiii>
 800230c:	66fc      	str	r4, [r7, #108]	; 0x6c

		bool keyword_detected = false;
 800230e:	2300      	movs	r3, #0
 8002310:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93

		q7_t *average_window_head = predictions;
 8002314:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002316:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		for (uint32_t i = 0; i < NUM_PREDICTIONS; i ++) {
 800231a:	2300      	movs	r3, #0
 800231c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002320:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002324:	2b08      	cmp	r3, #8
 8002326:	f200 80f9 	bhi.w	800251c <main+0x3a0>
				qspi_read((uint8_t*)audio_buffer, WAVE_DATA_QSPI_ADDRESS + (i * RECORDING_WINDOW_LENGTH * FRAME_SHIFT * WAVE_DATA_WIDTH), RECORDING_WINDOW_SIZE);
 800232a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800232e:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8002332:	fb02 f303 	mul.w	r3, r2, r3
 8002336:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
 800233a:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800233e:	4619      	mov	r1, r3
 8002340:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002344:	f000 fd48 	bl	8002dd8 <_Z9qspi_readPhmm>
				// move old data to the left
				arm_copy_q7(mfcc_out + (RECORDING_WINDOW_LENGTH * NUM_MFCC_COEFFS), mfcc_out, (NUM_FRAMES - RECORDING_WINDOW_LENGTH) * NUM_MFCC_COEFFS);
 8002348:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800234a:	3332      	adds	r3, #50	; 0x32
 800234c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8002350:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002352:	4618      	mov	r0, r3
 8002354:	f007 fb22 	bl	800999c <arm_copy_q7>
				mfcc_head = mfcc_out + ((NUM_FRAMES-RECORDING_WINDOW_LENGTH) * NUM_MFCC_COEFFS);
 8002358:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800235a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800235e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				for (uint32_t j = 0; j < RECORDING_WINDOW_LENGTH; j ++) {
 8002362:	2300      	movs	r3, #0
 8002364:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002368:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800236c:	2b04      	cmp	r3, #4
 800236e:	d81a      	bhi.n	80023a6 <main+0x22a>
					mfcc->mfcc_compute(audio_buffer + (j * FRAME_SHIFT), mfcc_head);
 8002370:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002374:	4613      	mov	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4413      	add	r3, r2
 800237a:	01db      	lsls	r3, r3, #7
 800237c:	461a      	mov	r2, r3
 800237e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002382:	4413      	add	r3, r2
 8002384:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002388:	4619      	mov	r1, r3
 800238a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800238c:	f7ff f986 	bl	800169c <_ZN4MFCC12mfcc_computeEPKsPa>
					mfcc_head += NUM_MFCC_COEFFS;
 8002390:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002394:	330a      	adds	r3, #10
 8002396:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				for (uint32_t j = 0; j < RECORDING_WINDOW_LENGTH; j ++) {
 800239a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800239e:	3301      	adds	r3, #1
 80023a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80023a4:	e7e0      	b.n	8002368 <main+0x1ec>
				}
				q7_t* nn_out = predictions + (i * NUM_OUTPUT_CLASSES);
 80023a6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80023aa:	4613      	mov	r3, r2
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	4413      	add	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	461a      	mov	r2, r3
 80023b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80023b6:	4413      	add	r3, r2
 80023b8:	66bb      	str	r3, [r7, #104]	; 0x68
				model->run_nn(mfcc_out, nn_out);
 80023ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	3308      	adds	r3, #8
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80023c4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80023c6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80023c8:	4798      	blx	r3
				arm_softmax_q7(nn_out,NUM_OUTPUT_CLASSES,nn_out);
 80023ca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80023cc:	210c      	movs	r1, #12
 80023ce:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80023d0:	f002 fa2d 	bl	800482e <arm_softmax_q7>

				// get prediction for each recording window
				if (DEBUG_MODE) {
 80023d4:	4b49      	ldr	r3, [pc, #292]	; (80024fc <main+0x380>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d014      	beq.n	8002406 <main+0x28a>
					pred_index = get_top_class(nn_out);
 80023dc:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80023de:	f7ff fdd5 	bl	8001f8c <_Z13get_top_classPa>
 80023e2:	6678      	str	r0, [r7, #100]	; 0x64
					sprintf(uart_buffer, "Prediction: \"%s\" score: %d\r\n", output_class[pred_index], nn_out[pred_index]);
 80023e4:	1d3a      	adds	r2, r7, #4
 80023e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	18d1      	adds	r1, r2, r3
 80023ec:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80023ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023f0:	4413      	add	r3, r2
 80023f2:	f993 3000 	ldrsb.w	r3, [r3]
 80023f6:	460a      	mov	r2, r1
 80023f8:	4941      	ldr	r1, [pc, #260]	; (8002500 <main+0x384>)
 80023fa:	4842      	ldr	r0, [pc, #264]	; (8002504 <main+0x388>)
 80023fc:	f00b f89c 	bl	800d538 <siprintf>
					print(uart_buffer);
 8002400:	4840      	ldr	r0, [pc, #256]	; (8002504 <main+0x388>)
 8002402:	f000 fcaf 	bl	8002d64 <print>
				}

				// increment average window pointer
				if (i >= AVERAGE_WINDOW_LENGTH) {
 8002406:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800240a:	2b01      	cmp	r3, #1
 800240c:	d904      	bls.n	8002418 <main+0x29c>
					average_window_head += NUM_OUTPUT_CLASSES;
 800240e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002412:	330c      	adds	r3, #12
 8002414:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
				}
				average_predictions(average, average_window_head, AVERAGE_WINDOW_LENGTH, NUM_OUTPUT_CLASSES);
 8002418:	230c      	movs	r3, #12
 800241a:	2202      	movs	r2, #2
 800241c:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8002420:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002422:	f7ff fde1 	bl	8001fe8 <_Z19average_predictionsPaS_mm>
				pred_index = get_top_class(average);
 8002426:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002428:	f7ff fdb0 	bl	8001f8c <_Z13get_top_classPa>
 800242c:	6678      	str	r0, [r7, #100]	; 0x64

				if (DEBUG_MODE) {
 800242e:	4b33      	ldr	r3, [pc, #204]	; (80024fc <main+0x380>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d010      	beq.n	8002458 <main+0x2dc>
					sprintf(uart_buffer, "Average: \"%s\" score: %d\r\n", output_class[pred_index], average[pred_index]);
 8002436:	1d3a      	adds	r2, r7, #4
 8002438:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	18d1      	adds	r1, r2, r3
 800243e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002440:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002442:	4413      	add	r3, r2
 8002444:	f993 3000 	ldrsb.w	r3, [r3]
 8002448:	460a      	mov	r2, r1
 800244a:	492f      	ldr	r1, [pc, #188]	; (8002508 <main+0x38c>)
 800244c:	482d      	ldr	r0, [pc, #180]	; (8002504 <main+0x388>)
 800244e:	f00b f873 	bl	800d538 <siprintf>
					print(uart_buffer);
 8002452:	482c      	ldr	r0, [pc, #176]	; (8002504 <main+0x388>)
 8002454:	f000 fc86 	bl	8002d64 <print>
				}

				if (pred_index != SILENCE_INDEX && pred_index != UNKNOWN_INDEX && average[pred_index] / 128.0 * 100 > DETECTION_THRESHOLD) {
 8002458:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800245a:	2b00      	cmp	r3, #0
 800245c:	d034      	beq.n	80024c8 <main+0x34c>
 800245e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002460:	2b01      	cmp	r3, #1
 8002462:	d031      	beq.n	80024c8 <main+0x34c>
 8002464:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002466:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002468:	4413      	add	r3, r2
 800246a:	f993 3000 	ldrsb.w	r3, [r3]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe f858 	bl	8000524 <__aeabi_i2d>
 8002474:	f04f 0200 	mov.w	r2, #0
 8002478:	4b24      	ldr	r3, [pc, #144]	; (800250c <main+0x390>)
 800247a:	f7fe f9e7 	bl	800084c <__aeabi_ddiv>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	4610      	mov	r0, r2
 8002484:	4619      	mov	r1, r3
 8002486:	f04f 0200 	mov.w	r2, #0
 800248a:	4b21      	ldr	r3, [pc, #132]	; (8002510 <main+0x394>)
 800248c:	f7fe f8b4 	bl	80005f8 <__aeabi_dmul>
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4610      	mov	r0, r2
 8002496:	4619      	mov	r1, r3
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	4b1d      	ldr	r3, [pc, #116]	; (8002514 <main+0x398>)
 800249e:	f7fe fb3b 	bl	8000b18 <__aeabi_dcmpgt>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d00f      	beq.n	80024c8 <main+0x34c>
					sprintf(uart_buffer, "Keyword Detected: \"%s\"\r\n", output_class[pred_index]);
 80024a8:	1d3a      	adds	r2, r7, #4
 80024aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	4413      	add	r3, r2
 80024b0:	461a      	mov	r2, r3
 80024b2:	4919      	ldr	r1, [pc, #100]	; (8002518 <main+0x39c>)
 80024b4:	4813      	ldr	r0, [pc, #76]	; (8002504 <main+0x388>)
 80024b6:	f00b f83f 	bl	800d538 <siprintf>
					print(uart_buffer);
 80024ba:	4812      	ldr	r0, [pc, #72]	; (8002504 <main+0x388>)
 80024bc:	f000 fc52 	bl	8002d64 <print>
					keyword_detected = true;
 80024c0:	2301      	movs	r3, #1
 80024c2:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
					break;
 80024c6:	e029      	b.n	800251c <main+0x3a0>
		for (uint32_t i = 0; i < NUM_PREDICTIONS; i ++) {
 80024c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80024cc:	3301      	adds	r3, #1
 80024ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80024d2:	e725      	b.n	8002320 <main+0x1a4>
 80024d4:	20000234 	.word	0x20000234
 80024d8:	20000304 	.word	0x20000304
 80024dc:	0800dc94 	.word	0x0800dc94
 80024e0:	e000007c 	.word	0xe000007c
 80024e4:	48000400 	.word	0x48000400
 80024e8:	48001000 	.word	0x48001000
 80024ec:	0800dbf8 	.word	0x0800dbf8
 80024f0:	2000011c 	.word	0x2000011c
 80024f4:	2000036c 	.word	0x2000036c
 80024f8:	20000370 	.word	0x20000370
 80024fc:	20000005 	.word	0x20000005
 8002500:	0800dc24 	.word	0x0800dc24
 8002504:	20000308 	.word	0x20000308
 8002508:	0800dc44 	.word	0x0800dc44
 800250c:	40600000 	.word	0x40600000
 8002510:	40590000 	.word	0x40590000
 8002514:	404b8000 	.word	0x404b8000
 8002518:	0800dc60 	.word	0x0800dc60
				}
		}

		if (!keyword_detected) {
 800251c:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8002520:	f083 0301 	eor.w	r3, r3, #1
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d002      	beq.n	8002530 <main+0x3b4>
			print("No keyword detected.");
 800252a:	4832      	ldr	r0, [pc, #200]	; (80025f4 <main+0x478>)
 800252c:	f000 fc1a 	bl	8002d64 <print>
		}

		mfcc->~MFCC();
 8002530:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002532:	f7fe fe5b 	bl	80011ec <_ZN4MFCCD1Ev>
		delete mfcc;
 8002536:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8002538:	2c00      	cmp	r4, #0
 800253a:	d006      	beq.n	800254a <main+0x3ce>
 800253c:	4620      	mov	r0, r4
 800253e:	f7fe fe55 	bl	80011ec <_ZN4MFCCD1Ev>
 8002542:	2134      	movs	r1, #52	; 0x34
 8002544:	4620      	mov	r0, r4
 8002546:	f008 fad9 	bl	800aafc <_ZdlPvj>
//		model->~DS_CNN();
		model->~DNN();
 800254a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002552:	4798      	blx	r3

//		delete model;
		delete [] mfcc_out;
 8002554:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002556:	2b00      	cmp	r3, #0
 8002558:	d002      	beq.n	8002560 <main+0x3e4>
 800255a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800255c:	f008 fad0 	bl	800ab00 <_ZdaPv>
		delete [] predictions;
 8002560:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002562:	2b00      	cmp	r3, #0
 8002564:	d002      	beq.n	800256c <main+0x3f0>
 8002566:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002568:	f008 faca 	bl	800ab00 <_ZdaPv>
		delete [] average;
 800256c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800256e:	2b00      	cmp	r3, #0
 8002570:	d002      	beq.n	8002578 <main+0x3fc>
 8002572:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002574:	f008 fac4 	bl	800ab00 <_ZdaPv>
		delete [] audio_buffer;
 8002578:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800257c:	2b00      	cmp	r3, #0
 800257e:	d003      	beq.n	8002588 <main+0x40c>
 8002580:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002584:	f008 fabc 	bl	800ab00 <_ZdaPv>
		main_state = SETUP;
 8002588:	4b1b      	ldr	r3, [pc, #108]	; (80025f8 <main+0x47c>)
 800258a:	2201      	movs	r2, #1
 800258c:	701a      	strb	r2, [r3, #0]
		break;
 800258e:	e030      	b.n	80025f2 <main+0x476>
	}
	case AUDIO_TEST:
	{
		audio_player = new AudioPlayer(&hdac1);
 8002590:	201c      	movs	r0, #28
 8002592:	f008 fab7 	bl	800ab04 <_Znwj>
 8002596:	4603      	mov	r3, r0
 8002598:	461c      	mov	r4, r3
 800259a:	4918      	ldr	r1, [pc, #96]	; (80025fc <main+0x480>)
 800259c:	4620      	mov	r0, r4
 800259e:	f7ff fb43 	bl	8001c28 <_ZN11AudioPlayerC1EP17DAC_HandleTypeDef>
 80025a2:	4b17      	ldr	r3, [pc, #92]	; (8002600 <main+0x484>)
 80025a4:	601c      	str	r4, [r3, #0]
		audio_player->play_audio(wave_data);
 80025a6:	4b16      	ldr	r3, [pc, #88]	; (8002600 <main+0x484>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a16      	ldr	r2, [pc, #88]	; (8002604 <main+0x488>)
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	4611      	mov	r1, r2
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff fb56 	bl	8001c62 <_ZN11AudioPlayer10play_audioEP8WaveData>

//		audio_recorder->print_data(wave_data);
		main_state = NN;
 80025b6:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <main+0x47c>)
 80025b8:	2203      	movs	r2, #3
 80025ba:	701a      	strb	r2, [r3, #0]
//		main_state = SETUP;
		audio_player->~AudioPlayer();
 80025bc:	4b10      	ldr	r3, [pc, #64]	; (8002600 <main+0x484>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff fb43 	bl	8001c4c <_ZN11AudioPlayerD1Ev>
		delete audio_player;
 80025c6:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <main+0x484>)
 80025c8:	681c      	ldr	r4, [r3, #0]
 80025ca:	2c00      	cmp	r4, #0
 80025cc:	d00e      	beq.n	80025ec <main+0x470>
 80025ce:	4620      	mov	r0, r4
 80025d0:	f7ff fb3c 	bl	8001c4c <_ZN11AudioPlayerD1Ev>
 80025d4:	211c      	movs	r1, #28
 80025d6:	4620      	mov	r0, r4
 80025d8:	f008 fa90 	bl	800aafc <_ZdlPvj>

		break;
 80025dc:	e006      	b.n	80025ec <main+0x470>
	}
	case READY:
	{
		if (LOW_POWER_MODE)
 80025de:	4b0a      	ldr	r3, [pc, #40]	; (8002608 <main+0x48c>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d004      	beq.n	80025f0 <main+0x474>
			enter_sleep_mode();
 80025e6:	f7ff fdb1 	bl	800214c <_Z16enter_sleep_modev>
		break;
 80025ea:	e001      	b.n	80025f0 <main+0x474>
		break;
 80025ec:	bf00      	nop
 80025ee:	e5eb      	b.n	80021c8 <main+0x4c>
		break;
 80025f0:	bf00      	nop
	}
	}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 80025f2:	e5e9      	b.n	80021c8 <main+0x4c>
 80025f4:	0800dc7c 	.word	0x0800dc7c
 80025f8:	20000304 	.word	0x20000304
 80025fc:	200000c0 	.word	0x200000c0
 8002600:	20000374 	.word	0x20000374
 8002604:	20000370 	.word	0x20000370
 8002608:	20000004 	.word	0x20000004

0800260c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b096      	sub	sp, #88	; 0x58
 8002610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002612:	f107 0314 	add.w	r3, r7, #20
 8002616:	2244      	movs	r2, #68	; 0x44
 8002618:	2100      	movs	r1, #0
 800261a:	4618      	mov	r0, r3
 800261c:	f00a fe76 	bl	800d30c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002620:	463b      	mov	r3, r7
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	605a      	str	r2, [r3, #4]
 8002628:	609a      	str	r2, [r3, #8]
 800262a:	60da      	str	r2, [r3, #12]
 800262c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800262e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002632:	f003 ff8d 	bl	8006550 <HAL_PWREx_ControlVoltageScaling>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	bf14      	ite	ne
 800263c:	2301      	movne	r3, #1
 800263e:	2300      	moveq	r3, #0
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8002646:	f000 fbb9 	bl	8002dbc <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800264a:	2310      	movs	r3, #16
 800264c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800264e:	2301      	movs	r3, #1
 8002650:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002652:	2300      	movs	r3, #0
 8002654:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002656:	2360      	movs	r3, #96	; 0x60
 8002658:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800265a:	2302      	movs	r3, #2
 800265c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800265e:	2301      	movs	r3, #1
 8002660:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002662:	2301      	movs	r3, #1
 8002664:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002666:	2328      	movs	r3, #40	; 0x28
 8002668:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800266a:	2307      	movs	r3, #7
 800266c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800266e:	2302      	movs	r3, #2
 8002670:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002672:	2302      	movs	r3, #2
 8002674:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002676:	f107 0314 	add.w	r3, r7, #20
 800267a:	4618      	mov	r0, r3
 800267c:	f004 fce6 	bl	800704c <HAL_RCC_OscConfig>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	bf14      	ite	ne
 8002686:	2301      	movne	r3, #1
 8002688:	2300      	moveq	r3, #0
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 8002690:	f000 fb94 	bl	8002dbc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002694:	230f      	movs	r3, #15
 8002696:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002698:	2303      	movs	r3, #3
 800269a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800269c:	2300      	movs	r3, #0
 800269e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026a0:	2300      	movs	r3, #0
 80026a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026a4:	2300      	movs	r3, #0
 80026a6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80026a8:	463b      	mov	r3, r7
 80026aa:	2104      	movs	r1, #4
 80026ac:	4618      	mov	r0, r3
 80026ae:	f005 f8b3 	bl	8007818 <HAL_RCC_ClockConfig>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	bf14      	ite	ne
 80026b8:	2301      	movne	r3, #1
 80026ba:	2300      	moveq	r3, #0
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 80026c2:	f000 fb7b 	bl	8002dbc <Error_Handler>
  }
}
 80026c6:	bf00      	nop
 80026c8:	3758      	adds	r7, #88	; 0x58
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <_ZL11MX_CRC_Initv>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80026d4:	4b10      	ldr	r3, [pc, #64]	; (8002718 <_ZL11MX_CRC_Initv+0x48>)
 80026d6:	4a11      	ldr	r2, [pc, #68]	; (800271c <_ZL11MX_CRC_Initv+0x4c>)
 80026d8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80026da:	4b0f      	ldr	r3, [pc, #60]	; (8002718 <_ZL11MX_CRC_Initv+0x48>)
 80026dc:	2200      	movs	r2, #0
 80026de:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80026e0:	4b0d      	ldr	r3, [pc, #52]	; (8002718 <_ZL11MX_CRC_Initv+0x48>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80026e6:	4b0c      	ldr	r3, [pc, #48]	; (8002718 <_ZL11MX_CRC_Initv+0x48>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80026ec:	4b0a      	ldr	r3, [pc, #40]	; (8002718 <_ZL11MX_CRC_Initv+0x48>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80026f2:	4b09      	ldr	r3, [pc, #36]	; (8002718 <_ZL11MX_CRC_Initv+0x48>)
 80026f4:	2201      	movs	r2, #1
 80026f6:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80026f8:	4807      	ldr	r0, [pc, #28]	; (8002718 <_ZL11MX_CRC_Initv+0x48>)
 80026fa:	f002 fa6d 	bl	8004bd8 <HAL_CRC_Init>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	bf14      	ite	ne
 8002704:	2301      	movne	r3, #1
 8002706:	2300      	moveq	r3, #0
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <_ZL11MX_CRC_Initv+0x42>
  {
    Error_Handler();
 800270e:	f000 fb55 	bl	8002dbc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	2000009c 	.word	0x2000009c
 800271c:	40023000 	.word	0x40023000

08002720 <_ZL12MX_DAC1_Initv>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b08a      	sub	sp, #40	; 0x28
 8002724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002726:	1d3b      	adds	r3, r7, #4
 8002728:	2224      	movs	r2, #36	; 0x24
 800272a:	2100      	movs	r1, #0
 800272c:	4618      	mov	r0, r3
 800272e:	f00a fded 	bl	800d30c <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002732:	4b17      	ldr	r3, [pc, #92]	; (8002790 <_ZL12MX_DAC1_Initv+0x70>)
 8002734:	4a17      	ldr	r2, [pc, #92]	; (8002794 <_ZL12MX_DAC1_Initv+0x74>)
 8002736:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002738:	4815      	ldr	r0, [pc, #84]	; (8002790 <_ZL12MX_DAC1_Initv+0x70>)
 800273a:	f002 fb37 	bl	8004dac <HAL_DAC_Init>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	bf14      	ite	ne
 8002744:	2301      	movne	r3, #1
 8002746:	2300      	moveq	r3, #0
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <_ZL12MX_DAC1_Initv+0x32>
  {
    Error_Handler();
 800274e:	f000 fb35 	bl	8002dbc <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002752:	2300      	movs	r3, #0
 8002754:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8002756:	2324      	movs	r3, #36	; 0x24
 8002758:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800275a:	2300      	movs	r3, #0
 800275c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800275e:	2300      	movs	r3, #0
 8002760:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002766:	1d3b      	adds	r3, r7, #4
 8002768:	2200      	movs	r2, #0
 800276a:	4619      	mov	r1, r3
 800276c:	4808      	ldr	r0, [pc, #32]	; (8002790 <_ZL12MX_DAC1_Initv+0x70>)
 800276e:	f002 fc5a 	bl	8005026 <HAL_DAC_ConfigChannel>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	bf14      	ite	ne
 8002778:	2301      	movne	r3, #1
 800277a:	2300      	moveq	r3, #0
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <_ZL12MX_DAC1_Initv+0x66>
  {
    Error_Handler();
 8002782:	f000 fb1b 	bl	8002dbc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002786:	bf00      	nop
 8002788:	3728      	adds	r7, #40	; 0x28
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	200000c0 	.word	0x200000c0
 8002794:	40007400 	.word	0x40007400

08002798 <_ZL14MX_DFSDM1_Initv>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 800279c:	4b33      	ldr	r3, [pc, #204]	; (800286c <_ZL14MX_DFSDM1_Initv+0xd4>)
 800279e:	4a34      	ldr	r2, [pc, #208]	; (8002870 <_ZL14MX_DFSDM1_Initv+0xd8>)
 80027a0:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80027a2:	4b32      	ldr	r3, [pc, #200]	; (800286c <_ZL14MX_DFSDM1_Initv+0xd4>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 80027a8:	4b30      	ldr	r3, [pc, #192]	; (800286c <_ZL14MX_DFSDM1_Initv+0xd4>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80027ae:	4b2f      	ldr	r3, [pc, #188]	; (800286c <_ZL14MX_DFSDM1_Initv+0xd4>)
 80027b0:	2201      	movs	r2, #1
 80027b2:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 80027b4:	4b2d      	ldr	r3, [pc, #180]	; (800286c <_ZL14MX_DFSDM1_Initv+0xd4>)
 80027b6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80027ba:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 200;
 80027bc:	4b2b      	ldr	r3, [pc, #172]	; (800286c <_ZL14MX_DFSDM1_Initv+0xd4>)
 80027be:	22c8      	movs	r2, #200	; 0xc8
 80027c0:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80027c2:	4b2a      	ldr	r3, [pc, #168]	; (800286c <_ZL14MX_DFSDM1_Initv+0xd4>)
 80027c4:	2201      	movs	r2, #1
 80027c6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80027c8:	4828      	ldr	r0, [pc, #160]	; (800286c <_ZL14MX_DFSDM1_Initv+0xd4>)
 80027ca:	f002 fe91 	bl	80054f0 <HAL_DFSDM_FilterInit>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bf14      	ite	ne
 80027d4:	2301      	movne	r3, #1
 80027d6:	2300      	moveq	r3, #0
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <_ZL14MX_DFSDM1_Initv+0x4a>
  {
    Error_Handler();
 80027de:	f000 faed 	bl	8002dbc <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80027e2:	4b24      	ldr	r3, [pc, #144]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 80027e4:	4a24      	ldr	r2, [pc, #144]	; (8002878 <_ZL14MX_DFSDM1_Initv+0xe0>)
 80027e6:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80027e8:	4b22      	ldr	r3, [pc, #136]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 80027ea:	2201      	movs	r2, #1
 80027ec:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80027ee:	4b21      	ldr	r3, [pc, #132]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 25;
 80027f4:	4b1f      	ldr	r3, [pc, #124]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 80027f6:	2219      	movs	r2, #25
 80027f8:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80027fa:	4b1e      	ldr	r3, [pc, #120]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8002800:	4b1c      	ldr	r3, [pc, #112]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002802:	2200      	movs	r2, #0
 8002804:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8002806:	4b1b      	ldr	r3, [pc, #108]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002808:	2200      	movs	r2, #0
 800280a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800280c:	4b19      	ldr	r3, [pc, #100]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 800280e:	2200      	movs	r2, #0
 8002810:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8002812:	4b18      	ldr	r3, [pc, #96]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002814:	2204      	movs	r2, #4
 8002816:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8002818:	4b16      	ldr	r3, [pc, #88]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 800281a:	2200      	movs	r2, #0
 800281c:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 800281e:	4b15      	ldr	r3, [pc, #84]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002820:	2201      	movs	r2, #1
 8002822:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8002824:	4b13      	ldr	r3, [pc, #76]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002826:	2200      	movs	r2, #0
 8002828:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 800282a:	4b12      	ldr	r3, [pc, #72]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 800282c:	2200      	movs	r2, #0
 800282e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8002830:	4810      	ldr	r0, [pc, #64]	; (8002874 <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002832:	f002 fd9d 	bl	8005370 <HAL_DFSDM_ChannelInit>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	bf14      	ite	ne
 800283c:	2301      	movne	r3, #1
 800283e:	2300      	moveq	r3, #0
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <_ZL14MX_DFSDM1_Initv+0xb2>
  {
    Error_Handler();
 8002846:	f000 fab9 	bl	8002dbc <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 800284a:	2201      	movs	r2, #1
 800284c:	490b      	ldr	r1, [pc, #44]	; (800287c <_ZL14MX_DFSDM1_Initv+0xe4>)
 800284e:	4807      	ldr	r0, [pc, #28]	; (800286c <_ZL14MX_DFSDM1_Initv+0xd4>)
 8002850:	f002 ff28 	bl	80056a4 <HAL_DFSDM_FilterConfigRegChannel>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	bf14      	ite	ne
 800285a:	2301      	movne	r3, #1
 800285c:	2300      	moveq	r3, #0
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <_ZL14MX_DFSDM1_Initv+0xd0>
  {
    Error_Handler();
 8002864:	f000 faaa 	bl	8002dbc <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8002868:	bf00      	nop
 800286a:	bd80      	pop	{r7, pc}
 800286c:	2000011c 	.word	0x2000011c
 8002870:	40016100 	.word	0x40016100
 8002874:	20000170 	.word	0x20000170
 8002878:	40016040 	.word	0x40016040
 800287c:	00020004 	.word	0x00020004

08002880 <_ZL15MX_QUADSPI_Initv>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8002884:	4b11      	ldr	r3, [pc, #68]	; (80028cc <_ZL15MX_QUADSPI_Initv+0x4c>)
 8002886:	4a12      	ldr	r2, [pc, #72]	; (80028d0 <_ZL15MX_QUADSPI_Initv+0x50>)
 8002888:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800288a:	4b10      	ldr	r3, [pc, #64]	; (80028cc <_ZL15MX_QUADSPI_Initv+0x4c>)
 800288c:	22ff      	movs	r2, #255	; 0xff
 800288e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8002890:	4b0e      	ldr	r3, [pc, #56]	; (80028cc <_ZL15MX_QUADSPI_Initv+0x4c>)
 8002892:	2201      	movs	r2, #1
 8002894:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8002896:	4b0d      	ldr	r3, [pc, #52]	; (80028cc <_ZL15MX_QUADSPI_Initv+0x4c>)
 8002898:	2200      	movs	r2, #0
 800289a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 800289c:	4b0b      	ldr	r3, [pc, #44]	; (80028cc <_ZL15MX_QUADSPI_Initv+0x4c>)
 800289e:	2201      	movs	r2, #1
 80028a0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80028a2:	4b0a      	ldr	r3, [pc, #40]	; (80028cc <_ZL15MX_QUADSPI_Initv+0x4c>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80028a8:	4b08      	ldr	r3, [pc, #32]	; (80028cc <_ZL15MX_QUADSPI_Initv+0x4c>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80028ae:	4807      	ldr	r0, [pc, #28]	; (80028cc <_ZL15MX_QUADSPI_Initv+0x4c>)
 80028b0:	f003 feec 	bl	800668c <HAL_QSPI_Init>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	bf14      	ite	ne
 80028ba:	2301      	movne	r3, #1
 80028bc:	2300      	moveq	r3, #0
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <_ZL15MX_QUADSPI_Initv+0x48>
  {
    Error_Handler();
 80028c4:	f000 fa7a 	bl	8002dbc <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80028c8:	bf00      	nop
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	200001f0 	.word	0x200001f0
 80028d0:	a0001000 	.word	0xa0001000

080028d4 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b088      	sub	sp, #32
 80028d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028da:	f107 0310 	add.w	r3, r7, #16
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	605a      	str	r2, [r3, #4]
 80028e4:	609a      	str	r2, [r3, #8]
 80028e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e8:	1d3b      	adds	r3, r7, #4
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	605a      	str	r2, [r3, #4]
 80028f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028f2:	4b25      	ldr	r3, [pc, #148]	; (8002988 <_ZL12MX_TIM2_Initv+0xb4>)
 80028f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80028fa:	4b23      	ldr	r3, [pc, #140]	; (8002988 <_ZL12MX_TIM2_Initv+0xb4>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002900:	4b21      	ldr	r3, [pc, #132]	; (8002988 <_ZL12MX_TIM2_Initv+0xb4>)
 8002902:	2200      	movs	r2, #0
 8002904:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8002906:	4b20      	ldr	r3, [pc, #128]	; (8002988 <_ZL12MX_TIM2_Initv+0xb4>)
 8002908:	f241 3288 	movw	r2, #5000	; 0x1388
 800290c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800290e:	4b1e      	ldr	r3, [pc, #120]	; (8002988 <_ZL12MX_TIM2_Initv+0xb4>)
 8002910:	2200      	movs	r2, #0
 8002912:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002914:	4b1c      	ldr	r3, [pc, #112]	; (8002988 <_ZL12MX_TIM2_Initv+0xb4>)
 8002916:	2200      	movs	r2, #0
 8002918:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800291a:	481b      	ldr	r0, [pc, #108]	; (8002988 <_ZL12MX_TIM2_Initv+0xb4>)
 800291c:	f005 fe70 	bl	8008600 <HAL_TIM_Base_Init>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	bf14      	ite	ne
 8002926:	2301      	movne	r3, #1
 8002928:	2300      	moveq	r3, #0
 800292a:	b2db      	uxtb	r3, r3
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 8002930:	f000 fa44 	bl	8002dbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002938:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800293a:	f107 0310 	add.w	r3, r7, #16
 800293e:	4619      	mov	r1, r3
 8002940:	4811      	ldr	r0, [pc, #68]	; (8002988 <_ZL12MX_TIM2_Initv+0xb4>)
 8002942:	f006 f844 	bl	80089ce <HAL_TIM_ConfigClockSource>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	bf14      	ite	ne
 800294c:	2301      	movne	r3, #1
 800294e:	2300      	moveq	r3, #0
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 8002956:	f000 fa31 	bl	8002dbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800295a:	2320      	movs	r3, #32
 800295c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002962:	1d3b      	adds	r3, r7, #4
 8002964:	4619      	mov	r1, r3
 8002966:	4808      	ldr	r0, [pc, #32]	; (8002988 <_ZL12MX_TIM2_Initv+0xb4>)
 8002968:	f006 fa56 	bl	8008e18 <HAL_TIMEx_MasterConfigSynchronization>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	bf14      	ite	ne
 8002972:	2301      	movne	r3, #1
 8002974:	2300      	moveq	r3, #0
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 800297c:	f000 fa1e 	bl	8002dbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002980:	bf00      	nop
 8002982:	3720      	adds	r7, #32
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	20000234 	.word	0x20000234

0800298c <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002990:	4b16      	ldr	r3, [pc, #88]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 8002992:	4a17      	ldr	r2, [pc, #92]	; (80029f0 <_ZL19MX_USART1_UART_Initv+0x64>)
 8002994:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002996:	4b15      	ldr	r3, [pc, #84]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 8002998:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800299c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800299e:	4b13      	ldr	r3, [pc, #76]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029a4:	4b11      	ldr	r3, [pc, #68]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029aa:	4b10      	ldr	r3, [pc, #64]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029b0:	4b0e      	ldr	r3, [pc, #56]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 80029b2:	220c      	movs	r2, #12
 80029b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029b6:	4b0d      	ldr	r3, [pc, #52]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029bc:	4b0b      	ldr	r3, [pc, #44]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 80029be:	2200      	movs	r2, #0
 80029c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029c2:	4b0a      	ldr	r3, [pc, #40]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029c8:	4b08      	ldr	r3, [pc, #32]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029ce:	4807      	ldr	r0, [pc, #28]	; (80029ec <_ZL19MX_USART1_UART_Initv+0x60>)
 80029d0:	f006 fac8 	bl	8008f64 <HAL_UART_Init>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	bf14      	ite	ne
 80029da:	2301      	movne	r3, #1
 80029dc:	2300      	moveq	r3, #0
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <_ZL19MX_USART1_UART_Initv+0x5c>
  {
    Error_Handler();
 80029e4:	f000 f9ea 	bl	8002dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029e8:	bf00      	nop
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	20000280 	.word	0x20000280
 80029f0:	40013800 	.word	0x40013800

080029f4 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029fa:	4b10      	ldr	r3, [pc, #64]	; (8002a3c <_ZL11MX_DMA_Initv+0x48>)
 80029fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029fe:	4a0f      	ldr	r2, [pc, #60]	; (8002a3c <_ZL11MX_DMA_Initv+0x48>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	6493      	str	r3, [r2, #72]	; 0x48
 8002a06:	4b0d      	ldr	r3, [pc, #52]	; (8002a3c <_ZL11MX_DMA_Initv+0x48>)
 8002a08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	607b      	str	r3, [r7, #4]
 8002a10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002a12:	2200      	movs	r2, #0
 8002a14:	2100      	movs	r1, #0
 8002a16:	200d      	movs	r0, #13
 8002a18:	f002 f8b4 	bl	8004b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002a1c:	200d      	movs	r0, #13
 8002a1e:	f002 f8cd 	bl	8004bbc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002a22:	2200      	movs	r2, #0
 8002a24:	2100      	movs	r1, #0
 8002a26:	200e      	movs	r0, #14
 8002a28:	f002 f8ac 	bl	8004b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002a2c:	200e      	movs	r0, #14
 8002a2e:	f002 f8c5 	bl	8004bbc <HAL_NVIC_EnableIRQ>

}
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40021000 	.word	0x40021000

08002a40 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	; 0x28
 8002a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a46:	f107 0314 	add.w	r3, r7, #20
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	605a      	str	r2, [r3, #4]
 8002a50:	609a      	str	r2, [r3, #8]
 8002a52:	60da      	str	r2, [r3, #12]
 8002a54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a56:	4b39      	ldr	r3, [pc, #228]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5a:	4a38      	ldr	r2, [pc, #224]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002a5c:	f043 0310 	orr.w	r3, r3, #16
 8002a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a62:	4b36      	ldr	r3, [pc, #216]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a66:	f003 0310 	and.w	r3, r3, #16
 8002a6a:	613b      	str	r3, [r7, #16]
 8002a6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a6e:	4b33      	ldr	r3, [pc, #204]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a72:	4a32      	ldr	r2, [pc, #200]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002a74:	f043 0304 	orr.w	r3, r3, #4
 8002a78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a7a:	4b30      	ldr	r3, [pc, #192]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a7e:	f003 0304 	and.w	r3, r3, #4
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a86:	4b2d      	ldr	r3, [pc, #180]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a8a:	4a2c      	ldr	r2, [pc, #176]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002a8c:	f043 0301 	orr.w	r3, r3, #1
 8002a90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a92:	4b2a      	ldr	r3, [pc, #168]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	60bb      	str	r3, [r7, #8]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a9e:	4b27      	ldr	r3, [pc, #156]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa2:	4a26      	ldr	r2, [pc, #152]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002aa4:	f043 0302 	orr.w	r3, r3, #2
 8002aa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aaa:	4b24      	ldr	r3, [pc, #144]	; (8002b3c <_ZL12MX_GPIO_Initv+0xfc>)
 8002aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	607b      	str	r3, [r7, #4]
 8002ab4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2108      	movs	r1, #8
 8002aba:	4821      	ldr	r0, [pc, #132]	; (8002b40 <_ZL12MX_GPIO_Initv+0x100>)
 8002abc:	f003 fcd6 	bl	800646c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ac6:	481f      	ldr	r0, [pc, #124]	; (8002b44 <_ZL12MX_GPIO_Initv+0x104>)
 8002ac8:	f003 fcd0 	bl	800646c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8002acc:	2308      	movs	r3, #8
 8002ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8002adc:	f107 0314 	add.w	r3, r7, #20
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4817      	ldr	r0, [pc, #92]	; (8002b40 <_ZL12MX_GPIO_Initv+0x100>)
 8002ae4:	f003 fa24 	bl	8005f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8002ae8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002aee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002af8:	f107 0314 	add.w	r3, r7, #20
 8002afc:	4619      	mov	r1, r3
 8002afe:	4812      	ldr	r0, [pc, #72]	; (8002b48 <_ZL12MX_GPIO_Initv+0x108>)
 8002b00:	f003 fa16 	bl	8005f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8002b04:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002b08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b12:	2300      	movs	r3, #0
 8002b14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8002b16:	f107 0314 	add.w	r3, r7, #20
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4809      	ldr	r0, [pc, #36]	; (8002b44 <_ZL12MX_GPIO_Initv+0x104>)
 8002b1e:	f003 fa07 	bl	8005f30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002b22:	2200      	movs	r2, #0
 8002b24:	2100      	movs	r1, #0
 8002b26:	2028      	movs	r0, #40	; 0x28
 8002b28:	f002 f82c 	bl	8004b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b2c:	2028      	movs	r0, #40	; 0x28
 8002b2e:	f002 f845 	bl	8004bbc <HAL_NVIC_EnableIRQ>

}
 8002b32:	bf00      	nop
 8002b34:	3728      	adds	r7, #40	; 0x28
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	48001000 	.word	0x48001000
 8002b44:	48000400 	.word	0x48000400
 8002b48:	48000800 	.word	0x48000800

08002b4c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

// callback function of GPIO interrupts
void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin) {
 8002b56:	88fb      	ldrh	r3, [r7, #6]
 8002b58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b5c:	d11f      	bne.n	8002b9e <HAL_GPIO_EXTI_Callback+0x52>
	case BUTTON_Pin:
		switch(main_state) {
 8002b5e:	4b13      	ldr	r3, [pc, #76]	; (8002bac <HAL_GPIO_EXTI_Callback+0x60>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b05      	cmp	r3, #5
 8002b66:	d819      	bhi.n	8002b9c <HAL_GPIO_EXTI_Callback+0x50>
 8002b68:	a201      	add	r2, pc, #4	; (adr r2, 8002b70 <HAL_GPIO_EXTI_Callback+0x24>)
 8002b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6e:	bf00      	nop
 8002b70:	08002b89 	.word	0x08002b89
 8002b74:	08002b9b 	.word	0x08002b9b
 8002b78:	08002b91 	.word	0x08002b91
 8002b7c:	08002b9b 	.word	0x08002b9b
 8002b80:	08002b9b 	.word	0x08002b9b
 8002b84:	08002b9b 	.word	0x08002b9b
		case READY:
			main_state = RECORDING;
 8002b88:	4b08      	ldr	r3, [pc, #32]	; (8002bac <HAL_GPIO_EXTI_Callback+0x60>)
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	701a      	strb	r2, [r3, #0]
			break;
 8002b8e:	e005      	b.n	8002b9c <HAL_GPIO_EXTI_Callback+0x50>
		case RECORDING:
//			dfsdm_stop_flag = 1;
			audio_recorder->dfsdm_stop_flag = 1;
 8002b90:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <HAL_GPIO_EXTI_Callback+0x64>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2201      	movs	r2, #1
 8002b96:	731a      	strb	r2, [r3, #12]
			break;
 8002b98:	e000      	b.n	8002b9c <HAL_GPIO_EXTI_Callback+0x50>
		case SETUP:
		case MFCC_TEST:
		case AUDIO_TEST:
		case NN:
			break;
 8002b9a:	bf00      	nop
		}
		break;
 8002b9c:	bf00      	nop
	}
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	20000304 	.word	0x20000304
 8002bb0:	2000036c 	.word	0x2000036c

08002bb4 <HAL_DAC_ConvHalfCpltCallbackCh1>:

// DAC Circular DMA callback functions
void HAL_DAC_ConvHalfCpltCallbackCh1 (DAC_HandleTypeDef * hdac) {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
	if (hdac->Instance == DAC1) {
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a17      	ldr	r2, [pc, #92]	; (8002c20 <HAL_DAC_ConvHalfCpltCallbackCh1+0x6c>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d128      	bne.n	8002c18 <HAL_DAC_ConvHalfCpltCallbackCh1+0x64>
		audio_player->played_samples += PLAY_HALF_BUFFER_LENGTH;
 8002bc6:	4b17      	ldr	r3, [pc, #92]	; (8002c24 <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	695a      	ldr	r2, [r3, #20]
 8002bcc:	4b15      	ldr	r3, [pc, #84]	; (8002c24 <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f502 627a 	add.w	r2, r2, #4000	; 0xfa0
 8002bd4:	615a      	str	r2, [r3, #20]
		if (audio_player->played_samples >= MAX_RECORD_LENGTH) {
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002be0:	d312      	bcc.n	8002c08 <HAL_DAC_ConvHalfCpltCallbackCh1+0x54>
			if (HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1) == HAL_ERROR) {
 8002be2:	2100      	movs	r1, #0
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f002 f9cf 	bl	8004f88 <HAL_DAC_Stop_DMA>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_DAC_ConvHalfCpltCallbackCh1+0x4a>
				Error_Handler();
 8002bfa:	f000 f8df 	bl	8002dbc <Error_Handler>
			}
			audio_player->dac_stop_flag = 1;
 8002bfe:	4b09      	ldr	r3, [pc, #36]	; (8002c24 <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2201      	movs	r2, #1
 8002c04:	731a      	strb	r2, [r3, #12]
		}
		else {
			audio_player->update_dac_buffer(0, PLAY_HALF_BUFFER_LENGTH);
		}
	}
}
 8002c06:	e007      	b.n	8002c18 <HAL_DAC_ConvHalfCpltCallbackCh1+0x64>
			audio_player->update_dac_buffer(0, PLAY_HALF_BUFFER_LENGTH);
 8002c08:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002c10:	2100      	movs	r1, #0
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff f87c 	bl	8001d10 <_ZN11AudioPlayer17update_dac_bufferEmm>
}
 8002c18:	bf00      	nop
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40007400 	.word	0x40007400
 8002c24:	20000374 	.word	0x20000374

08002c28 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1 (DAC_HandleTypeDef * hdac) {
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
	audio_player->played_samples += PLAY_HALF_BUFFER_LENGTH;
 8002c30:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	695a      	ldr	r2, [r3, #20]
 8002c36:	4b18      	ldr	r3, [pc, #96]	; (8002c98 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f502 627a 	add.w	r2, r2, #4000	; 0xfa0
 8002c3e:	615a      	str	r2, [r3, #20]
	if (hdac->Instance == DAC1) {
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a15      	ldr	r2, [pc, #84]	; (8002c9c <HAL_DAC_ConvCpltCallbackCh1+0x74>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d121      	bne.n	8002c8e <HAL_DAC_ConvCpltCallbackCh1+0x66>
		if (audio_player->played_samples >= MAX_RECORD_LENGTH) {
 8002c4a:	4b13      	ldr	r3, [pc, #76]	; (8002c98 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	695b      	ldr	r3, [r3, #20]
 8002c50:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002c54:	d312      	bcc.n	8002c7c <HAL_DAC_ConvCpltCallbackCh1+0x54>
			if (HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1) == HAL_ERROR) {
 8002c56:	2100      	movs	r1, #0
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f002 f995 	bl	8004f88 <HAL_DAC_Stop_DMA>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	bf0c      	ite	eq
 8002c64:	2301      	moveq	r3, #1
 8002c66:	2300      	movne	r3, #0
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <HAL_DAC_ConvCpltCallbackCh1+0x4a>
				Error_Handler();
 8002c6e:	f000 f8a5 	bl	8002dbc <Error_Handler>
			}
			audio_player->dac_stop_flag = 1;
 8002c72:	4b09      	ldr	r3, [pc, #36]	; (8002c98 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2201      	movs	r2, #1
 8002c78:	731a      	strb	r2, [r3, #12]
		}
		else {
			audio_player->update_dac_buffer(PLAY_HALF_BUFFER_LENGTH, PLAY_HALF_BUFFER_LENGTH);
		}
	}
}
 8002c7a:	e008      	b.n	8002c8e <HAL_DAC_ConvCpltCallbackCh1+0x66>
			audio_player->update_dac_buffer(PLAY_HALF_BUFFER_LENGTH, PLAY_HALF_BUFFER_LENGTH);
 8002c7c:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002c84:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff f841 	bl	8001d10 <_ZN11AudioPlayer17update_dac_bufferEmm>
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	20000374 	.word	0x20000374
 8002c9c:	40007400 	.word	0x40007400

08002ca0 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:

// DFSDM Circular DMA Callback Functions
void HAL_DFSDM_FilterRegConvHalfCpltCallback (DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
	if (hdfsdm_filter == &hdfsdm1_filter0) {
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a13      	ldr	r2, [pc, #76]	; (8002cf8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x58>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d11f      	bne.n	8002cf0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x50>
		audio_recorder->update_wave_buffer(0, RECORD_HALF_BUFFER_LENGTH);
 8002cb0:	4b12      	ldr	r3, [pc, #72]	; (8002cfc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x5c>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002cb8:	2100      	movs	r1, #0
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff f91c 	bl	8001ef8 <_ZN13AudioRecorder18update_wave_bufferEmm>
		if (audio_recorder->cur_data->num_of_samples >= MAX_RECORD_LENGTH) {
 8002cc0:	4b0e      	ldr	r3, [pc, #56]	; (8002cfc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x5c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002ccc:	d310      	bcc.n	8002cf0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x50>
			audio_recorder->dfsdm_stop_flag = 1;
 8002cce:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x5c>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	731a      	strb	r2, [r3, #12]
			if (HAL_DFSDM_FilterRegularStop_DMA(hdfsdm_filter) == HAL_ERROR) {
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f002 fdac 	bl	8005834 <HAL_DFSDM_FilterRegularStop_DMA>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	bf0c      	ite	eq
 8002ce2:	2301      	moveq	r3, #1
 8002ce4:	2300      	movne	r3, #0
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x50>
				Error_Handler();
 8002cec:	f000 f866 	bl	8002dbc <Error_Handler>
			}
		}
	}
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	2000011c 	.word	0x2000011c
 8002cfc:	2000036c 	.word	0x2000036c

08002d00 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
	if (hdfsdm_filter == &hdfsdm1_filter0) {
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a14      	ldr	r2, [pc, #80]	; (8002d5c <HAL_DFSDM_FilterRegConvCpltCallback+0x5c>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d120      	bne.n	8002d52 <HAL_DFSDM_FilterRegConvCpltCallback+0x52>
		audio_recorder->update_wave_buffer(RECORD_HALF_BUFFER_LENGTH, RECORD_HALF_BUFFER_LENGTH);
 8002d10:	4b13      	ldr	r3, [pc, #76]	; (8002d60 <HAL_DFSDM_FilterRegConvCpltCallback+0x60>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002d18:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff f8eb 	bl	8001ef8 <_ZN13AudioRecorder18update_wave_bufferEmm>
		if (audio_recorder->cur_data->num_of_samples >= MAX_RECORD_LENGTH) {
 8002d22:	4b0f      	ldr	r3, [pc, #60]	; (8002d60 <HAL_DFSDM_FilterRegConvCpltCallback+0x60>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002d2e:	d310      	bcc.n	8002d52 <HAL_DFSDM_FilterRegConvCpltCallback+0x52>
			audio_recorder->dfsdm_stop_flag = 1;
 8002d30:	4b0b      	ldr	r3, [pc, #44]	; (8002d60 <HAL_DFSDM_FilterRegConvCpltCallback+0x60>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2201      	movs	r2, #1
 8002d36:	731a      	strb	r2, [r3, #12]
			if (HAL_DFSDM_FilterRegularStop_DMA(hdfsdm_filter) == HAL_ERROR) {
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f002 fd7b 	bl	8005834 <HAL_DFSDM_FilterRegularStop_DMA>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	bf0c      	ite	eq
 8002d44:	2301      	moveq	r3, #1
 8002d46:	2300      	movne	r3, #0
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_DFSDM_FilterRegConvCpltCallback+0x52>
				Error_Handler();
 8002d4e:	f000 f835 	bl	8002dbc <Error_Handler>
			}
		}

	}
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	2000011c 	.word	0x2000011c
 8002d60:	2000036c 	.word	0x2000036c

08002d64 <print>:

void print(const char* txt) {
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
	strcpy(uart_buffer, txt);
 8002d6c:	6879      	ldr	r1, [r7, #4]
 8002d6e:	4808      	ldr	r0, [pc, #32]	; (8002d90 <print+0x2c>)
 8002d70:	f00a fc02 	bl	800d578 <strcpy>
  	HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, strlen(txt), 10);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f7fd fa2b 	bl	80001d0 <strlen>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	230a      	movs	r3, #10
 8002d80:	4903      	ldr	r1, [pc, #12]	; (8002d90 <print+0x2c>)
 8002d82:	4804      	ldr	r0, [pc, #16]	; (8002d94 <print+0x30>)
 8002d84:	f006 f93c 	bl	8009000 <HAL_UART_Transmit>
}
 8002d88:	bf00      	nop
 8002d8a:	3708      	adds	r7, #8
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	20000308 	.word	0x20000308
 8002d94:	20000280 	.word	0x20000280

08002d98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a04      	ldr	r2, [pc, #16]	; (8002db8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d101      	bne.n	8002dae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002daa:	f001 fdef 	bl	800498c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002dae:	bf00      	nop
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40014800 	.word	0x40014800

08002dbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	2108      	movs	r1, #8
 8002dc4:	4803      	ldr	r0, [pc, #12]	; (8002dd4 <Error_Handler+0x18>)
 8002dc6:	f003 fb51 	bl	800646c <HAL_GPIO_WritePin>
	__BKPT();
 8002dca:	be00      	bkpt	0x0000
  __ASM volatile ("cpsid i" : : : "memory");
 8002dcc:	b672      	cpsid	i
}
 8002dce:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002dd0:	e7fe      	b.n	8002dd0 <Error_Handler+0x14>
 8002dd2:	bf00      	nop
 8002dd4:	48001000 	.word	0x48001000

08002dd8 <_Z9qspi_readPhmm>:
#include "stm32l4xx_hal.h"
#include "stm32l475e_iot01_qspi.h"
#include "main.h"
#include <stdlib.h>

void qspi_read(uint8_t* buffer_ptr, uint32_t address, uint32_t size) {
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
	if (BSP_QSPI_Read(buffer_ptr, address, size) != QSPI_OK)
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	68b9      	ldr	r1, [r7, #8]
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f000 f8bf 	bl	8002f6c <BSP_QSPI_Read>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	bf14      	ite	ne
 8002df4:	2301      	movne	r3, #1
 8002df6:	2300      	moveq	r3, #0
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <_Z9qspi_readPhmm+0x2a>
		Error_Handler();
 8002dfe:	f7ff ffdd 	bl	8002dbc <Error_Handler>
}
 8002e02:	bf00      	nop
 8002e04:	3710      	adds	r7, #16
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <_Z10qspi_writePhmm>:

void qspi_write(uint8_t* buffer_ptr, uint32_t address, uint32_t size) {
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b084      	sub	sp, #16
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	60f8      	str	r0, [r7, #12]
 8002e12:	60b9      	str	r1, [r7, #8]
 8002e14:	607a      	str	r2, [r7, #4]
	if(BSP_QSPI_Write(buffer_ptr, address, size) != QSPI_OK){
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	68b9      	ldr	r1, [r7, #8]
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f000 f8ec 	bl	8002ff8 <BSP_QSPI_Write>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	bf14      	ite	ne
 8002e26:	2301      	movne	r3, #1
 8002e28:	2300      	moveq	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <_Z10qspi_writePhmm+0x2a>
		Error_Handler();
 8002e30:	f7ff ffc4 	bl	8002dbc <Error_Handler>
	}
}
 8002e34:	bf00      	nop
 8002e36:	3710      	adds	r7, #16
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <_Z9qspi_initv>:

void qspi_init() {
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
	BSP_QSPI_Init();
 8002e40:	f000 f828 	bl	8002e94 <BSP_QSPI_Init>
}
 8002e44:	bf00      	nop
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <_Z16qspi_erase_blockm>:

void qspi_erase_block(uint32_t block_address) {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
	BSP_QSPI_Erase_Block(block_address);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f94f 	bl	80030f4 <BSP_QSPI_Erase_Block>
}
 8002e56:	bf00      	nop
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <_Z17qspi_erase_blocksmm>:

void qspi_erase_blocks(uint32_t start_address, uint32_t n){
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b084      	sub	sp, #16
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < n; i++){
 8002e68:	2300      	movs	r3, #0
 8002e6a:	73fb      	strb	r3, [r7, #15]
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d90b      	bls.n	8002e8c <_Z17qspi_erase_blocksmm+0x2e>
		qspi_erase_block(start_address + i * MX25R6435F_BLOCK_SIZE);
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
 8002e76:	041b      	lsls	r3, r3, #16
 8002e78:	461a      	mov	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7ff ffe2 	bl	8002e48 <_Z16qspi_erase_blockm>
	for(uint8_t i = 0; i < n; i++){
 8002e84:	7bfb      	ldrb	r3, [r7, #15]
 8002e86:	3301      	adds	r3, #1
 8002e88:	73fb      	strb	r3, [r7, #15]
 8002e8a:	e7ef      	b.n	8002e6c <_Z17qspi_erase_blocksmm+0xe>
	}
}
 8002e8c:	bf00      	nop
 8002e8e:	3710      	adds	r7, #16
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8002e9a:	4b32      	ldr	r3, [pc, #200]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002e9c:	4a32      	ldr	r2, [pc, #200]	; (8002f68 <BSP_QSPI_Init+0xd4>)
 8002e9e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8002ea0:	4830      	ldr	r0, [pc, #192]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002ea2:	f003 fc69 	bl	8006778 <HAL_QSPI_DeInit>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e054      	b.n	8002f5a <BSP_QSPI_Init+0xc6>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8002eb0:	f000 f964 	bl	800317c <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 2; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 26.67MHz */
 8002eb4:	4b2b      	ldr	r3, [pc, #172]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8002eba:	4b2a      	ldr	r3, [pc, #168]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002ebc:	2204      	movs	r2, #4
 8002ebe:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8002ec0:	4b28      	ldr	r3, [pc, #160]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002ec2:	2210      	movs	r2, #16
 8002ec4:	60da      	str	r2, [r3, #12]
 8002ec6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002eca:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	fa93 f3a3 	rbit	r3, r3
 8002ed2:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <BSP_QSPI_Init+0x4e>
  {
    return 32U;
 8002ede:	2320      	movs	r3, #32
 8002ee0:	e003      	b.n	8002eea <BSP_QSPI_Init+0x56>
  }
  return __builtin_clz(value);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	fab3 f383 	clz	r3, r3
 8002ee8:	b2db      	uxtb	r3, r3
  QSPIHandle.Init.FlashSize          = POSITION_VAL(MX25R6435F_FLASH_SIZE) - 1;
 8002eea:	3b01      	subs	r3, #1
 8002eec:	461a      	mov	r2, r3
 8002eee:	4b1d      	ldr	r3, [pc, #116]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002ef0:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002ef2:	4b1c      	ldr	r3, [pc, #112]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8002ef8:	4b1a      	ldr	r3, [pc, #104]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8002efe:	4819      	ldr	r0, [pc, #100]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002f00:	f003 fbc4 	bl	800668c <HAL_QSPI_Init>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <BSP_QSPI_Init+0x7a>
  {
    return QSPI_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e025      	b.n	8002f5a <BSP_QSPI_Init+0xc6>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 8002f0e:	4815      	ldr	r0, [pc, #84]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002f10:	f000 f974 	bl	80031fc <QSPI_ResetMemory>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 8002f1a:	2304      	movs	r3, #4
 8002f1c:	e01d      	b.n	8002f5a <BSP_QSPI_Init+0xc6>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&QSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8002f1e:	2101      	movs	r1, #1
 8002f20:	4810      	ldr	r0, [pc, #64]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002f22:	f000 fa35 	bl	8003390 <QSPI_QuadMode>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <BSP_QSPI_Init+0x9c>
  {
    return QSPI_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e014      	b.n	8002f5a <BSP_QSPI_Init+0xc6>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&QSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8002f30:	2101      	movs	r1, #1
 8002f32:	480c      	ldr	r0, [pc, #48]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002f34:	f000 fad4 	bl	80034e0 <QSPI_HighPerfMode>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <BSP_QSPI_Init+0xae>
  {
    return QSPI_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e00b      	b.n	8002f5a <BSP_QSPI_Init+0xc6>
  }
  
  /* Re-configure the clock for the high performance mode */
  QSPIHandle.Init.ClockPrescaler = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8002f42:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002f44:	2201      	movs	r2, #1
 8002f46:	605a      	str	r2, [r3, #4]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8002f48:	4806      	ldr	r0, [pc, #24]	; (8002f64 <BSP_QSPI_Init+0xd0>)
 8002f4a:	f003 fb9f 	bl	800668c <HAL_QSPI_Init>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <BSP_QSPI_Init+0xc4>
  {
    return QSPI_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e000      	b.n	8002f5a <BSP_QSPI_Init+0xc6>
  }

  return QSPI_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	200003b4 	.word	0x200003b4
 8002f68:	a0001000 	.word	0xa0001000

08002f6c <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b092      	sub	sp, #72	; 0x48
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 8002f78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f7c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction        = QUAD_INOUT_READ_CMD;
 8002f7e:	23eb      	movs	r3, #235	; 0xeb
 8002f80:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode        = QSPI_ADDRESS_4_LINES;
 8002f82:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f86:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize        = QSPI_ADDRESS_24_BITS;
 8002f88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f8c:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = ReadAddr;
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode  = QSPI_ALTERNATE_BYTES_4_LINES;
 8002f92:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002f96:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	623b      	str	r3, [r7, #32]
  sCommand.AlternateBytes     = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8002f9c:	23aa      	movs	r3, #170	; 0xaa
 8002f9e:	61bb      	str	r3, [r7, #24]
  sCommand.DataMode           = QSPI_DATA_4_LINES;
 8002fa0:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8002fa4:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles        = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 8002fa6:	2304      	movs	r3, #4
 8002fa8:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData             = Size;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode            = QSPI_DDR_MODE_DISABLE;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002fba:	f107 0310 	add.w	r3, r7, #16
 8002fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	480b      	ldr	r0, [pc, #44]	; (8002ff4 <BSP_QSPI_Read+0x88>)
 8002fc6:	f003 fbfb 	bl	80067c0 <HAL_QSPI_Command>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <BSP_QSPI_Read+0x68>
  {
    return QSPI_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e00b      	b.n	8002fec <BSP_QSPI_Read+0x80>
  }
  
  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002fd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd8:	68f9      	ldr	r1, [r7, #12]
 8002fda:	4806      	ldr	r0, [pc, #24]	; (8002ff4 <BSP_QSPI_Read+0x88>)
 8002fdc:	f003 fce5 	bl	80069aa <HAL_QSPI_Receive>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e000      	b.n	8002fec <BSP_QSPI_Read+0x80>
  }

  return QSPI_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3748      	adds	r7, #72	; 0x48
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	200003b4 	.word	0x200003b4

08002ff8 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b096      	sub	sp, #88	; 0x58
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	b2db      	uxtb	r3, r3
 8003008:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800300c:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800300e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	429a      	cmp	r2, r3
 8003014:	d901      	bls.n	800301a <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4413      	add	r3, r2
 8003024:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003026:	f44f 7380 	mov.w	r3, #256	; 0x100
 800302a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = QUAD_PAGE_PROG_CMD;
 800302c:	2338      	movs	r3, #56	; 0x38
 800302e:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8003030:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003034:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8003036:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800303a:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800303c:	2300      	movs	r3, #0
 800303e:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8003040:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8003044:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 8003046:	2300      	movs	r3, #0
 8003048:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800304a:	2300      	movs	r3, #0
 800304c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800304e:	2300      	movs	r3, #0
 8003050:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003052:	2300      	movs	r3, #0
 8003054:	64bb      	str	r3, [r7, #72]	; 0x48
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8003056:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003058:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 800305a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800305c:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800305e:	4824      	ldr	r0, [pc, #144]	; (80030f0 <BSP_QSPI_Write+0xf8>)
 8003060:	f000 f910 	bl	8003284 <QSPI_WriteEnable>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e03b      	b.n	80030e6 <BSP_QSPI_Write+0xee>
    }
    
    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800306e:	f107 0314 	add.w	r3, r7, #20
 8003072:	f241 3288 	movw	r2, #5000	; 0x1388
 8003076:	4619      	mov	r1, r3
 8003078:	481d      	ldr	r0, [pc, #116]	; (80030f0 <BSP_QSPI_Write+0xf8>)
 800307a:	f003 fba1 	bl	80067c0 <HAL_QSPI_Command>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e02e      	b.n	80030e6 <BSP_QSPI_Write+0xee>
    }
    
    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003088:	f241 3288 	movw	r2, #5000	; 0x1388
 800308c:	68f9      	ldr	r1, [r7, #12]
 800308e:	4818      	ldr	r0, [pc, #96]	; (80030f0 <BSP_QSPI_Write+0xf8>)
 8003090:	f003 fbf4 	bl	800687c <HAL_QSPI_Transmit>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e023      	b.n	80030e6 <BSP_QSPI_Write+0xee>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800309e:	f241 3188 	movw	r1, #5000	; 0x1388
 80030a2:	4813      	ldr	r0, [pc, #76]	; (80030f0 <BSP_QSPI_Write+0xf8>)
 80030a4:	f000 f93a 	bl	800331c <QSPI_AutoPollingMemReady>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e019      	b.n	80030e6 <BSP_QSPI_Write+0xee>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80030b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80030b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030b6:	4413      	add	r3, r2
 80030b8:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030be:	4413      	add	r3, r2
 80030c0:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 80030c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030c4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80030c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d203      	bcs.n	80030d6 <BSP_QSPI_Write+0xde>
 80030ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	e001      	b.n	80030da <BSP_QSPI_Write+0xe2>
 80030d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030da:	657b      	str	r3, [r7, #84]	; 0x54
  } while (current_addr < end_addr);
 80030dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80030de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d3b8      	bcc.n	8003056 <BSP_QSPI_Write+0x5e>
  
  return QSPI_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3758      	adds	r7, #88	; 0x58
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	200003b4 	.word	0x200003b4

080030f4 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b090      	sub	sp, #64	; 0x40
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80030fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003100:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = BLOCK_ERASE_CMD;
 8003102:	23d8      	movs	r3, #216	; 0xd8
 8003104:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8003106:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800310a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 800310c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003110:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003116:	2300      	movs	r3, #0
 8003118:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 800311a:	2300      	movs	r3, #0
 800311c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 800311e:	2300      	movs	r3, #0
 8003120:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003122:	2300      	movs	r3, #0
 8003124:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003126:	2300      	movs	r3, #0
 8003128:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800312a:	2300      	movs	r3, #0
 800312c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800312e:	4812      	ldr	r0, [pc, #72]	; (8003178 <BSP_QSPI_Erase_Block+0x84>)
 8003130:	f000 f8a8 	bl	8003284 <QSPI_WriteEnable>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e017      	b.n	800316e <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800313e:	f107 0308 	add.w	r3, r7, #8
 8003142:	f241 3288 	movw	r2, #5000	; 0x1388
 8003146:	4619      	mov	r1, r3
 8003148:	480b      	ldr	r0, [pc, #44]	; (8003178 <BSP_QSPI_Erase_Block+0x84>)
 800314a:	f003 fb39 	bl	80067c0 <HAL_QSPI_Command>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e00a      	b.n	800316e <BSP_QSPI_Erase_Block+0x7a>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8003158:	f640 51ac 	movw	r1, #3500	; 0xdac
 800315c:	4806      	ldr	r0, [pc, #24]	; (8003178 <BSP_QSPI_Erase_Block+0x84>)
 800315e:	f000 f8dd 	bl	800331c <QSPI_AutoPollingMemReady>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e000      	b.n	800316e <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3740      	adds	r7, #64	; 0x40
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	200003b4 	.word	0x200003b4

0800317c <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b088      	sub	sp, #32
 8003180:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8003182:	4b1c      	ldr	r3, [pc, #112]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 8003184:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003186:	4a1b      	ldr	r2, [pc, #108]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 8003188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800318c:	6513      	str	r3, [r2, #80]	; 0x50
 800318e:	4b19      	ldr	r3, [pc, #100]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 8003190:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003196:	60bb      	str	r3, [r7, #8]
 8003198:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 800319a:	4b16      	ldr	r3, [pc, #88]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 800319c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319e:	4a15      	ldr	r2, [pc, #84]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 80031a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031a4:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 80031a6:	4b13      	ldr	r3, [pc, #76]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 80031a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031aa:	4a12      	ldr	r2, [pc, #72]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 80031ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031b0:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80031b2:	4b10      	ldr	r3, [pc, #64]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 80031b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031b6:	4a0f      	ldr	r2, [pc, #60]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 80031b8:	f043 0310 	orr.w	r3, r3, #16
 80031bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031be:	4b0d      	ldr	r3, [pc, #52]	; (80031f4 <BSP_QSPI_MspInit+0x78>)
 80031c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c2:	f003 0310 	and.w	r3, r3, #16
 80031c6:	607b      	str	r3, [r7, #4]
 80031c8:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 80031ca:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80031ce:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80031d0:	2302      	movs	r3, #2
 80031d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80031d4:	2300      	movs	r3, #0
 80031d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80031d8:	2303      	movs	r3, #3
 80031da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80031dc:	230a      	movs	r3, #10
 80031de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031e0:	f107 030c 	add.w	r3, r7, #12
 80031e4:	4619      	mov	r1, r3
 80031e6:	4804      	ldr	r0, [pc, #16]	; (80031f8 <BSP_QSPI_MspInit+0x7c>)
 80031e8:	f002 fea2 	bl	8005f30 <HAL_GPIO_Init>
}
 80031ec:	bf00      	nop
 80031ee:	3720      	adds	r7, #32
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40021000 	.word	0x40021000
 80031f8:	48001000 	.word	0x48001000

080031fc <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b090      	sub	sp, #64	; 0x40
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003204:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003208:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 800320a:	2366      	movs	r3, #102	; 0x66
 800320c:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800320e:	2300      	movs	r3, #0
 8003210:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003212:	2300      	movs	r3, #0
 8003214:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8003216:	2300      	movs	r3, #0
 8003218:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 800321a:	2300      	movs	r3, #0
 800321c:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800321e:	2300      	movs	r3, #0
 8003220:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003222:	2300      	movs	r3, #0
 8003224:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003226:	2300      	movs	r3, #0
 8003228:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800322a:	f107 0308 	add.w	r3, r7, #8
 800322e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003232:	4619      	mov	r1, r3
 8003234:	4812      	ldr	r0, [pc, #72]	; (8003280 <QSPI_ResetMemory+0x84>)
 8003236:	f003 fac3 	bl	80067c0 <HAL_QSPI_Command>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e019      	b.n	8003278 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8003244:	2399      	movs	r3, #153	; 0x99
 8003246:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003248:	f107 0308 	add.w	r3, r7, #8
 800324c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003250:	4619      	mov	r1, r3
 8003252:	480b      	ldr	r0, [pc, #44]	; (8003280 <QSPI_ResetMemory+0x84>)
 8003254:	f003 fab4 	bl	80067c0 <HAL_QSPI_Command>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e00a      	b.n	8003278 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8003262:	f241 3188 	movw	r1, #5000	; 0x1388
 8003266:	4806      	ldr	r0, [pc, #24]	; (8003280 <QSPI_ResetMemory+0x84>)
 8003268:	f000 f858 	bl	800331c <QSPI_AutoPollingMemReady>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e000      	b.n	8003278 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3740      	adds	r7, #64	; 0x40
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	200003b4 	.word	0x200003b4

08003284 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b096      	sub	sp, #88	; 0x58
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800328c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003290:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8003292:	2306      	movs	r3, #6
 8003294:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8003296:	2300      	movs	r3, #0
 8003298:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800329a:	2300      	movs	r3, #0
 800329c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 800329e:	2300      	movs	r3, #0
 80032a0:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80032a6:	2300      	movs	r3, #0
 80032a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80032aa:	2300      	movs	r3, #0
 80032ac:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80032ae:	2300      	movs	r3, #0
 80032b0:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80032b2:	f107 0320 	add.w	r3, r7, #32
 80032b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ba:	4619      	mov	r1, r3
 80032bc:	4816      	ldr	r0, [pc, #88]	; (8003318 <QSPI_WriteEnable+0x94>)
 80032be:	f003 fa7f 	bl	80067c0 <HAL_QSPI_Command>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e020      	b.n	800330e <QSPI_WriteEnable+0x8a>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match           = MX25R6435F_SR_WEL;
 80032cc:	2302      	movs	r3, #2
 80032ce:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WEL;
 80032d0:	2302      	movs	r3, #2
 80032d2:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 80032d4:	2300      	movs	r3, #0
 80032d6:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 80032d8:	2301      	movs	r3, #1
 80032da:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 80032dc:	2310      	movs	r3, #16
 80032de:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80032e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80032e4:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 80032e6:	2305      	movs	r3, #5
 80032e8:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 80032ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032ee:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80032f0:	f107 0208 	add.w	r2, r7, #8
 80032f4:	f107 0120 	add.w	r1, r7, #32
 80032f8:	f241 3388 	movw	r3, #5000	; 0x1388
 80032fc:	4806      	ldr	r0, [pc, #24]	; (8003318 <QSPI_WriteEnable+0x94>)
 80032fe:	f003 fbf6 	bl	8006aee <HAL_QSPI_AutoPolling>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d001      	beq.n	800330c <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e000      	b.n	800330e <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3758      	adds	r7, #88	; 0x58
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	200003b4 	.word	0x200003b4

0800331c <QSPI_AutoPollingMemReady>:
  * @param  hqspi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b096      	sub	sp, #88	; 0x58
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003326:	f44f 7380 	mov.w	r3, #256	; 0x100
 800332a:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 800332c:	2305      	movs	r3, #5
 800332e:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8003330:	2300      	movs	r3, #0
 8003332:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003334:	2300      	movs	r3, #0
 8003336:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8003338:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800333c:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 800333e:	2300      	movs	r3, #0
 8003340:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003342:	2300      	movs	r3, #0
 8003344:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003346:	2300      	movs	r3, #0
 8003348:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800334a:	2300      	movs	r3, #0
 800334c:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 800334e:	2300      	movs	r3, #0
 8003350:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WIP;
 8003352:	2301      	movs	r3, #1
 8003354:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8003356:	2300      	movs	r3, #0
 8003358:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 800335a:	2301      	movs	r3, #1
 800335c:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 800335e:	2310      	movs	r3, #16
 8003360:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8003362:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003366:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8003368:	f107 0208 	add.w	r2, r7, #8
 800336c:	f107 0120 	add.w	r1, r7, #32
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	4806      	ldr	r0, [pc, #24]	; (800338c <QSPI_AutoPollingMemReady+0x70>)
 8003374:	f003 fbbb 	bl	8006aee <HAL_QSPI_AutoPolling>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e000      	b.n	8003384 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3758      	adds	r7, #88	; 0x58
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	200003b4 	.word	0x200003b4

08003390 <QSPI_QuadMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b092      	sub	sp, #72	; 0x48
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	460b      	mov	r3, r1
 800339a:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800339c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033a0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 80033a2:	2305      	movs	r3, #5
 80033a4:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80033a6:	2300      	movs	r3, #0
 80033a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80033aa:	2300      	movs	r3, #0
 80033ac:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 80033ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033b2:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 80033b4:	2300      	movs	r3, #0
 80033b6:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 80033b8:	2301      	movs	r3, #1
 80033ba:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80033bc:	2300      	movs	r3, #0
 80033be:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80033c0:	2300      	movs	r3, #0
 80033c2:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80033c4:	2300      	movs	r3, #0
 80033c6:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80033c8:	f107 0310 	add.w	r3, r7, #16
 80033cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80033d0:	4619      	mov	r1, r3
 80033d2:	4842      	ldr	r0, [pc, #264]	; (80034dc <QSPI_QuadMode+0x14c>)
 80033d4:	f003 f9f4 	bl	80067c0 <HAL_QSPI_Command>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <QSPI_QuadMode+0x52>
  {
    return QSPI_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e077      	b.n	80034d2 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80033e2:	f107 030f 	add.w	r3, r7, #15
 80033e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ea:	4619      	mov	r1, r3
 80033ec:	483b      	ldr	r0, [pc, #236]	; (80034dc <QSPI_QuadMode+0x14c>)
 80033ee:	f003 fadc 	bl	80069aa <HAL_QSPI_Receive>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <QSPI_QuadMode+0x6c>
  {
    return QSPI_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e06a      	b.n	80034d2 <QSPI_QuadMode+0x142>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80033fc:	4837      	ldr	r0, [pc, #220]	; (80034dc <QSPI_QuadMode+0x14c>)
 80033fe:	f7ff ff41 	bl	8003284 <QSPI_WriteEnable>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <QSPI_QuadMode+0x7c>
  {
    return QSPI_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e062      	b.n	80034d2 <QSPI_QuadMode+0x142>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 800340c:	78fb      	ldrb	r3, [r7, #3]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d105      	bne.n	800341e <QSPI_QuadMode+0x8e>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8003412:	7bfb      	ldrb	r3, [r7, #15]
 8003414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003418:	b2db      	uxtb	r3, r3
 800341a:	73fb      	strb	r3, [r7, #15]
 800341c:	e004      	b.n	8003428 <QSPI_QuadMode+0x98>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 800341e:	7bfb      	ldrb	r3, [r7, #15]
 8003420:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003424:	b2db      	uxtb	r3, r3
 8003426:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8003428:	2301      	movs	r3, #1
 800342a:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800342c:	f107 0310 	add.w	r3, r7, #16
 8003430:	f241 3288 	movw	r2, #5000	; 0x1388
 8003434:	4619      	mov	r1, r3
 8003436:	4829      	ldr	r0, [pc, #164]	; (80034dc <QSPI_QuadMode+0x14c>)
 8003438:	f003 f9c2 	bl	80067c0 <HAL_QSPI_Command>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <QSPI_QuadMode+0xb6>
  {
    return QSPI_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e045      	b.n	80034d2 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003446:	f107 030f 	add.w	r3, r7, #15
 800344a:	f241 3288 	movw	r2, #5000	; 0x1388
 800344e:	4619      	mov	r1, r3
 8003450:	4822      	ldr	r0, [pc, #136]	; (80034dc <QSPI_QuadMode+0x14c>)
 8003452:	f003 fa13 	bl	800687c <HAL_QSPI_Transmit>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <QSPI_QuadMode+0xd0>
  {
    return QSPI_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e038      	b.n	80034d2 <QSPI_QuadMode+0x142>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8003460:	f241 3188 	movw	r1, #5000	; 0x1388
 8003464:	481d      	ldr	r0, [pc, #116]	; (80034dc <QSPI_QuadMode+0x14c>)
 8003466:	f7ff ff59 	bl	800331c <QSPI_AutoPollingMemReady>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <QSPI_QuadMode+0xe4>
  {
    return QSPI_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e02e      	b.n	80034d2 <QSPI_QuadMode+0x142>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8003474:	2305      	movs	r3, #5
 8003476:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003478:	f107 0310 	add.w	r3, r7, #16
 800347c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003480:	4619      	mov	r1, r3
 8003482:	4816      	ldr	r0, [pc, #88]	; (80034dc <QSPI_QuadMode+0x14c>)
 8003484:	f003 f99c 	bl	80067c0 <HAL_QSPI_Command>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <QSPI_QuadMode+0x102>
  {
    return QSPI_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e01f      	b.n	80034d2 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003492:	f107 030f 	add.w	r3, r7, #15
 8003496:	f241 3288 	movw	r2, #5000	; 0x1388
 800349a:	4619      	mov	r1, r3
 800349c:	480f      	ldr	r0, [pc, #60]	; (80034dc <QSPI_QuadMode+0x14c>)
 800349e:	f003 fa84 	bl	80069aa <HAL_QSPI_Receive>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <QSPI_QuadMode+0x11c>
  {
    return QSPI_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e012      	b.n	80034d2 <QSPI_QuadMode+0x142>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80034ac:	7bfb      	ldrb	r3, [r7, #15]
 80034ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d102      	bne.n	80034bc <QSPI_QuadMode+0x12c>
 80034b6:	78fb      	ldrb	r3, [r7, #3]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d007      	beq.n	80034cc <QSPI_QuadMode+0x13c>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80034bc:	7bfb      	ldrb	r3, [r7, #15]
 80034be:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d004      	beq.n	80034d0 <QSPI_QuadMode+0x140>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80034c6:	78fb      	ldrb	r3, [r7, #3]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <QSPI_QuadMode+0x140>
  {
    return QSPI_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e000      	b.n	80034d2 <QSPI_QuadMode+0x142>
  }

  return QSPI_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3748      	adds	r7, #72	; 0x48
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	200003b4 	.word	0x200003b4

080034e0 <QSPI_HighPerfMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b092      	sub	sp, #72	; 0x48
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	460b      	mov	r3, r1
 80034ea:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80034ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034f0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 80034f2:	2305      	movs	r3, #5
 80034f4:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80034f6:	2300      	movs	r3, #0
 80034f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80034fa:	2300      	movs	r3, #0
 80034fc:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 80034fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003502:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8003504:	2300      	movs	r3, #0
 8003506:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8003508:	2301      	movs	r3, #1
 800350a:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800350c:	2300      	movs	r3, #0
 800350e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003510:	2300      	movs	r3, #0
 8003512:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003514:	2300      	movs	r3, #0
 8003516:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003518:	f107 0310 	add.w	r3, r7, #16
 800351c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003520:	4619      	mov	r1, r3
 8003522:	4853      	ldr	r0, [pc, #332]	; (8003670 <QSPI_HighPerfMode+0x190>)
 8003524:	f003 f94c 	bl	80067c0 <HAL_QSPI_Command>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <QSPI_HighPerfMode+0x52>
  {
    return QSPI_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e09a      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003532:	f107 030c 	add.w	r3, r7, #12
 8003536:	f241 3288 	movw	r2, #5000	; 0x1388
 800353a:	4619      	mov	r1, r3
 800353c:	484c      	ldr	r0, [pc, #304]	; (8003670 <QSPI_HighPerfMode+0x190>)
 800353e:	f003 fa34 	bl	80069aa <HAL_QSPI_Receive>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <QSPI_HighPerfMode+0x6c>
  {
    return QSPI_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e08d      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 800354c:	2315      	movs	r3, #21
 800354e:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 8003550:	2302      	movs	r3, #2
 8003552:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003554:	f107 0310 	add.w	r3, r7, #16
 8003558:	f241 3288 	movw	r2, #5000	; 0x1388
 800355c:	4619      	mov	r1, r3
 800355e:	4844      	ldr	r0, [pc, #272]	; (8003670 <QSPI_HighPerfMode+0x190>)
 8003560:	f003 f92e 	bl	80067c0 <HAL_QSPI_Command>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <QSPI_HighPerfMode+0x8e>
  {
    return QSPI_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e07c      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800356e:	f107 030c 	add.w	r3, r7, #12
 8003572:	3301      	adds	r3, #1
 8003574:	f241 3288 	movw	r2, #5000	; 0x1388
 8003578:	4619      	mov	r1, r3
 800357a:	483d      	ldr	r0, [pc, #244]	; (8003670 <QSPI_HighPerfMode+0x190>)
 800357c:	f003 fa15 	bl	80069aa <HAL_QSPI_Receive>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <QSPI_HighPerfMode+0xaa>
  {
    return QSPI_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e06e      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800358a:	4839      	ldr	r0, [pc, #228]	; (8003670 <QSPI_HighPerfMode+0x190>)
 800358c:	f7ff fe7a 	bl	8003284 <QSPI_WriteEnable>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <QSPI_HighPerfMode+0xba>
  {
    return QSPI_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e066      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 800359a:	78fb      	ldrb	r3, [r7, #3]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d105      	bne.n	80035ac <QSPI_HighPerfMode+0xcc>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80035a0:	7bbb      	ldrb	r3, [r7, #14]
 80035a2:	f043 0302 	orr.w	r3, r3, #2
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	73bb      	strb	r3, [r7, #14]
 80035aa:	e004      	b.n	80035b6 <QSPI_HighPerfMode+0xd6>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80035ac:	7bbb      	ldrb	r3, [r7, #14]
 80035ae:	f023 0302 	bic.w	r3, r3, #2
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80035b6:	2301      	movs	r3, #1
 80035b8:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 3;
 80035ba:	2303      	movs	r3, #3
 80035bc:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80035be:	f107 0310 	add.w	r3, r7, #16
 80035c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c6:	4619      	mov	r1, r3
 80035c8:	4829      	ldr	r0, [pc, #164]	; (8003670 <QSPI_HighPerfMode+0x190>)
 80035ca:	f003 f8f9 	bl	80067c0 <HAL_QSPI_Command>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d001      	beq.n	80035d8 <QSPI_HighPerfMode+0xf8>
  {
    return QSPI_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e047      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80035d8:	f107 030c 	add.w	r3, r7, #12
 80035dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80035e0:	4619      	mov	r1, r3
 80035e2:	4823      	ldr	r0, [pc, #140]	; (8003670 <QSPI_HighPerfMode+0x190>)
 80035e4:	f003 f94a 	bl	800687c <HAL_QSPI_Transmit>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <QSPI_HighPerfMode+0x112>
  {
    return QSPI_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e03a      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80035f2:	f241 3188 	movw	r1, #5000	; 0x1388
 80035f6:	481e      	ldr	r0, [pc, #120]	; (8003670 <QSPI_HighPerfMode+0x190>)
 80035f8:	f7ff fe90 	bl	800331c <QSPI_AutoPollingMemReady>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <QSPI_HighPerfMode+0x126>
  {
    return QSPI_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e030      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8003606:	2315      	movs	r3, #21
 8003608:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 800360a:	2302      	movs	r3, #2
 800360c:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800360e:	f107 0310 	add.w	r3, r7, #16
 8003612:	f241 3288 	movw	r2, #5000	; 0x1388
 8003616:	4619      	mov	r1, r3
 8003618:	4815      	ldr	r0, [pc, #84]	; (8003670 <QSPI_HighPerfMode+0x190>)
 800361a:	f003 f8d1 	bl	80067c0 <HAL_QSPI_Command>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <QSPI_HighPerfMode+0x148>
  {
    return QSPI_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e01f      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003628:	f107 030c 	add.w	r3, r7, #12
 800362c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003630:	4619      	mov	r1, r3
 8003632:	480f      	ldr	r0, [pc, #60]	; (8003670 <QSPI_HighPerfMode+0x190>)
 8003634:	f003 f9b9 	bl	80069aa <HAL_QSPI_Receive>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <QSPI_HighPerfMode+0x162>
  {
    return QSPI_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e012      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8003642:	7b7b      	ldrb	r3, [r7, #13]
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	2b00      	cmp	r3, #0
 800364a:	d102      	bne.n	8003652 <QSPI_HighPerfMode+0x172>
 800364c:	78fb      	ldrb	r3, [r7, #3]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d007      	beq.n	8003662 <QSPI_HighPerfMode+0x182>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8003652:	7b7b      	ldrb	r3, [r7, #13]
 8003654:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8003658:	2b00      	cmp	r3, #0
 800365a:	d004      	beq.n	8003666 <QSPI_HighPerfMode+0x186>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 800365c:	78fb      	ldrb	r3, [r7, #3]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <QSPI_HighPerfMode+0x186>
  {
    return QSPI_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e000      	b.n	8003668 <QSPI_HighPerfMode+0x188>
  }

  return QSPI_OK;
 8003666:	2300      	movs	r3, #0
}
 8003668:	4618      	mov	r0, r3
 800366a:	3748      	adds	r7, #72	; 0x48
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	200003b4 	.word	0x200003b4

08003674 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800367a:	4b0f      	ldr	r3, [pc, #60]	; (80036b8 <HAL_MspInit+0x44>)
 800367c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800367e:	4a0e      	ldr	r2, [pc, #56]	; (80036b8 <HAL_MspInit+0x44>)
 8003680:	f043 0301 	orr.w	r3, r3, #1
 8003684:	6613      	str	r3, [r2, #96]	; 0x60
 8003686:	4b0c      	ldr	r3, [pc, #48]	; (80036b8 <HAL_MspInit+0x44>)
 8003688:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	607b      	str	r3, [r7, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003692:	4b09      	ldr	r3, [pc, #36]	; (80036b8 <HAL_MspInit+0x44>)
 8003694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003696:	4a08      	ldr	r2, [pc, #32]	; (80036b8 <HAL_MspInit+0x44>)
 8003698:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800369c:	6593      	str	r3, [r2, #88]	; 0x58
 800369e:	4b06      	ldr	r3, [pc, #24]	; (80036b8 <HAL_MspInit+0x44>)
 80036a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036a6:	603b      	str	r3, [r7, #0]
 80036a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	40021000 	.word	0x40021000

080036bc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a0a      	ldr	r2, [pc, #40]	; (80036f4 <HAL_CRC_MspInit+0x38>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d10b      	bne.n	80036e6 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80036ce:	4b0a      	ldr	r3, [pc, #40]	; (80036f8 <HAL_CRC_MspInit+0x3c>)
 80036d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036d2:	4a09      	ldr	r2, [pc, #36]	; (80036f8 <HAL_CRC_MspInit+0x3c>)
 80036d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80036d8:	6493      	str	r3, [r2, #72]	; 0x48
 80036da:	4b07      	ldr	r3, [pc, #28]	; (80036f8 <HAL_CRC_MspInit+0x3c>)
 80036dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80036e6:	bf00      	nop
 80036e8:	3714      	adds	r7, #20
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	40023000 	.word	0x40023000
 80036f8:	40021000 	.word	0x40021000

080036fc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b08a      	sub	sp, #40	; 0x28
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003704:	f107 0314 	add.w	r3, r7, #20
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	605a      	str	r2, [r3, #4]
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	60da      	str	r2, [r3, #12]
 8003712:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a2b      	ldr	r2, [pc, #172]	; (80037c8 <HAL_DAC_MspInit+0xcc>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d14f      	bne.n	80037be <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800371e:	4b2b      	ldr	r3, [pc, #172]	; (80037cc <HAL_DAC_MspInit+0xd0>)
 8003720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003722:	4a2a      	ldr	r2, [pc, #168]	; (80037cc <HAL_DAC_MspInit+0xd0>)
 8003724:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003728:	6593      	str	r3, [r2, #88]	; 0x58
 800372a:	4b28      	ldr	r3, [pc, #160]	; (80037cc <HAL_DAC_MspInit+0xd0>)
 800372c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800372e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003732:	613b      	str	r3, [r7, #16]
 8003734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003736:	4b25      	ldr	r3, [pc, #148]	; (80037cc <HAL_DAC_MspInit+0xd0>)
 8003738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800373a:	4a24      	ldr	r2, [pc, #144]	; (80037cc <HAL_DAC_MspInit+0xd0>)
 800373c:	f043 0301 	orr.w	r3, r3, #1
 8003740:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003742:	4b22      	ldr	r3, [pc, #136]	; (80037cc <HAL_DAC_MspInit+0xd0>)
 8003744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	60fb      	str	r3, [r7, #12]
 800374c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800374e:	2310      	movs	r3, #16
 8003750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003752:	2303      	movs	r3, #3
 8003754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003756:	2300      	movs	r3, #0
 8003758:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800375a:	f107 0314 	add.w	r3, r7, #20
 800375e:	4619      	mov	r1, r3
 8003760:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003764:	f002 fbe4 	bl	8005f30 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8003768:	4b19      	ldr	r3, [pc, #100]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 800376a:	4a1a      	ldr	r2, [pc, #104]	; (80037d4 <HAL_DAC_MspInit+0xd8>)
 800376c:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 800376e:	4b18      	ldr	r3, [pc, #96]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 8003770:	2206      	movs	r2, #6
 8003772:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003774:	4b16      	ldr	r3, [pc, #88]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 8003776:	2210      	movs	r2, #16
 8003778:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800377a:	4b15      	ldr	r3, [pc, #84]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 800377c:	2200      	movs	r2, #0
 800377e:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003780:	4b13      	ldr	r3, [pc, #76]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 8003782:	2280      	movs	r2, #128	; 0x80
 8003784:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003786:	4b12      	ldr	r3, [pc, #72]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 8003788:	f44f 7280 	mov.w	r2, #256	; 0x100
 800378c:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800378e:	4b10      	ldr	r3, [pc, #64]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 8003790:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003794:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8003796:	4b0e      	ldr	r3, [pc, #56]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 8003798:	2220      	movs	r2, #32
 800379a:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800379c:	4b0c      	ldr	r3, [pc, #48]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 800379e:	2200      	movs	r2, #0
 80037a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 80037a2:	480b      	ldr	r0, [pc, #44]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 80037a4:	f002 f98e 	bl	8005ac4 <HAL_DMA_Init>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80037ae:	f7ff fb05 	bl	8002dbc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a06      	ldr	r2, [pc, #24]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 80037b6:	609a      	str	r2, [r3, #8]
 80037b8:	4a05      	ldr	r2, [pc, #20]	; (80037d0 <HAL_DAC_MspInit+0xd4>)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80037be:	bf00      	nop
 80037c0:	3728      	adds	r7, #40	; 0x28
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	40007400 	.word	0x40007400
 80037cc:	40021000 	.word	0x40021000
 80037d0:	200000d4 	.word	0x200000d4
 80037d4:	40020030 	.word	0x40020030

080037d8 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b0ac      	sub	sp, #176	; 0xb0
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80037f0:	f107 0314 	add.w	r3, r7, #20
 80037f4:	2288      	movs	r2, #136	; 0x88
 80037f6:	2100      	movs	r1, #0
 80037f8:	4618      	mov	r0, r3
 80037fa:	f009 fd87 	bl	800d30c <memset>
  if(DFSDM1_Init == 0)
 80037fe:	4b45      	ldr	r3, [pc, #276]	; (8003914 <HAL_DFSDM_FilterMspInit+0x13c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d14b      	bne.n	800389e <HAL_DFSDM_FilterMspInit+0xc6>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8003806:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800380a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800380c:	2300      	movs	r3, #0
 800380e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003812:	f107 0314 	add.w	r3, r7, #20
 8003816:	4618      	mov	r0, r3
 8003818:	f004 fa36 	bl	8007c88 <HAL_RCCEx_PeriphCLKConfig>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8003822:	f7ff facb 	bl	8002dbc <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003826:	4b3c      	ldr	r3, [pc, #240]	; (8003918 <HAL_DFSDM_FilterMspInit+0x140>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	3301      	adds	r3, #1
 800382c:	4a3a      	ldr	r2, [pc, #232]	; (8003918 <HAL_DFSDM_FilterMspInit+0x140>)
 800382e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003830:	4b39      	ldr	r3, [pc, #228]	; (8003918 <HAL_DFSDM_FilterMspInit+0x140>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d10b      	bne.n	8003850 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003838:	4b38      	ldr	r3, [pc, #224]	; (800391c <HAL_DFSDM_FilterMspInit+0x144>)
 800383a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800383c:	4a37      	ldr	r2, [pc, #220]	; (800391c <HAL_DFSDM_FilterMspInit+0x144>)
 800383e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003842:	6613      	str	r3, [r2, #96]	; 0x60
 8003844:	4b35      	ldr	r3, [pc, #212]	; (800391c <HAL_DFSDM_FilterMspInit+0x144>)
 8003846:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003848:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800384c:	613b      	str	r3, [r7, #16]
 800384e:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003850:	4b32      	ldr	r3, [pc, #200]	; (800391c <HAL_DFSDM_FilterMspInit+0x144>)
 8003852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003854:	4a31      	ldr	r2, [pc, #196]	; (800391c <HAL_DFSDM_FilterMspInit+0x144>)
 8003856:	f043 0310 	orr.w	r3, r3, #16
 800385a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800385c:	4b2f      	ldr	r3, [pc, #188]	; (800391c <HAL_DFSDM_FilterMspInit+0x144>)
 800385e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003860:	f003 0310 	and.w	r3, r3, #16
 8003864:	60fb      	str	r3, [r7, #12]
 8003866:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8003868:	f44f 7320 	mov.w	r3, #640	; 0x280
 800386c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003870:	2302      	movs	r3, #2
 8003872:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003876:	2300      	movs	r3, #0
 8003878:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800387c:	2300      	movs	r3, #0
 800387e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003882:	2306      	movs	r3, #6
 8003884:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003888:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800388c:	4619      	mov	r1, r3
 800388e:	4824      	ldr	r0, [pc, #144]	; (8003920 <HAL_DFSDM_FilterMspInit+0x148>)
 8003890:	f002 fb4e 	bl	8005f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003894:	4b1f      	ldr	r3, [pc, #124]	; (8003914 <HAL_DFSDM_FilterMspInit+0x13c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	3301      	adds	r3, #1
 800389a:	4a1e      	ldr	r2, [pc, #120]	; (8003914 <HAL_DFSDM_FilterMspInit+0x13c>)
 800389c:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a20      	ldr	r2, [pc, #128]	; (8003924 <HAL_DFSDM_FilterMspInit+0x14c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d130      	bne.n	800390a <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 80038a8:	4b1f      	ldr	r3, [pc, #124]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038aa:	4a20      	ldr	r2, [pc, #128]	; (800392c <HAL_DFSDM_FilterMspInit+0x154>)
 80038ac:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 80038ae:	4b1e      	ldr	r3, [pc, #120]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038b4:	4b1c      	ldr	r3, [pc, #112]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 80038ba:	4b1b      	ldr	r3, [pc, #108]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038bc:	2200      	movs	r2, #0
 80038be:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80038c0:	4b19      	ldr	r3, [pc, #100]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038c2:	2280      	movs	r2, #128	; 0x80
 80038c4:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80038c6:	4b18      	ldr	r3, [pc, #96]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038cc:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80038ce:	4b16      	ldr	r3, [pc, #88]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038d4:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80038d6:	4b14      	ldr	r3, [pc, #80]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038d8:	2220      	movs	r2, #32
 80038da:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 80038dc:	4b12      	ldr	r3, [pc, #72]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038de:	2200      	movs	r2, #0
 80038e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80038e2:	4811      	ldr	r0, [pc, #68]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038e4:	f002 f8ee 	bl	8005ac4 <HAL_DMA_Init>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 80038ee:	f7ff fa65 	bl	8002dbc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a0c      	ldr	r2, [pc, #48]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038f6:	62da      	str	r2, [r3, #44]	; 0x2c
 80038f8:	4a0b      	ldr	r2, [pc, #44]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a09      	ldr	r2, [pc, #36]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 8003902:	629a      	str	r2, [r3, #40]	; 0x28
 8003904:	4a08      	ldr	r2, [pc, #32]	; (8003928 <HAL_DFSDM_FilterMspInit+0x150>)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 800390a:	bf00      	nop
 800390c:	37b0      	adds	r7, #176	; 0xb0
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	2000037c 	.word	0x2000037c
 8003918:	20000378 	.word	0x20000378
 800391c:	40021000 	.word	0x40021000
 8003920:	48001000 	.word	0x48001000
 8003924:	40016100 	.word	0x40016100
 8003928:	200001a8 	.word	0x200001a8
 800392c:	40020044 	.word	0x40020044

08003930 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b0ac      	sub	sp, #176	; 0xb0
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003938:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800393c:	2200      	movs	r2, #0
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	605a      	str	r2, [r3, #4]
 8003942:	609a      	str	r2, [r3, #8]
 8003944:	60da      	str	r2, [r3, #12]
 8003946:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003948:	f107 0314 	add.w	r3, r7, #20
 800394c:	2288      	movs	r2, #136	; 0x88
 800394e:	2100      	movs	r1, #0
 8003950:	4618      	mov	r0, r3
 8003952:	f009 fcdb 	bl	800d30c <memset>
  if(DFSDM1_Init == 0)
 8003956:	4b2a      	ldr	r3, [pc, #168]	; (8003a00 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d14b      	bne.n	80039f6 <HAL_DFSDM_ChannelMspInit+0xc6>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800395e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003962:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8003964:	2300      	movs	r3, #0
 8003966:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800396a:	f107 0314 	add.w	r3, r7, #20
 800396e:	4618      	mov	r0, r3
 8003970:	f004 f98a 	bl	8007c88 <HAL_RCCEx_PeriphCLKConfig>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800397a:	f7ff fa1f 	bl	8002dbc <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800397e:	4b21      	ldr	r3, [pc, #132]	; (8003a04 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	3301      	adds	r3, #1
 8003984:	4a1f      	ldr	r2, [pc, #124]	; (8003a04 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8003986:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003988:	4b1e      	ldr	r3, [pc, #120]	; (8003a04 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d10b      	bne.n	80039a8 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003990:	4b1d      	ldr	r3, [pc, #116]	; (8003a08 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003994:	4a1c      	ldr	r2, [pc, #112]	; (8003a08 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003996:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800399a:	6613      	str	r3, [r2, #96]	; 0x60
 800399c:	4b1a      	ldr	r3, [pc, #104]	; (8003a08 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800399e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039a4:	613b      	str	r3, [r7, #16]
 80039a6:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80039a8:	4b17      	ldr	r3, [pc, #92]	; (8003a08 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80039aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ac:	4a16      	ldr	r2, [pc, #88]	; (8003a08 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80039ae:	f043 0310 	orr.w	r3, r3, #16
 80039b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80039b4:	4b14      	ldr	r3, [pc, #80]	; (8003a08 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80039b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039b8:	f003 0310 	and.w	r3, r3, #16
 80039bc:	60fb      	str	r3, [r7, #12]
 80039be:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80039c0:	f44f 7320 	mov.w	r3, #640	; 0x280
 80039c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c8:	2302      	movs	r3, #2
 80039ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ce:	2300      	movs	r3, #0
 80039d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d4:	2300      	movs	r3, #0
 80039d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80039da:	2306      	movs	r3, #6
 80039dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039e0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80039e4:	4619      	mov	r1, r3
 80039e6:	4809      	ldr	r0, [pc, #36]	; (8003a0c <HAL_DFSDM_ChannelMspInit+0xdc>)
 80039e8:	f002 faa2 	bl	8005f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80039ec:	4b04      	ldr	r3, [pc, #16]	; (8003a00 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	3301      	adds	r3, #1
 80039f2:	4a03      	ldr	r2, [pc, #12]	; (8003a00 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80039f4:	6013      	str	r3, [r2, #0]
  }

}
 80039f6:	bf00      	nop
 80039f8:	37b0      	adds	r7, #176	; 0xb0
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	2000037c 	.word	0x2000037c
 8003a04:	20000378 	.word	0x20000378
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	48001000 	.word	0x48001000

08003a10 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b08a      	sub	sp, #40	; 0x28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a18:	f107 0314 	add.w	r3, r7, #20
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	605a      	str	r2, [r3, #4]
 8003a22:	609a      	str	r2, [r3, #8]
 8003a24:	60da      	str	r2, [r3, #12]
 8003a26:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a17      	ldr	r2, [pc, #92]	; (8003a8c <HAL_QSPI_MspInit+0x7c>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d128      	bne.n	8003a84 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003a32:	4b17      	ldr	r3, [pc, #92]	; (8003a90 <HAL_QSPI_MspInit+0x80>)
 8003a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a36:	4a16      	ldr	r2, [pc, #88]	; (8003a90 <HAL_QSPI_MspInit+0x80>)
 8003a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a3c:	6513      	str	r3, [r2, #80]	; 0x50
 8003a3e:	4b14      	ldr	r3, [pc, #80]	; (8003a90 <HAL_QSPI_MspInit+0x80>)
 8003a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a46:	613b      	str	r3, [r7, #16]
 8003a48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a4a:	4b11      	ldr	r3, [pc, #68]	; (8003a90 <HAL_QSPI_MspInit+0x80>)
 8003a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a4e:	4a10      	ldr	r2, [pc, #64]	; (8003a90 <HAL_QSPI_MspInit+0x80>)
 8003a50:	f043 0310 	orr.w	r3, r3, #16
 8003a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a56:	4b0e      	ldr	r3, [pc, #56]	; (8003a90 <HAL_QSPI_MspInit+0x80>)
 8003a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a5a:	f003 0310 	and.w	r3, r3, #16
 8003a5e:	60fb      	str	r3, [r7, #12]
 8003a60:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8003a62:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8003a66:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a68:	2302      	movs	r3, #2
 8003a6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a70:	2303      	movs	r3, #3
 8003a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003a74:	230a      	movs	r3, #10
 8003a76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a78:	f107 0314 	add.w	r3, r7, #20
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	4805      	ldr	r0, [pc, #20]	; (8003a94 <HAL_QSPI_MspInit+0x84>)
 8003a80:	f002 fa56 	bl	8005f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8003a84:	bf00      	nop
 8003a86:	3728      	adds	r7, #40	; 0x28
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	a0001000 	.word	0xa0001000
 8003a90:	40021000 	.word	0x40021000
 8003a94:	48001000 	.word	0x48001000

08003a98 <HAL_QSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  if(hqspi->Instance==QUADSPI)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a08      	ldr	r2, [pc, #32]	; (8003ac8 <HAL_QSPI_MspDeInit+0x30>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d10a      	bne.n	8003ac0 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 8003aaa:	4b08      	ldr	r3, [pc, #32]	; (8003acc <HAL_QSPI_MspDeInit+0x34>)
 8003aac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aae:	4a07      	ldr	r2, [pc, #28]	; (8003acc <HAL_QSPI_MspDeInit+0x34>)
 8003ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ab4:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8003ab6:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8003aba:	4805      	ldr	r0, [pc, #20]	; (8003ad0 <HAL_QSPI_MspDeInit+0x38>)
 8003abc:	f002 fbe2 	bl	8006284 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }

}
 8003ac0:	bf00      	nop
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	a0001000 	.word	0xa0001000
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	48001000 	.word	0x48001000

08003ad4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ae4:	d113      	bne.n	8003b0e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ae6:	4b0c      	ldr	r3, [pc, #48]	; (8003b18 <HAL_TIM_Base_MspInit+0x44>)
 8003ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aea:	4a0b      	ldr	r2, [pc, #44]	; (8003b18 <HAL_TIM_Base_MspInit+0x44>)
 8003aec:	f043 0301 	orr.w	r3, r3, #1
 8003af0:	6593      	str	r3, [r2, #88]	; 0x58
 8003af2:	4b09      	ldr	r3, [pc, #36]	; (8003b18 <HAL_TIM_Base_MspInit+0x44>)
 8003af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	60fb      	str	r3, [r7, #12]
 8003afc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003afe:	2200      	movs	r2, #0
 8003b00:	2100      	movs	r1, #0
 8003b02:	201c      	movs	r0, #28
 8003b04:	f001 f83e 	bl	8004b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b08:	201c      	movs	r0, #28
 8003b0a:	f001 f857 	bl	8004bbc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003b0e:	bf00      	nop
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	40021000 	.word	0x40021000

08003b1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b0ac      	sub	sp, #176	; 0xb0
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b24:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	605a      	str	r2, [r3, #4]
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	60da      	str	r2, [r3, #12]
 8003b32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b34:	f107 0314 	add.w	r3, r7, #20
 8003b38:	2288      	movs	r2, #136	; 0x88
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f009 fbe5 	bl	800d30c <memset>
  if(huart->Instance==USART1)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a21      	ldr	r2, [pc, #132]	; (8003bcc <HAL_UART_MspInit+0xb0>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d13a      	bne.n	8003bc2 <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003b50:	2300      	movs	r3, #0
 8003b52:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b54:	f107 0314 	add.w	r3, r7, #20
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f004 f895 	bl	8007c88 <HAL_RCCEx_PeriphCLKConfig>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003b64:	f7ff f92a 	bl	8002dbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b68:	4b19      	ldr	r3, [pc, #100]	; (8003bd0 <HAL_UART_MspInit+0xb4>)
 8003b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b6c:	4a18      	ldr	r2, [pc, #96]	; (8003bd0 <HAL_UART_MspInit+0xb4>)
 8003b6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b72:	6613      	str	r3, [r2, #96]	; 0x60
 8003b74:	4b16      	ldr	r3, [pc, #88]	; (8003bd0 <HAL_UART_MspInit+0xb4>)
 8003b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b7c:	613b      	str	r3, [r7, #16]
 8003b7e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b80:	4b13      	ldr	r3, [pc, #76]	; (8003bd0 <HAL_UART_MspInit+0xb4>)
 8003b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b84:	4a12      	ldr	r2, [pc, #72]	; (8003bd0 <HAL_UART_MspInit+0xb4>)
 8003b86:	f043 0302 	orr.w	r3, r3, #2
 8003b8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b8c:	4b10      	ldr	r3, [pc, #64]	; (8003bd0 <HAL_UART_MspInit+0xb4>)
 8003b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b98:	23c0      	movs	r3, #192	; 0xc0
 8003b9a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003baa:	2303      	movs	r3, #3
 8003bac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003bb0:	2307      	movs	r3, #7
 8003bb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bb6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003bba:	4619      	mov	r1, r3
 8003bbc:	4805      	ldr	r0, [pc, #20]	; (8003bd4 <HAL_UART_MspInit+0xb8>)
 8003bbe:	f002 f9b7 	bl	8005f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003bc2:	bf00      	nop
 8003bc4:	37b0      	adds	r7, #176	; 0xb0
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	40013800 	.word	0x40013800
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	48000400 	.word	0x48000400

08003bd8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b08c      	sub	sp, #48	; 0x30
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003be0:	2300      	movs	r3, #0
 8003be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003be4:	2300      	movs	r3, #0
 8003be6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 8003be8:	2200      	movs	r2, #0
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	201a      	movs	r0, #26
 8003bee:	f000 ffc9 	bl	8004b84 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8003bf2:	201a      	movs	r0, #26
 8003bf4:	f000 ffe2 	bl	8004bbc <HAL_NVIC_EnableIRQ>

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8003bf8:	4b1e      	ldr	r3, [pc, #120]	; (8003c74 <HAL_InitTick+0x9c>)
 8003bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bfc:	4a1d      	ldr	r2, [pc, #116]	; (8003c74 <HAL_InitTick+0x9c>)
 8003bfe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c02:	6613      	str	r3, [r2, #96]	; 0x60
 8003c04:	4b1b      	ldr	r3, [pc, #108]	; (8003c74 <HAL_InitTick+0x9c>)
 8003c06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c0c:	60fb      	str	r3, [r7, #12]
 8003c0e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003c10:	f107 0210 	add.w	r2, r7, #16
 8003c14:	f107 0314 	add.w	r3, r7, #20
 8003c18:	4611      	mov	r1, r2
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f003 ffa2 	bl	8007b64 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003c20:	f003 ff8a 	bl	8007b38 <HAL_RCC_GetPCLK2Freq>
 8003c24:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c28:	4a13      	ldr	r2, [pc, #76]	; (8003c78 <HAL_InitTick+0xa0>)
 8003c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2e:	0c9b      	lsrs	r3, r3, #18
 8003c30:	3b01      	subs	r3, #1
 8003c32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8003c34:	4b11      	ldr	r3, [pc, #68]	; (8003c7c <HAL_InitTick+0xa4>)
 8003c36:	4a12      	ldr	r2, [pc, #72]	; (8003c80 <HAL_InitTick+0xa8>)
 8003c38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8003c3a:	4b10      	ldr	r3, [pc, #64]	; (8003c7c <HAL_InitTick+0xa4>)
 8003c3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003c40:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8003c42:	4a0e      	ldr	r2, [pc, #56]	; (8003c7c <HAL_InitTick+0xa4>)
 8003c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c46:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8003c48:	4b0c      	ldr	r3, [pc, #48]	; (8003c7c <HAL_InitTick+0xa4>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c4e:	4b0b      	ldr	r3, [pc, #44]	; (8003c7c <HAL_InitTick+0xa4>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8003c54:	4809      	ldr	r0, [pc, #36]	; (8003c7c <HAL_InitTick+0xa4>)
 8003c56:	f004 fcd3 	bl	8008600 <HAL_TIM_Base_Init>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d104      	bne.n	8003c6a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8003c60:	4806      	ldr	r0, [pc, #24]	; (8003c7c <HAL_InitTick+0xa4>)
 8003c62:	f004 fd25 	bl	80086b0 <HAL_TIM_Base_Start_IT>
 8003c66:	4603      	mov	r3, r0
 8003c68:	e000      	b.n	8003c6c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3730      	adds	r7, #48	; 0x30
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40021000 	.word	0x40021000
 8003c78:	431bde83 	.word	0x431bde83
 8003c7c:	200003f8 	.word	0x200003f8
 8003c80:	40014800 	.word	0x40014800

08003c84 <HAL_SuspendTick>:
  * @note   Disable the tick increment by disabling TIM17 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_SuspendTick(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  /* Disable TIM17 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim17, TIM_IT_UPDATE);
 8003c88:	4b06      	ldr	r3, [pc, #24]	; (8003ca4 <HAL_SuspendTick+0x20>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	68da      	ldr	r2, [r3, #12]
 8003c8e:	4b05      	ldr	r3, [pc, #20]	; (8003ca4 <HAL_SuspendTick+0x20>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 0201 	bic.w	r2, r2, #1
 8003c96:	60da      	str	r2, [r3, #12]
}
 8003c98:	bf00      	nop
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	200003f8 	.word	0x200003f8

08003ca8 <HAL_ResumeTick>:
  * @note   Enable the tick increment by Enabling TIM17 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_ResumeTick(void)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	af00      	add	r7, sp, #0
  /* Enable TIM17 Update interrupt */
  __HAL_TIM_ENABLE_IT(&htim17, TIM_IT_UPDATE);
 8003cac:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <HAL_ResumeTick+0x20>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68da      	ldr	r2, [r3, #12]
 8003cb2:	4b05      	ldr	r3, [pc, #20]	; (8003cc8 <HAL_ResumeTick+0x20>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	60da      	str	r2, [r3, #12]
}
 8003cbc:	bf00      	nop
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	200003f8 	.word	0x200003f8

08003ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003cd0:	e7fe      	b.n	8003cd0 <NMI_Handler+0x4>

08003cd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cd6:	e7fe      	b.n	8003cd6 <HardFault_Handler+0x4>

08003cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cdc:	e7fe      	b.n	8003cdc <MemManage_Handler+0x4>

08003cde <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ce2:	e7fe      	b.n	8003ce2 <BusFault_Handler+0x4>

08003ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ce8:	e7fe      	b.n	8003ce8 <UsageFault_Handler+0x4>

08003cea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003cea:	b480      	push	{r7}
 8003cec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003cee:	bf00      	nop
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cfc:	bf00      	nop
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr

08003d06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d06:	b480      	push	{r7}
 8003d08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d0a:	bf00      	nop
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d18:	bf00      	nop
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
	...

08003d24 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8003d28:	4802      	ldr	r0, [pc, #8]	; (8003d34 <DMA1_Channel3_IRQHandler+0x10>)
 8003d2a:	f002 f821 	bl	8005d70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003d2e:	bf00      	nop
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	200000d4 	.word	0x200000d4

08003d38 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8003d3c:	4802      	ldr	r0, [pc, #8]	; (8003d48 <DMA1_Channel4_IRQHandler+0x10>)
 8003d3e:	f002 f817 	bl	8005d70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003d42:	bf00      	nop
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	200001a8 	.word	0x200001a8

08003d4c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8003d50:	4802      	ldr	r0, [pc, #8]	; (8003d5c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8003d52:	f004 fd1d 	bl	8008790 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8003d56:	bf00      	nop
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	200003f8 	.word	0x200003f8

08003d60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003d64:	4802      	ldr	r0, [pc, #8]	; (8003d70 <TIM2_IRQHandler+0x10>)
 8003d66:	f004 fd13 	bl	8008790 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003d6a:	bf00      	nop
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	20000234 	.word	0x20000234

08003d74 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003d78:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003d7c:	f002 fb8e 	bl	800649c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003d80:	bf00      	nop
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
	return 1;
 8003d88:	2301      	movs	r3, #1
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <_kill>:

int _kill(int pid, int sig)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003d9e:	f009 fa53 	bl	800d248 <__errno>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2216      	movs	r2, #22
 8003da6:	601a      	str	r2, [r3, #0]
	return -1;
 8003da8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3708      	adds	r7, #8
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <_exit>:

void _exit (int status)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f7ff ffe7 	bl	8003d94 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003dc6:	e7fe      	b.n	8003dc6 <_exit+0x12>

08003dc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b086      	sub	sp, #24
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dd0:	4a14      	ldr	r2, [pc, #80]	; (8003e24 <_sbrk+0x5c>)
 8003dd2:	4b15      	ldr	r3, [pc, #84]	; (8003e28 <_sbrk+0x60>)
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ddc:	4b13      	ldr	r3, [pc, #76]	; (8003e2c <_sbrk+0x64>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d102      	bne.n	8003dea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003de4:	4b11      	ldr	r3, [pc, #68]	; (8003e2c <_sbrk+0x64>)
 8003de6:	4a12      	ldr	r2, [pc, #72]	; (8003e30 <_sbrk+0x68>)
 8003de8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dea:	4b10      	ldr	r3, [pc, #64]	; (8003e2c <_sbrk+0x64>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4413      	add	r3, r2
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d207      	bcs.n	8003e08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003df8:	f009 fa26 	bl	800d248 <__errno>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	220c      	movs	r2, #12
 8003e00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e02:	f04f 33ff 	mov.w	r3, #4294967295
 8003e06:	e009      	b.n	8003e1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e08:	4b08      	ldr	r3, [pc, #32]	; (8003e2c <_sbrk+0x64>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e0e:	4b07      	ldr	r3, [pc, #28]	; (8003e2c <_sbrk+0x64>)
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4413      	add	r3, r2
 8003e16:	4a05      	ldr	r2, [pc, #20]	; (8003e2c <_sbrk+0x64>)
 8003e18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3718      	adds	r7, #24
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	20018000 	.word	0x20018000
 8003e28:	00000400 	.word	0x00000400
 8003e2c:	20000380 	.word	0x20000380
 8003e30:	20000458 	.word	0x20000458

08003e34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003e34:	b480      	push	{r7}
 8003e36:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003e38:	4b06      	ldr	r3, [pc, #24]	; (8003e54 <SystemInit+0x20>)
 8003e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e3e:	4a05      	ldr	r2, [pc, #20]	; (8003e54 <SystemInit+0x20>)
 8003e40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003e48:	bf00      	nop
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	e000ed00 	.word	0xe000ed00

08003e58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003e58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e90 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003e5c:	f7ff ffea 	bl	8003e34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e60:	480c      	ldr	r0, [pc, #48]	; (8003e94 <LoopForever+0x6>)
  ldr r1, =_edata
 8003e62:	490d      	ldr	r1, [pc, #52]	; (8003e98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e64:	4a0d      	ldr	r2, [pc, #52]	; (8003e9c <LoopForever+0xe>)
  movs r3, #0
 8003e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e68:	e002      	b.n	8003e70 <LoopCopyDataInit>

08003e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e6e:	3304      	adds	r3, #4

08003e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e74:	d3f9      	bcc.n	8003e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e76:	4a0a      	ldr	r2, [pc, #40]	; (8003ea0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e78:	4c0a      	ldr	r4, [pc, #40]	; (8003ea4 <LoopForever+0x16>)
  movs r3, #0
 8003e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e7c:	e001      	b.n	8003e82 <LoopFillZerobss>

08003e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e80:	3204      	adds	r2, #4

08003e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e84:	d3fb      	bcc.n	8003e7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e86:	f009 f9e5 	bl	800d254 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003e8a:	f7fe f977 	bl	800217c <main>

08003e8e <LoopForever>:

LoopForever:
    b LoopForever
 8003e8e:	e7fe      	b.n	8003e8e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003e90:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e98:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8003e9c:	080346c4 	.word	0x080346c4
  ldr r2, =_sbss
 8003ea0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8003ea4:	20000458 	.word	0x20000458

08003ea8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003ea8:	e7fe      	b.n	8003ea8 <ADC1_2_IRQHandler>

08003eaa <arm_relu_q7>:
 * Optimized relu with QSUB instructions.
 *
 */

void arm_relu_q7(q7_t *data, uint16_t size)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b093      	sub	sp, #76	; 0x4c
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	807b      	strh	r3, [r7, #2]

#if defined(ARM_MATH_DSP) && !defined(ARM_MATH_MVEI)
    /* Run the following code for M cores with DSP extension */

    uint16_t i = size >> 2;
 8003eb6:	887b      	ldrh	r3, [r7, #2]
 8003eb8:	089b      	lsrs	r3, r3, #2
 8003eba:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    q7_t *input = data;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	61bb      	str	r3, [r7, #24]
    q7_t *output = data;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	617b      	str	r3, [r7, #20]
    q31_t in;
    q31_t buf;
    q31_t mask;

    while (i)
 8003ec6:	e043      	b.n	8003f50 <arm_relu_q7+0xa6>
 8003ec8:	f107 0318 	add.w	r3, r7, #24
 8003ecc:	61fb      	str	r3, [r7, #28]
  @return        q31 value
 */
__STATIC_FORCEINLINE q31_t arm_nn_read_q7x4_ia(const q7_t **in_q7)
{
    q31_t val;
    memcpy(&val, *in_q7, 4);
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	613b      	str	r3, [r7, #16]
    *in_q7 += 4;
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	1d1a      	adds	r2, r3, #4
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	601a      	str	r2, [r3, #0]

    return (val);
 8003ee0:	693b      	ldr	r3, [r7, #16]
    {
        in = arm_nn_read_q7x4_ia((const q7_t **)&input);
 8003ee2:	643b      	str	r3, [r7, #64]	; 0x40

        /* extract the first bit */
        buf = (int32_t)__ROR((uint32_t)in & 0x80808080, 7);
 8003ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ee6:	f003 3380 	and.w	r3, r3, #2155905152	; 0x80808080
 8003eea:	627b      	str	r3, [r7, #36]	; 0x24
 8003eec:	2307      	movs	r3, #7
 8003eee:	623b      	str	r3, [r7, #32]
  op2 %= 32U;
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	f003 031f 	and.w	r3, r3, #31
 8003ef6:	623b      	str	r3, [r7, #32]
  if (op2 == 0U)
 8003ef8:	6a3b      	ldr	r3, [r7, #32]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <arm_relu_q7+0x58>
    return op1;
 8003efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f00:	e003      	b.n	8003f0a <arm_relu_q7+0x60>
  return (op1 >> op2) | (op1 << (32U - op2));
 8003f02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	fa62 f303 	ror.w	r3, r2, r3
 8003f0a:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* if MSB=1, mask will be 0xFF, 0x0 otherwise */
        mask = __QSUB8(0x00000000, buf);
 8003f0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f0e:	2200      	movs	r2, #0
 8003f10:	633a      	str	r2, [r7, #48]	; 0x30
 8003f12:	62fb      	str	r3, [r7, #44]	; 0x2c

__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8003f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f18:	fac3 f312 	qsub8	r3, r3, r2
 8003f1c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f20:	63bb      	str	r3, [r7, #56]	; 0x38

        arm_nn_write_q7x4_ia(&output, in & (~mask));
 8003f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f24:	43da      	mvns	r2, r3
 8003f26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f28:	4013      	ands	r3, r2
 8003f2a:	f107 0214 	add.w	r2, r7, #20
 8003f2e:	637a      	str	r2, [r7, #52]	; 0x34
 8003f30:	60fb      	str	r3, [r7, #12]
  @param[in]     value    Four bytes to copy
  @return        none
 */
__STATIC_FORCEINLINE void arm_nn_write_q7x4_ia(q7_t **in, q31_t value)
{
    memcpy(*in, &value, 4);
 8003f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	601a      	str	r2, [r3, #0]
    *in += 4;
 8003f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	1d1a      	adds	r2, r3, #4
 8003f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f42:	601a      	str	r2, [r3, #0]
}
 8003f44:	bf00      	nop

        i--;
 8003f46:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    while (i)
 8003f50:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1b7      	bne.n	8003ec8 <arm_relu_q7+0x1e>
    }

    i = size & 0x3;
 8003f58:	887b      	ldrh	r3, [r7, #2]
 8003f5a:	f003 0303 	and.w	r3, r3, #3
 8003f5e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    while (i)
 8003f62:	e00f      	b.n	8003f84 <arm_relu_q7+0xda>
    {
        if (*input < 0)
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	f993 3000 	ldrsb.w	r3, [r3]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	da02      	bge.n	8003f74 <arm_relu_q7+0xca>
        {
            *input = 0;
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	2200      	movs	r2, #0
 8003f72:	701a      	strb	r2, [r3, #0]
        }
        input++;
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	3301      	adds	r3, #1
 8003f78:	61bb      	str	r3, [r7, #24]
        i--;
 8003f7a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    while (i)
 8003f84:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1eb      	bne.n	8003f64 <arm_relu_q7+0xba>
        if (data[i] < 0)
            data[i] = 0;
    }

#endif
}
 8003f8c:	bf00      	nop
 8003f8e:	bf00      	nop
 8003f90:	374c      	adds	r7, #76	; 0x4c
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr

08003f9a <arm_fully_connected_q7>:
                                  const uint16_t bias_shift,
                                  const uint16_t out_shift,
                                  const q7_t *bias,
                                  q7_t *pOut,
                                  q15_t *vec_buffer)
{
 8003f9a:	b590      	push	{r4, r7, lr}
 8003f9c:	b0e5      	sub	sp, #404	; 0x194
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	f107 040c 	add.w	r4, r7, #12
 8003fa4:	6020      	str	r0, [r4, #0]
 8003fa6:	f107 0008 	add.w	r0, r7, #8
 8003faa:	6001      	str	r1, [r0, #0]
 8003fac:	4619      	mov	r1, r3
 8003fae:	1dbb      	adds	r3, r7, #6
 8003fb0:	801a      	strh	r2, [r3, #0]
 8003fb2:	1d3b      	adds	r3, r7, #4
 8003fb4:	460a      	mov	r2, r1
 8003fb6:	801a      	strh	r2, [r3, #0]

#if defined(ARM_MATH_DSP) && !defined(ARM_MATH_MVEI)
    /* Run the following code for Cortex-M4 and Cortex-M7 */

    const q7_t *pB = pM;
 8003fb8:	f107 0308 	add.w	r3, r7, #8
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
    const q7_t *pB2;
    q7_t *pO = pOut;
 8003fc2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003fc6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
    const q7_t *pBias = bias;
 8003fca:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003fce:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
    const q15_t *pA;
    uint16_t rowCnt = num_of_rows >> 1;
 8003fd2:	1d3b      	adds	r3, r7, #4
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	085b      	lsrs	r3, r3, #1
 8003fd8:	f8a7 317e 	strh.w	r3, [r7, #382]	; 0x17e

    /* expand the vector into the buffer */
    arm_q7_to_q15_reordered_no_shift(pV, vec_buffer, dim_vec);
 8003fdc:	1dbb      	adds	r3, r7, #6
 8003fde:	881a      	ldrh	r2, [r3, #0]
 8003fe0:	f107 030c 	add.w	r3, r7, #12
 8003fe4:	f8d7 11b0 	ldr.w	r1, [r7, #432]	; 0x1b0
 8003fe8:	6818      	ldr	r0, [r3, #0]
 8003fea:	f000 fba6 	bl	800473a <arm_q7_to_q15_reordered_no_shift>

    while (rowCnt)
 8003fee:	e224      	b.n	800443a <arm_fully_connected_q7+0x4a0>
    {
        q31_t sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
 8003ff0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003ff4:	1c5a      	adds	r2, r3, #1
 8003ff6:	f8c7 2180 	str.w	r2, [r7, #384]	; 0x180
 8003ffa:	f993 3000 	ldrsb.w	r3, [r3]
 8003ffe:	461a      	mov	r2, r3
 8004000:	f8b7 31a0 	ldrh.w	r3, [r7, #416]	; 0x1a0
 8004004:	409a      	lsls	r2, r3
 8004006:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	; 0x1a4
 800400a:	2101      	movs	r1, #1
 800400c:	fa01 f303 	lsl.w	r3, r1, r3
 8004010:	105b      	asrs	r3, r3, #1
 8004012:	4413      	add	r3, r2
 8004014:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
        q31_t sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
 8004018:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800401c:	1c5a      	adds	r2, r3, #1
 800401e:	f8c7 2180 	str.w	r2, [r7, #384]	; 0x180
 8004022:	f993 3000 	ldrsb.w	r3, [r3]
 8004026:	461a      	mov	r2, r3
 8004028:	f8b7 31a0 	ldrh.w	r3, [r7, #416]	; 0x1a0
 800402c:	409a      	lsls	r2, r3
 800402e:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	; 0x1a4
 8004032:	2101      	movs	r1, #1
 8004034:	fa01 f303 	lsl.w	r3, r1, r3
 8004038:	105b      	asrs	r3, r3, #1
 800403a:	4413      	add	r3, r2
 800403c:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
        uint16_t colCnt = dim_vec >> 2;
 8004040:	1dbb      	adds	r3, r7, #6
 8004042:	881b      	ldrh	r3, [r3, #0]
 8004044:	089b      	lsrs	r3, r3, #2
 8004046:	f8a7 3172 	strh.w	r3, [r7, #370]	; 0x172

        pA = vec_buffer;
 800404a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800404e:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 8004052:	601a      	str	r2, [r3, #0]
        pB2 = pB + dim_vec;
 8004054:	1dbb      	adds	r3, r7, #6
 8004056:	881b      	ldrh	r3, [r3, #0]
 8004058:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 800405c:	4413      	add	r3, r2
 800405e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188

        while (colCnt)
 8004062:	e168      	b.n	8004336 <arm_fully_connected_q7+0x39c>
 8004064:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004068:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 800406c:	601a      	str	r2, [r3, #0]
 800406e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004072:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004076:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800407a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800407e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004082:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    memcpy(&val, *in_q7, 4);
 8004086:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	461a      	mov	r2, r3
 8004090:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004094:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8004096:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	1d1a      	adds	r2, r3, #4
 800409e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80040a2:	601a      	str	r2, [r3, #0]
    return (val);
 80040a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80040a8:	681b      	ldr	r3, [r3, #0]
 * @brief read and expand one q7 word into two q15 words with reordering
 */

__STATIC_FORCEINLINE const q7_t *read_and_pad_reordered(const q7_t *source, q31_t *out1, q31_t *out2)
{
    q31_t inA = arm_nn_read_q7x4_ia(&source);
 80040aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
#ifndef ARM_MATH_BIG_ENDIAN
    *out2 = __SXTB16(__ROR((uint32_t)inA, 8));
 80040ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80040b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80040b6:	2308      	movs	r3, #8
 80040b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  op2 %= 32U;
 80040bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80040c0:	f003 031f 	and.w	r3, r3, #31
 80040c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (op2 == 0U)
 80040c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d102      	bne.n	80040d6 <arm_fully_connected_q7+0x13c>
    return op1;
 80040d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80040d4:	e005      	b.n	80040e2 <arm_fully_connected_q7+0x148>
  return (op1 >> op2) | (op1 << (32U - op2));
 80040d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80040da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80040de:	fa62 f303 	ror.w	r3, r2, r3
 80040e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80040e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80040ea:	fa2f f383 	sxtb16	r3, r3
 80040ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return(result);
 80040f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80040f6:	461a      	mov	r2, r3
 80040f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040fc:	601a      	str	r2, [r3, #0]
    *out1 = __SXTB16(inA);
 80040fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004102:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8004106:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800410a:	fa2f f383 	sxtb16	r3, r3
 800410e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  return(result);
 8004112:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004116:	461a      	mov	r2, r3
 8004118:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800411c:	601a      	str	r2, [r3, #0]
#else
    *out1 = __SXTB16(__ROR((uint32_t)inA, 8));
    *out2 = __SXTB16(inA);
#endif

    return source;
 800411e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004122:	681b      	ldr	r3, [r3, #0]
        {
            q31_t inV, inM11, inM12, inM21, inM22;
            pB = read_and_pad_reordered(pB, &inM11, &inM12);
 8004124:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8004128:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800412c:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004136:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800413a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800413e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8004142:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004146:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    memcpy(&val, *in_q7, 4);
 800414a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	461a      	mov	r2, r3
 8004154:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004158:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 800415a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	1d1a      	adds	r2, r3, #4
 8004162:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004166:	601a      	str	r2, [r3, #0]
    return (val);
 8004168:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800416c:	681b      	ldr	r3, [r3, #0]
    q31_t inA = arm_nn_read_q7x4_ia(&source);
 800416e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    *out2 = __SXTB16(__ROR((uint32_t)inA, 8));
 8004172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004176:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800417a:	2308      	movs	r3, #8
 800417c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  op2 %= 32U;
 8004180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004184:	f003 031f 	and.w	r3, r3, #31
 8004188:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (op2 == 0U)
 800418c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004190:	2b00      	cmp	r3, #0
 8004192:	d102      	bne.n	800419a <arm_fully_connected_q7+0x200>
    return op1;
 8004194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004198:	e005      	b.n	80041a6 <arm_fully_connected_q7+0x20c>
  return (op1 >> op2) | (op1 << (32U - op2));
 800419a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800419e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041a2:	fa62 f303 	ror.w	r3, r2, r3
 80041a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80041aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80041ae:	fa2f f383 	sxtb16	r3, r3
 80041b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  return(result);
 80041b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80041ba:	461a      	mov	r2, r3
 80041bc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80041c0:	601a      	str	r2, [r3, #0]
    *out1 = __SXTB16(inA);
 80041c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041c6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80041ca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80041ce:	fa2f f383 	sxtb16	r3, r3
 80041d2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  return(result);
 80041d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80041da:	461a      	mov	r2, r3
 80041dc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80041e0:	601a      	str	r2, [r3, #0]
    return source;
 80041e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80041e6:	681b      	ldr	r3, [r3, #0]
            pB2 = read_and_pad_reordered(pB2, &inM21, &inM22);
 80041e8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80041ec:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80041f0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    memcpy(&val, *in_q15, 4);
 80041f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	461a      	mov	r2, r3
 80041fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004202:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8004204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	1d1a      	adds	r2, r3, #4
 800420c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004210:	601a      	str	r2, [r3, #0]
    return (val);
 8004212:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004216:	681b      	ldr	r3, [r3, #0]

            inV = arm_nn_read_q15x2_ia(&pA);
 8004218:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c

            sum = __SMLAD(inV, inM11, sum);
 800421c:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8004220:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4619      	mov	r1, r3
 8004228:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 800422c:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8004230:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 8004234:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc

__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8004238:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800423c:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8004240:	f8d7 10fc 	ldr.w	r1, [r7, #252]	; 0xfc
 8004244:	fb23 1302 	smlad	r3, r3, r2, r1
 8004248:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  return(result);
 800424c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004250:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
            sum2 = __SMLAD(inV, inM21, sum2);
 8004254:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8004258:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4619      	mov	r1, r3
 8004260:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8004264:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
 8004268:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 800426c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8004270:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004274:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8004278:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800427c:	fb23 1302 	smlad	r3, r3, r2, r1
 8004280:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  return(result);
 8004284:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004288:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 800428c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004290:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    memcpy(&val, *in_q15, 4);
 8004294:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	461a      	mov	r2, r3
 800429e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042a2:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 80042a4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	1d1a      	adds	r2, r3, #4
 80042ac:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80042b0:	601a      	str	r2, [r3, #0]
    return (val);
 80042b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042b6:	681b      	ldr	r3, [r3, #0]

            inV = arm_nn_read_q15x2_ia(&pA);
 80042b8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c

            sum = __SMLAD(inV, inM12, sum);
 80042bc:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 80042c0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4619      	mov	r1, r3
 80042c8:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 80042cc:	f8c7 2128 	str.w	r2, [r7, #296]	; 0x128
 80042d0:	f8c7 1124 	str.w	r1, [r7, #292]	; 0x124
 80042d4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80042d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80042dc:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80042e0:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 80042e4:	fb23 1302 	smlad	r3, r3, r2, r1
 80042e8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  return(result);
 80042ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80042f0:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
            sum2 = __SMLAD(inV, inM22, sum2);
 80042f4:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 80042f8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4619      	mov	r1, r3
 8004300:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8004304:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 8004308:	f8c7 1134 	str.w	r1, [r7, #308]	; 0x134
 800430c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8004310:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004314:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8004318:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 800431c:	fb23 1302 	smlad	r3, r3, r2, r1
 8004320:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return(result);
 8004324:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004328:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174

            colCnt--;
 800432c:	f8b7 3172 	ldrh.w	r3, [r7, #370]	; 0x172
 8004330:	3b01      	subs	r3, #1
 8004332:	f8a7 3172 	strh.w	r3, [r7, #370]	; 0x172
        while (colCnt)
 8004336:	f8b7 3172 	ldrh.w	r3, [r7, #370]	; 0x172
 800433a:	2b00      	cmp	r3, #0
 800433c:	f47f ae92 	bne.w	8004064 <arm_fully_connected_q7+0xca>
        }
        colCnt = dim_vec & 0x3;
 8004340:	1dbb      	adds	r3, r7, #6
 8004342:	881b      	ldrh	r3, [r3, #0]
 8004344:	f003 0303 	and.w	r3, r3, #3
 8004348:	f8a7 3172 	strh.w	r3, [r7, #370]	; 0x172
        while (colCnt)
 800434c:	e037      	b.n	80043be <arm_fully_connected_q7+0x424>
        {
            q7_t inV = *pA++;
 800434e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	1c99      	adds	r1, r3, #2
 8004356:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800435a:	6011      	str	r1, [r2, #0]
 800435c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004360:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
            q15_t inM = *pB++;
 8004364:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004368:	1c5a      	adds	r2, r3, #1
 800436a:	f8c7 218c 	str.w	r2, [r7, #396]	; 0x18c
 800436e:	f993 3000 	ldrsb.w	r3, [r3]
 8004372:	f8a7 3144 	strh.w	r3, [r7, #324]	; 0x144
            q15_t inM2 = *pB2++;
 8004376:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800437a:	1c5a      	adds	r2, r3, #1
 800437c:	f8c7 2188 	str.w	r2, [r7, #392]	; 0x188
 8004380:	f993 3000 	ldrsb.w	r3, [r3]
 8004384:	f8a7 3142 	strh.w	r3, [r7, #322]	; 0x142

            sum += inV * inM;
 8004388:	f997 3147 	ldrsb.w	r3, [r7, #327]	; 0x147
 800438c:	f9b7 2144 	ldrsh.w	r2, [r7, #324]	; 0x144
 8004390:	fb02 f303 	mul.w	r3, r2, r3
 8004394:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004398:	4413      	add	r3, r2
 800439a:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
            sum2 += inV * inM2;
 800439e:	f997 3147 	ldrsb.w	r3, [r7, #327]	; 0x147
 80043a2:	f9b7 2142 	ldrsh.w	r2, [r7, #322]	; 0x142
 80043a6:	fb02 f303 	mul.w	r3, r2, r3
 80043aa:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80043ae:	4413      	add	r3, r2
 80043b0:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
            colCnt--;
 80043b4:	f8b7 3172 	ldrh.w	r3, [r7, #370]	; 0x172
 80043b8:	3b01      	subs	r3, #1
 80043ba:	f8a7 3172 	strh.w	r3, [r7, #370]	; 0x172
        while (colCnt)
 80043be:	f8b7 3172 	ldrh.w	r3, [r7, #370]	; 0x172
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1c3      	bne.n	800434e <arm_fully_connected_q7+0x3b4>
        } /* while over colCnt */
        *pO++ = (q7_t)(__SSAT((sum >> out_shift), 8));
 80043c6:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	; 0x1a4
 80043ca:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80043ce:	fa42 f303 	asr.w	r3, r2, r3
 80043d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80043d6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80043da:	f303 0307 	ssat	r3, #8, r3
 80043de:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80043e2:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 80043e6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80043ea:	1c5a      	adds	r2, r3, #1
 80043ec:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 80043f0:	b24a      	sxtb	r2, r1
 80043f2:	701a      	strb	r2, [r3, #0]
        *pO++ = (q7_t)(__SSAT((sum2 >> out_shift), 8));
 80043f4:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	; 0x1a4
 80043f8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80043fc:	fa42 f303 	asr.w	r3, r2, r3
 8004400:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004404:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004408:	f303 0307 	ssat	r3, #8, r3
 800440c:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8004410:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 8004414:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004418:	1c5a      	adds	r2, r3, #1
 800441a:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 800441e:	b24a      	sxtb	r2, r1
 8004420:	701a      	strb	r2, [r3, #0]

        /* adjust the pointers and counters */
        pB += dim_vec;
 8004422:	1dbb      	adds	r3, r7, #6
 8004424:	881b      	ldrh	r3, [r3, #0]
 8004426:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 800442a:	4413      	add	r3, r2
 800442c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
        rowCnt--;
 8004430:	f8b7 317e 	ldrh.w	r3, [r7, #382]	; 0x17e
 8004434:	3b01      	subs	r3, #1
 8004436:	f8a7 317e 	strh.w	r3, [r7, #382]	; 0x17e
    while (rowCnt)
 800443a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	; 0x17e
 800443e:	2b00      	cmp	r3, #0
 8004440:	f47f add6 	bne.w	8003ff0 <arm_fully_connected_q7+0x56>
    }

    /* left-over part of the rows */
    rowCnt = num_of_rows & 0x1;
 8004444:	1d3b      	adds	r3, r7, #4
 8004446:	881b      	ldrh	r3, [r3, #0]
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	f8a7 317e 	strh.w	r3, [r7, #382]	; 0x17e

    while (rowCnt)
 8004450:	e168      	b.n	8004724 <arm_fully_connected_q7+0x78a>
    {
        uint16_t colCnt = dim_vec >> 2;
 8004452:	1dbb      	adds	r3, r7, #6
 8004454:	881b      	ldrh	r3, [r3, #0]
 8004456:	089b      	lsrs	r3, r3, #2
 8004458:	f8a7 3170 	strh.w	r3, [r7, #368]	; 0x170
        q31_t sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
 800445c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004460:	1c5a      	adds	r2, r3, #1
 8004462:	f8c7 2180 	str.w	r2, [r7, #384]	; 0x180
 8004466:	f993 3000 	ldrsb.w	r3, [r3]
 800446a:	461a      	mov	r2, r3
 800446c:	f8b7 31a0 	ldrh.w	r3, [r7, #416]	; 0x1a0
 8004470:	409a      	lsls	r2, r3
 8004472:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	; 0x1a4
 8004476:	2101      	movs	r1, #1
 8004478:	fa01 f303 	lsl.w	r3, r1, r3
 800447c:	105b      	asrs	r3, r3, #1
 800447e:	4413      	add	r3, r2
 8004480:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c

        pA = vec_buffer;
 8004484:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004488:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 800448c:	601a      	str	r2, [r3, #0]

        while (colCnt)
 800448e:	e0f9      	b.n	8004684 <arm_fully_connected_q7+0x6ea>
 8004490:	f107 031c 	add.w	r3, r7, #28
 8004494:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800449e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80044a2:	601a      	str	r2, [r3, #0]
 80044a4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80044a8:	f107 0220 	add.w	r2, r7, #32
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80044b2:	f107 021c 	add.w	r2, r7, #28
 80044b6:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q7, 4);
 80044b8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	461a      	mov	r2, r3
 80044c4:	f107 0318 	add.w	r3, r7, #24
 80044c8:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 80044ca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	1d1a      	adds	r2, r3, #4
 80044d4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	601a      	str	r2, [r3, #0]
    return (val);
 80044dc:	f107 0318 	add.w	r3, r7, #24
 80044e0:	681a      	ldr	r2, [r3, #0]
    q31_t inA = arm_nn_read_q7x4_ia(&source);
 80044e2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80044e6:	601a      	str	r2, [r3, #0]
    *out2 = __SXTB16(__ROR((uint32_t)inA, 8));
 80044e8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80044f2:	601a      	str	r2, [r3, #0]
 80044f4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80044f8:	2208      	movs	r2, #8
 80044fa:	601a      	str	r2, [r3, #0]
  op2 %= 32U;
 80044fc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004500:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8004504:	6812      	ldr	r2, [r2, #0]
 8004506:	f002 021f 	and.w	r2, r2, #31
 800450a:	601a      	str	r2, [r3, #0]
  if (op2 == 0U)
 800450c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d103      	bne.n	800451e <arm_fully_connected_q7+0x584>
    return op1;
 8004516:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	e007      	b.n	800452e <arm_fully_connected_q7+0x594>
  return (op1 >> op2) | (op1 << (32U - op2));
 800451e:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8004522:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004526:	6812      	ldr	r2, [r2, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	fa62 f303 	ror.w	r3, r2, r3
 800452e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004532:	6013      	str	r3, [r2, #0]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8004534:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	fa2f f283 	sxtb16	r2, r3
 800453e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004542:	601a      	str	r2, [r3, #0]
  return(result);
 8004544:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	461a      	mov	r2, r3
 800454c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	601a      	str	r2, [r3, #0]
    *out1 = __SXTB16(inA);
 8004554:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800455e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8004560:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	fa2f f283 	sxtb16	r2, r3
 800456a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800456e:	601a      	str	r2, [r3, #0]
  return(result);
 8004570:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	461a      	mov	r2, r3
 8004578:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	601a      	str	r2, [r3, #0]
    return source;
 8004580:	f107 031c 	add.w	r3, r7, #28
 8004584:	681b      	ldr	r3, [r3, #0]
        {
            q31_t inV1, inV2, inM11, inM12;

            pB = read_and_pad_reordered(pB, &inM11, &inM12);
 8004586:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800458a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800458e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004592:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q15, 4);
 8004594:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	461a      	mov	r2, r3
 80045a0:	f107 0314 	add.w	r3, r7, #20
 80045a4:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 80045a6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	1d1a      	adds	r2, r3, #4
 80045b0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	601a      	str	r2, [r3, #0]
    return (val);
 80045b8:	f107 0314 	add.w	r3, r7, #20
 80045bc:	681b      	ldr	r3, [r3, #0]

            inV1 = arm_nn_read_q15x2_ia(&pA);
 80045be:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
            sum = __SMLAD(inV1, inM11, sum);
 80045c2:	f8d7 115c 	ldr.w	r1, [r7, #348]	; 0x15c
 80045c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4618      	mov	r0, r3
 80045ce:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 80045d2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80045d6:	6019      	str	r1, [r3, #0]
 80045d8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80045dc:	6018      	str	r0, [r3, #0]
 80045de:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80045e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80045e4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80045ee:	6812      	ldr	r2, [r2, #0]
 80045f0:	f107 0184 	add.w	r1, r7, #132	; 0x84
 80045f4:	6809      	ldr	r1, [r1, #0]
 80045f6:	fb23 1202 	smlad	r2, r3, r2, r1
 80045fa:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80045fe:	601a      	str	r2, [r3, #0]
  return(result);
 8004600:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 800460a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800460e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004612:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q15, 4);
 8004614:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	f107 0310 	add.w	r3, r7, #16
 8004624:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8004626:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	1d1a      	adds	r2, r3, #4
 8004630:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	601a      	str	r2, [r3, #0]
    return (val);
 8004638:	f107 0310 	add.w	r3, r7, #16
 800463c:	681b      	ldr	r3, [r3, #0]

            inV2 = arm_nn_read_q15x2_ia(&pA);
 800463e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
            sum = __SMLAD(inV2, inM12, sum);
 8004642:	f8d7 2158 	ldr.w	r2, [r7, #344]	; 0x158
 8004646:	f107 0320 	add.w	r3, r7, #32
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4619      	mov	r1, r3
 800464e:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004652:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8004656:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 800465a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800465e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004662:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8004666:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800466a:	fb23 1302 	smlad	r3, r3, r2, r1
 800466e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return(result);
 8004672:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004676:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c

            colCnt--;
 800467a:	f8b7 3170 	ldrh.w	r3, [r7, #368]	; 0x170
 800467e:	3b01      	subs	r3, #1
 8004680:	f8a7 3170 	strh.w	r3, [r7, #368]	; 0x170
        while (colCnt)
 8004684:	f8b7 3170 	ldrh.w	r3, [r7, #368]	; 0x170
 8004688:	2b00      	cmp	r3, #0
 800468a:	f47f af01 	bne.w	8004490 <arm_fully_connected_q7+0x4f6>
        }

        /* left-over of the vector */
        colCnt = dim_vec & 0x3;
 800468e:	1dbb      	adds	r3, r7, #6
 8004690:	881b      	ldrh	r3, [r3, #0]
 8004692:	f003 0303 	and.w	r3, r3, #3
 8004696:	f8a7 3170 	strh.w	r3, [r7, #368]	; 0x170
        while (colCnt)
 800469a:	e023      	b.n	80046e4 <arm_fully_connected_q7+0x74a>
        {
            q7_t inV = *pA++;
 800469c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	1c99      	adds	r1, r3, #2
 80046a4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80046a8:	6011      	str	r1, [r2, #0]
 80046aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046ae:	f887 3163 	strb.w	r3, [r7, #355]	; 0x163
            q15_t inM = *pB++;
 80046b2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80046b6:	1c5a      	adds	r2, r3, #1
 80046b8:	f8c7 218c 	str.w	r2, [r7, #396]	; 0x18c
 80046bc:	f993 3000 	ldrsb.w	r3, [r3]
 80046c0:	f8a7 3160 	strh.w	r3, [r7, #352]	; 0x160
            sum += inV * inM;
 80046c4:	f997 3163 	ldrsb.w	r3, [r7, #355]	; 0x163
 80046c8:	f9b7 2160 	ldrsh.w	r2, [r7, #352]	; 0x160
 80046cc:	fb02 f303 	mul.w	r3, r2, r3
 80046d0:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 80046d4:	4413      	add	r3, r2
 80046d6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
            colCnt--;
 80046da:	f8b7 3170 	ldrh.w	r3, [r7, #368]	; 0x170
 80046de:	3b01      	subs	r3, #1
 80046e0:	f8a7 3170 	strh.w	r3, [r7, #368]	; 0x170
        while (colCnt)
 80046e4:	f8b7 3170 	ldrh.w	r3, [r7, #368]	; 0x170
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1d7      	bne.n	800469c <arm_fully_connected_q7+0x702>
        }

        *pO++ = (q7_t)(__SSAT((sum >> out_shift), 8));
 80046ec:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	; 0x1a4
 80046f0:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 80046f4:	fa42 f303 	asr.w	r3, r2, r3
 80046f8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 80046fc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004700:	f303 0307 	ssat	r3, #8, r3
 8004704:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8004708:	f8d7 1164 	ldr.w	r1, [r7, #356]	; 0x164
 800470c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004710:	1c5a      	adds	r2, r3, #1
 8004712:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8004716:	b24a      	sxtb	r2, r1
 8004718:	701a      	strb	r2, [r3, #0]

        rowCnt--;
 800471a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	; 0x17e
 800471e:	3b01      	subs	r3, #1
 8004720:	f8a7 317e 	strh.w	r3, [r7, #382]	; 0x17e
    while (rowCnt)
 8004724:	f8b7 317e 	ldrh.w	r3, [r7, #382]	; 0x17e
 8004728:	2b00      	cmp	r3, #0
 800472a:	f47f ae92 	bne.w	8004452 <arm_fully_connected_q7+0x4b8>
    }

#endif /* ARM_MATH_DSP */

    /* Return to ARM_MATH_SUCCESS */
    return (ARM_MATH_SUCCESS);
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8004736:	46bd      	mov	sp, r7
 8004738:	bd90      	pop	{r4, r7, pc}

0800473a <arm_q7_to_q15_reordered_no_shift>:
 * The tail (i.e., last (N % 4) elements) will still be in original order.
 *
 */

void arm_q7_to_q15_reordered_no_shift(const q7_t *pSrc, q15_t *pDst, uint32_t blockSize)
{
 800473a:	b480      	push	{r7}
 800473c:	b097      	sub	sp, #92	; 0x5c
 800473e:	af00      	add	r7, sp, #0
 8004740:	60f8      	str	r0, [r7, #12]
 8004742:	60b9      	str	r1, [r7, #8]
 8004744:	607a      	str	r2, [r7, #4]
    const q7_t *pIn = pSrc; /* Src pointer */
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	623b      	str	r3, [r7, #32]
    q31_t in1, in2;

    /* Run the below code for Cortex-M4 and Cortex-M3 */

    /*loop Unrolling */
    blkCnt = blockSize >> 2u;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	089b      	lsrs	r3, r3, #2
 800474e:	657b      	str	r3, [r7, #84]	; 0x54

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
     ** a second loop below computes the remaining 1 to 3 samples. */
    while (blkCnt > 0u)
 8004750:	e04e      	b.n	80047f0 <arm_q7_to_q15_reordered_no_shift+0xb6>
 8004752:	f107 0320 	add.w	r3, r7, #32
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
    memcpy(&val, *in_q7, 4);
 8004758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	61fb      	str	r3, [r7, #28]
    *in_q7 += 4;
 8004760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	1d1a      	adds	r2, r3, #4
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	601a      	str	r2, [r3, #0]
    return (val);
 800476a:	69fb      	ldr	r3, [r7, #28]
    {
        /* C = (q15_t) A << 8 */
        /* convert from q7 to q15 and then store the results in the destination buffer */
        in = arm_nn_read_q7x4_ia(&pIn);
 800476c:	653b      	str	r3, [r7, #80]	; 0x50

        /* rotatate in by 8 and extend two q7_t values to q15_t values */
        in1 = __SXTB16(__ROR((uint32_t)in, 8));
 800476e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004770:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004772:	2308      	movs	r3, #8
 8004774:	62bb      	str	r3, [r7, #40]	; 0x28
  op2 %= 32U;
 8004776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004778:	f003 031f 	and.w	r3, r3, #31
 800477c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (op2 == 0U)
 800477e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004780:	2b00      	cmp	r3, #0
 8004782:	d101      	bne.n	8004788 <arm_q7_to_q15_reordered_no_shift+0x4e>
    return op1;
 8004784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004786:	e003      	b.n	8004790 <arm_q7_to_q15_reordered_no_shift+0x56>
  return (op1 >> op2) | (op1 << (32U - op2));
 8004788:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800478a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478c:	fa62 f303 	ror.w	r3, r2, r3
 8004790:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8004792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004794:	fa2f f383 	sxtb16	r3, r3
 8004798:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800479a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800479c:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* extend remainig two q7_t values to q15_t values */
        in2 = __SXTB16(in);
 800479e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80047a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047a4:	fa2f f383 	sxtb16	r3, r3
 80047a8:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 80047aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80047ae:	f107 0308 	add.w	r3, r7, #8
 80047b2:	643b      	str	r3, [r7, #64]	; 0x40
 80047b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047b6:	61bb      	str	r3, [r7, #24]
    memcpy(*in, &value, 4);
 80047b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	69ba      	ldr	r2, [r7, #24]
 80047be:	601a      	str	r2, [r3, #0]
    *in += 4;
 80047c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	1d1a      	adds	r2, r3, #4
 80047c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047c8:	601a      	str	r2, [r3, #0]
}
 80047ca:	bf00      	nop
 80047cc:	f107 0308 	add.w	r3, r7, #8
 80047d0:	647b      	str	r3, [r7, #68]	; 0x44
 80047d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047d4:	617b      	str	r3, [r7, #20]
    memcpy(*in, &value, 4);
 80047d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	601a      	str	r2, [r3, #0]
    *in += 4;
 80047de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	1d1a      	adds	r2, r3, #4
 80047e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047e6:	601a      	str	r2, [r3, #0]
}
 80047e8:	bf00      	nop
        arm_nn_write_q7x4_ia((q7_t **)&pDst, in1);
        arm_nn_write_q7x4_ia((q7_t **)&pDst, in2);
#endif

        /* Decrement the loop counter */
        blkCnt--;
 80047ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047ec:	3b01      	subs	r3, #1
 80047ee:	657b      	str	r3, [r7, #84]	; 0x54
    while (blkCnt > 0u)
 80047f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1ad      	bne.n	8004752 <arm_q7_to_q15_reordered_no_shift+0x18>
    }

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
     ** No loop unrolling is used. */
    blkCnt = blockSize % 0x4u;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f003 0303 	and.w	r3, r3, #3
 80047fc:	657b      	str	r3, [r7, #84]	; 0x54
    /* Loop over blockSize number of values */
    blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

    while (blkCnt > 0u)
 80047fe:	e00c      	b.n	800481a <arm_q7_to_q15_reordered_no_shift+0xe0>
    {
        /* C = (q15_t) A << 8 */
        /* convert from q7 to q15 and then store the results in the destination buffer */
        *pDst++ = (q15_t)*pIn++;
 8004800:	6a3b      	ldr	r3, [r7, #32]
 8004802:	1c5a      	adds	r2, r3, #1
 8004804:	623a      	str	r2, [r7, #32]
 8004806:	f993 1000 	ldrsb.w	r1, [r3]
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	1c9a      	adds	r2, r3, #2
 800480e:	60ba      	str	r2, [r7, #8]
 8004810:	b20a      	sxth	r2, r1
 8004812:	801a      	strh	r2, [r3, #0]

        /* Decrement the loop counter */
        blkCnt--;
 8004814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004816:	3b01      	subs	r3, #1
 8004818:	657b      	str	r3, [r7, #84]	; 0x54
    while (blkCnt > 0u)
 800481a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800481c:	2b00      	cmp	r3, #0
 800481e:	d1ef      	bne.n	8004800 <arm_q7_to_q15_reordered_no_shift+0xc6>
    }
}
 8004820:	bf00      	nop
 8004822:	bf00      	nop
 8004824:	375c      	adds	r7, #92	; 0x5c
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr

0800482e <arm_softmax_q7>:
 *  with a log(2) scaling factor.
 *
 */

void arm_softmax_q7(const q7_t *vec_in, const uint16_t dim_vec, q7_t *p_out)
{
 800482e:	b480      	push	{r7}
 8004830:	b08f      	sub	sp, #60	; 0x3c
 8004832:	af00      	add	r7, sp, #0
 8004834:	60f8      	str	r0, [r7, #12]
 8004836:	460b      	mov	r3, r1
 8004838:	607a      	str	r2, [r7, #4]
 800483a:	817b      	strh	r3, [r7, #10]
    q31_t sum;
    int16_t i;
    uint8_t shift;
    q15_t base;
    base = -128;
 800483c:	f64f 7380 	movw	r3, #65408	; 0xff80
 8004840:	863b      	strh	r3, [r7, #48]	; 0x30

    /* We first search for the maximum */
    for (i = 0; i < dim_vec; i++)
 8004842:	2300      	movs	r3, #0
 8004844:	867b      	strh	r3, [r7, #50]	; 0x32
 8004846:	e017      	b.n	8004878 <arm_softmax_q7+0x4a>
    {
        if (vec_in[i] > base)
 8004848:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	4413      	add	r3, r2
 8004850:	f993 3000 	ldrsb.w	r3, [r3]
 8004854:	b21b      	sxth	r3, r3
 8004856:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 800485a:	429a      	cmp	r2, r3
 800485c:	da06      	bge.n	800486c <arm_softmax_q7+0x3e>
        {
            base = vec_in[i];
 800485e:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	4413      	add	r3, r2
 8004866:	f993 3000 	ldrsb.w	r3, [r3]
 800486a:	863b      	strh	r3, [r7, #48]	; 0x30
    for (i = 0; i < dim_vec; i++)
 800486c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8004870:	b29b      	uxth	r3, r3
 8004872:	3301      	adds	r3, #1
 8004874:	b29b      	uxth	r3, r3
 8004876:	867b      	strh	r3, [r7, #50]	; 0x32
 8004878:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 800487c:	897b      	ldrh	r3, [r7, #10]
 800487e:	429a      	cmp	r2, r3
 8004880:	dbe2      	blt.n	8004848 <arm_softmax_q7+0x1a>
    /*
     * So the base is set to max-8, meaning
     * that we ignore really small values.
     * anyway, they will be 0 after shrinking to q7_t.
     */
    base = base - (1 << 3);
 8004882:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004884:	3b08      	subs	r3, #8
 8004886:	b29b      	uxth	r3, r3
 8004888:	863b      	strh	r3, [r7, #48]	; 0x30

    sum = 0;
 800488a:	2300      	movs	r3, #0
 800488c:	637b      	str	r3, [r7, #52]	; 0x34

    for (i = 0; i < dim_vec; i++)
 800488e:	2300      	movs	r3, #0
 8004890:	867b      	strh	r3, [r7, #50]	; 0x32
 8004892:	e01f      	b.n	80048d4 <arm_softmax_q7+0xa6>
    {
        shift = (uint8_t)__USAT(vec_in[i] - base, 3);
 8004894:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4413      	add	r3, r2
 800489c:	f993 3000 	ldrsb.w	r3, [r3]
 80048a0:	461a      	mov	r2, r3
 80048a2:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	617b      	str	r3, [r7, #20]
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f383 0303 	usat	r3, #3, r3
 80048b0:	613b      	str	r3, [r7, #16]
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        sum += 0x1 << shift;
 80048b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048bc:	2201      	movs	r2, #1
 80048be:	fa02 f303 	lsl.w	r3, r2, r3
 80048c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048c4:	4413      	add	r3, r2
 80048c6:	637b      	str	r3, [r7, #52]	; 0x34
    for (i = 0; i < dim_vec; i++)
 80048c8:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	3301      	adds	r3, #1
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	867b      	strh	r3, [r7, #50]	; 0x32
 80048d4:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80048d8:	897b      	ldrh	r3, [r7, #10]
 80048da:	429a      	cmp	r2, r3
 80048dc:	dbda      	blt.n	8004894 <arm_softmax_q7+0x66>
    }

    /* This is effectively (0x1 << 20) / sum */
    int output_base = (1 << 20) / sum;
 80048de:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80048e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048e4:	fb92 f3f3 	sdiv	r3, r2, r3
 80048e8:	62fb      	str	r3, [r7, #44]	; 0x2c

    for (i = 0; i < dim_vec; i++)
 80048ea:	2300      	movs	r3, #0
 80048ec:	867b      	strh	r3, [r7, #50]	; 0x32
 80048ee:	e028      	b.n	8004942 <arm_softmax_q7+0x114>
    {

        /* Here minimum value of 13+base-vec_in[i] will be 5 */
        shift = (uint8_t)__USAT(13 + base - vec_in[i], 5);
 80048f0:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 80048f4:	330d      	adds	r3, #13
 80048f6:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80048fa:	68f9      	ldr	r1, [r7, #12]
 80048fc:	440a      	add	r2, r1
 80048fe:	f992 2000 	ldrsb.w	r2, [r2]
 8004902:	1a9b      	subs	r3, r3, r2
 8004904:	62bb      	str	r3, [r7, #40]	; 0x28
 8004906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004908:	f383 0305 	usat	r3, #5, r3
 800490c:	627b      	str	r3, [r7, #36]	; 0x24
 800490e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004910:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        p_out[i] = (q7_t)__SSAT((output_base >> shift), 8);
 8004914:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004918:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800491a:	fa42 f303 	asr.w	r3, r2, r3
 800491e:	61fb      	str	r3, [r7, #28]
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	f303 0307 	ssat	r3, #8, r3
 8004926:	61bb      	str	r3, [r7, #24]
 8004928:	69b9      	ldr	r1, [r7, #24]
 800492a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	4413      	add	r3, r2
 8004932:	b24a      	sxtb	r2, r1
 8004934:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < dim_vec; i++)
 8004936:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800493a:	b29b      	uxth	r3, r3
 800493c:	3301      	adds	r3, #1
 800493e:	b29b      	uxth	r3, r3
 8004940:	867b      	strh	r3, [r7, #50]	; 0x32
 8004942:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8004946:	897b      	ldrh	r3, [r7, #10]
 8004948:	429a      	cmp	r2, r3
 800494a:	dbd1      	blt.n	80048f0 <arm_softmax_q7+0xc2>
    }
}
 800494c:	bf00      	nop
 800494e:	bf00      	nop
 8004950:	373c      	adds	r7, #60	; 0x3c
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr

0800495a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b082      	sub	sp, #8
 800495e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004960:	2300      	movs	r3, #0
 8004962:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004964:	2003      	movs	r0, #3
 8004966:	f000 f902 	bl	8004b6e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800496a:	200f      	movs	r0, #15
 800496c:	f7ff f934 	bl	8003bd8 <HAL_InitTick>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d002      	beq.n	800497c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	71fb      	strb	r3, [r7, #7]
 800497a:	e001      	b.n	8004980 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800497c:	f7fe fe7a 	bl	8003674 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004980:	79fb      	ldrb	r3, [r7, #7]
}
 8004982:	4618      	mov	r0, r3
 8004984:	3708      	adds	r7, #8
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
	...

0800498c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004990:	4b06      	ldr	r3, [pc, #24]	; (80049ac <HAL_IncTick+0x20>)
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	461a      	mov	r2, r3
 8004996:	4b06      	ldr	r3, [pc, #24]	; (80049b0 <HAL_IncTick+0x24>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4413      	add	r3, r2
 800499c:	4a04      	ldr	r2, [pc, #16]	; (80049b0 <HAL_IncTick+0x24>)
 800499e:	6013      	str	r3, [r2, #0]
}
 80049a0:	bf00      	nop
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr
 80049aa:	bf00      	nop
 80049ac:	20000010 	.word	0x20000010
 80049b0:	20000444 	.word	0x20000444

080049b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
  return uwTick;
 80049b8:	4b03      	ldr	r3, [pc, #12]	; (80049c8 <HAL_GetTick+0x14>)
 80049ba:	681b      	ldr	r3, [r3, #0]
}
 80049bc:	4618      	mov	r0, r3
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	20000444 	.word	0x20000444

080049cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049d4:	f7ff ffee 	bl	80049b4 <HAL_GetTick>
 80049d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e4:	d005      	beq.n	80049f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80049e6:	4b0a      	ldr	r3, [pc, #40]	; (8004a10 <HAL_Delay+0x44>)
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	461a      	mov	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4413      	add	r3, r2
 80049f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80049f2:	bf00      	nop
 80049f4:	f7ff ffde 	bl	80049b4 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d8f7      	bhi.n	80049f4 <HAL_Delay+0x28>
  {
  }
}
 8004a04:	bf00      	nop
 8004a06:	bf00      	nop
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	20000010 	.word	0x20000010

08004a14 <__NVIC_SetPriorityGrouping>:
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f003 0307 	and.w	r3, r3, #7
 8004a22:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a24:	4b0c      	ldr	r3, [pc, #48]	; (8004a58 <__NVIC_SetPriorityGrouping+0x44>)
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a30:	4013      	ands	r3, r2
 8004a32:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a46:	4a04      	ldr	r2, [pc, #16]	; (8004a58 <__NVIC_SetPriorityGrouping+0x44>)
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	60d3      	str	r3, [r2, #12]
}
 8004a4c:	bf00      	nop
 8004a4e:	3714      	adds	r7, #20
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	e000ed00 	.word	0xe000ed00

08004a5c <__NVIC_GetPriorityGrouping>:
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a60:	4b04      	ldr	r3, [pc, #16]	; (8004a74 <__NVIC_GetPriorityGrouping+0x18>)
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	0a1b      	lsrs	r3, r3, #8
 8004a66:	f003 0307 	and.w	r3, r3, #7
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr
 8004a74:	e000ed00 	.word	0xe000ed00

08004a78 <__NVIC_EnableIRQ>:
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	4603      	mov	r3, r0
 8004a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	db0b      	blt.n	8004aa2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a8a:	79fb      	ldrb	r3, [r7, #7]
 8004a8c:	f003 021f 	and.w	r2, r3, #31
 8004a90:	4907      	ldr	r1, [pc, #28]	; (8004ab0 <__NVIC_EnableIRQ+0x38>)
 8004a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a96:	095b      	lsrs	r3, r3, #5
 8004a98:	2001      	movs	r0, #1
 8004a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	e000e100 	.word	0xe000e100

08004ab4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	6039      	str	r1, [r7, #0]
 8004abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	db0a      	blt.n	8004ade <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	490c      	ldr	r1, [pc, #48]	; (8004b00 <__NVIC_SetPriority+0x4c>)
 8004ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad2:	0112      	lsls	r2, r2, #4
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004adc:	e00a      	b.n	8004af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	4908      	ldr	r1, [pc, #32]	; (8004b04 <__NVIC_SetPriority+0x50>)
 8004ae4:	79fb      	ldrb	r3, [r7, #7]
 8004ae6:	f003 030f 	and.w	r3, r3, #15
 8004aea:	3b04      	subs	r3, #4
 8004aec:	0112      	lsls	r2, r2, #4
 8004aee:	b2d2      	uxtb	r2, r2
 8004af0:	440b      	add	r3, r1
 8004af2:	761a      	strb	r2, [r3, #24]
}
 8004af4:	bf00      	nop
 8004af6:	370c      	adds	r7, #12
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr
 8004b00:	e000e100 	.word	0xe000e100
 8004b04:	e000ed00 	.word	0xe000ed00

08004b08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b089      	sub	sp, #36	; 0x24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f003 0307 	and.w	r3, r3, #7
 8004b1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	f1c3 0307 	rsb	r3, r3, #7
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	bf28      	it	cs
 8004b26:	2304      	movcs	r3, #4
 8004b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	3304      	adds	r3, #4
 8004b2e:	2b06      	cmp	r3, #6
 8004b30:	d902      	bls.n	8004b38 <NVIC_EncodePriority+0x30>
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	3b03      	subs	r3, #3
 8004b36:	e000      	b.n	8004b3a <NVIC_EncodePriority+0x32>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	fa02 f303 	lsl.w	r3, r2, r3
 8004b46:	43da      	mvns	r2, r3
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	401a      	ands	r2, r3
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b50:	f04f 31ff 	mov.w	r1, #4294967295
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	fa01 f303 	lsl.w	r3, r1, r3
 8004b5a:	43d9      	mvns	r1, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b60:	4313      	orrs	r3, r2
         );
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3724      	adds	r7, #36	; 0x24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr

08004b6e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b6e:	b580      	push	{r7, lr}
 8004b70:	b082      	sub	sp, #8
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f7ff ff4c 	bl	8004a14 <__NVIC_SetPriorityGrouping>
}
 8004b7c:	bf00      	nop
 8004b7e:	3708      	adds	r7, #8
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
 8004b90:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004b92:	2300      	movs	r3, #0
 8004b94:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004b96:	f7ff ff61 	bl	8004a5c <__NVIC_GetPriorityGrouping>
 8004b9a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	68b9      	ldr	r1, [r7, #8]
 8004ba0:	6978      	ldr	r0, [r7, #20]
 8004ba2:	f7ff ffb1 	bl	8004b08 <NVIC_EncodePriority>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bac:	4611      	mov	r1, r2
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7ff ff80 	bl	8004ab4 <__NVIC_SetPriority>
}
 8004bb4:	bf00      	nop
 8004bb6:	3718      	adds	r7, #24
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7ff ff54 	bl	8004a78 <__NVIC_EnableIRQ>
}
 8004bd0:	bf00      	nop
 8004bd2:	3708      	adds	r7, #8
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d101      	bne.n	8004bea <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e054      	b.n	8004c94 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	7f5b      	ldrb	r3, [r3, #29]
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d105      	bne.n	8004c00 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7fe fd5e 	bl	80036bc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	791b      	ldrb	r3, [r3, #4]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10c      	bne.n	8004c28 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a22      	ldr	r2, [pc, #136]	; (8004c9c <HAL_CRC_Init+0xc4>)
 8004c14:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	689a      	ldr	r2, [r3, #8]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 0218 	bic.w	r2, r2, #24
 8004c24:	609a      	str	r2, [r3, #8]
 8004c26:	e00c      	b.n	8004c42 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6899      	ldr	r1, [r3, #8]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	461a      	mov	r2, r3
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 f834 	bl	8004ca0 <HAL_CRCEx_Polynomial_Set>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d001      	beq.n	8004c42 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e028      	b.n	8004c94 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	795b      	ldrb	r3, [r3, #5]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d105      	bne.n	8004c56 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c52:	611a      	str	r2, [r3, #16]
 8004c54:	e004      	b.n	8004c60 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	6912      	ldr	r2, [r2, #16]
 8004c5e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695a      	ldr	r2, [r3, #20]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	430a      	orrs	r2, r1
 8004c74:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	699a      	ldr	r2, [r3, #24]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004c92:	2300      	movs	r3, #0
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3708      	adds	r7, #8
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	04c11db7 	.word	0x04c11db7

08004ca0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b087      	sub	sp, #28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004cb0:	231f      	movs	r3, #31
 8004cb2:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004cb4:	bf00      	nop
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1e5a      	subs	r2, r3, #1
 8004cba:	613a      	str	r2, [r7, #16]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d009      	beq.n	8004cd4 <HAL_CRCEx_Polynomial_Set+0x34>
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	f003 031f 	and.w	r3, r3, #31
 8004cc6:	68ba      	ldr	r2, [r7, #8]
 8004cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d0f0      	beq.n	8004cb6 <HAL_CRCEx_Polynomial_Set+0x16>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2b18      	cmp	r3, #24
 8004cd8:	d846      	bhi.n	8004d68 <HAL_CRCEx_Polynomial_Set+0xc8>
 8004cda:	a201      	add	r2, pc, #4	; (adr r2, 8004ce0 <HAL_CRCEx_Polynomial_Set+0x40>)
 8004cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce0:	08004d6f 	.word	0x08004d6f
 8004ce4:	08004d69 	.word	0x08004d69
 8004ce8:	08004d69 	.word	0x08004d69
 8004cec:	08004d69 	.word	0x08004d69
 8004cf0:	08004d69 	.word	0x08004d69
 8004cf4:	08004d69 	.word	0x08004d69
 8004cf8:	08004d69 	.word	0x08004d69
 8004cfc:	08004d69 	.word	0x08004d69
 8004d00:	08004d5d 	.word	0x08004d5d
 8004d04:	08004d69 	.word	0x08004d69
 8004d08:	08004d69 	.word	0x08004d69
 8004d0c:	08004d69 	.word	0x08004d69
 8004d10:	08004d69 	.word	0x08004d69
 8004d14:	08004d69 	.word	0x08004d69
 8004d18:	08004d69 	.word	0x08004d69
 8004d1c:	08004d69 	.word	0x08004d69
 8004d20:	08004d51 	.word	0x08004d51
 8004d24:	08004d69 	.word	0x08004d69
 8004d28:	08004d69 	.word	0x08004d69
 8004d2c:	08004d69 	.word	0x08004d69
 8004d30:	08004d69 	.word	0x08004d69
 8004d34:	08004d69 	.word	0x08004d69
 8004d38:	08004d69 	.word	0x08004d69
 8004d3c:	08004d69 	.word	0x08004d69
 8004d40:	08004d45 	.word	0x08004d45
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	2b06      	cmp	r3, #6
 8004d48:	d913      	bls.n	8004d72 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004d4e:	e010      	b.n	8004d72 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	2b07      	cmp	r3, #7
 8004d54:	d90f      	bls.n	8004d76 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004d5a:	e00c      	b.n	8004d76 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	2b0f      	cmp	r3, #15
 8004d60:	d90b      	bls.n	8004d7a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004d66:	e008      	b.n	8004d7a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	75fb      	strb	r3, [r7, #23]
      break;
 8004d6c:	e006      	b.n	8004d7c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004d6e:	bf00      	nop
 8004d70:	e004      	b.n	8004d7c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004d72:	bf00      	nop
 8004d74:	e002      	b.n	8004d7c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004d76:	bf00      	nop
 8004d78:	e000      	b.n	8004d7c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004d7a:	bf00      	nop
  }
  if (status == HAL_OK)
 8004d7c:	7dfb      	ldrb	r3, [r7, #23]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10d      	bne.n	8004d9e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	f023 0118 	bic.w	r1, r3, #24
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e014      	b.n	8004de8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	791b      	ldrb	r3, [r3, #4]
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d105      	bne.n	8004dd4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7fe fc94 	bl	80036fc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3708      	adds	r7, #8
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
 8004dfc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	795b      	ldrb	r3, [r3, #5]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d101      	bne.n	8004e0e <HAL_DAC_Start_DMA+0x1e>
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	e0ab      	b.n	8004f66 <HAL_DAC_Start_DMA+0x176>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2201      	movs	r2, #1
 8004e12:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2202      	movs	r2, #2
 8004e18:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d12f      	bne.n	8004e80 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	4a52      	ldr	r2, [pc, #328]	; (8004f70 <HAL_DAC_Start_DMA+0x180>)
 8004e26:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	4a51      	ldr	r2, [pc, #324]	; (8004f74 <HAL_DAC_Start_DMA+0x184>)
 8004e2e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	4a50      	ldr	r2, [pc, #320]	; (8004f78 <HAL_DAC_Start_DMA+0x188>)
 8004e36:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e46:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	2b08      	cmp	r3, #8
 8004e4c:	d013      	beq.n	8004e76 <HAL_DAC_Start_DMA+0x86>
 8004e4e:	6a3b      	ldr	r3, [r7, #32]
 8004e50:	2b08      	cmp	r3, #8
 8004e52:	d845      	bhi.n	8004ee0 <HAL_DAC_Start_DMA+0xf0>
 8004e54:	6a3b      	ldr	r3, [r7, #32]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d003      	beq.n	8004e62 <HAL_DAC_Start_DMA+0x72>
 8004e5a:	6a3b      	ldr	r3, [r7, #32]
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	d005      	beq.n	8004e6c <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8004e60:	e03e      	b.n	8004ee0 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	3308      	adds	r3, #8
 8004e68:	613b      	str	r3, [r7, #16]
        break;
 8004e6a:	e03c      	b.n	8004ee6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	330c      	adds	r3, #12
 8004e72:	613b      	str	r3, [r7, #16]
        break;
 8004e74:	e037      	b.n	8004ee6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	3310      	adds	r3, #16
 8004e7c:	613b      	str	r3, [r7, #16]
        break;
 8004e7e:	e032      	b.n	8004ee6 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	4a3d      	ldr	r2, [pc, #244]	; (8004f7c <HAL_DAC_Start_DMA+0x18c>)
 8004e86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	4a3c      	ldr	r2, [pc, #240]	; (8004f80 <HAL_DAC_Start_DMA+0x190>)
 8004e8e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	4a3b      	ldr	r2, [pc, #236]	; (8004f84 <HAL_DAC_Start_DMA+0x194>)
 8004e96:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ea6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004ea8:	6a3b      	ldr	r3, [r7, #32]
 8004eaa:	2b08      	cmp	r3, #8
 8004eac:	d013      	beq.n	8004ed6 <HAL_DAC_Start_DMA+0xe6>
 8004eae:	6a3b      	ldr	r3, [r7, #32]
 8004eb0:	2b08      	cmp	r3, #8
 8004eb2:	d817      	bhi.n	8004ee4 <HAL_DAC_Start_DMA+0xf4>
 8004eb4:	6a3b      	ldr	r3, [r7, #32]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <HAL_DAC_Start_DMA+0xd2>
 8004eba:	6a3b      	ldr	r3, [r7, #32]
 8004ebc:	2b04      	cmp	r3, #4
 8004ebe:	d005      	beq.n	8004ecc <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8004ec0:	e010      	b.n	8004ee4 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	3314      	adds	r3, #20
 8004ec8:	613b      	str	r3, [r7, #16]
        break;
 8004eca:	e00c      	b.n	8004ee6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	3318      	adds	r3, #24
 8004ed2:	613b      	str	r3, [r7, #16]
        break;
 8004ed4:	e007      	b.n	8004ee6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	331c      	adds	r3, #28
 8004edc:	613b      	str	r3, [r7, #16]
        break;
 8004ede:	e002      	b.n	8004ee6 <HAL_DAC_Start_DMA+0xf6>
        break;
 8004ee0:	bf00      	nop
 8004ee2:	e000      	b.n	8004ee6 <HAL_DAC_Start_DMA+0xf6>
        break;
 8004ee4:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d111      	bne.n	8004f10 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004efa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6898      	ldr	r0, [r3, #8]
 8004f00:	6879      	ldr	r1, [r7, #4]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	f000 fe95 	bl	8005c34 <HAL_DMA_Start_IT>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	75fb      	strb	r3, [r7, #23]
 8004f0e:	e010      	b.n	8004f32 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004f1e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	68d8      	ldr	r0, [r3, #12]
 8004f24:	6879      	ldr	r1, [r7, #4]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	f000 fe83 	bl	8005c34 <HAL_DMA_Start_IT>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004f38:	7dfb      	ldrb	r3, [r7, #23]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d10c      	bne.n	8004f58 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6819      	ldr	r1, [r3, #0]
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f003 0310 	and.w	r3, r3, #16
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	409a      	lsls	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	430a      	orrs	r2, r1
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	e005      	b.n	8004f64 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	f043 0204 	orr.w	r2, r3, #4
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004f64:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3718      	adds	r7, #24
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	0800525b 	.word	0x0800525b
 8004f74:	0800527d 	.word	0x0800527d
 8004f78:	08005299 	.word	0x08005299
 8004f7c:	08005303 	.word	0x08005303
 8004f80:	08005325 	.word	0x08005325
 8004f84:	08005341 	.word	0x08005341

08004f88 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	6819      	ldr	r1, [r3, #0]
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	f003 0310 	and.w	r3, r3, #16
 8004f9e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa6:	43da      	mvns	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	400a      	ands	r2, r1
 8004fae:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6819      	ldr	r1, [r3, #0]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	f003 0310 	and.w	r3, r3, #16
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc2:	43da      	mvns	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	400a      	ands	r2, r1
 8004fca:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10d      	bne.n	8004fee <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 fe8c 	bl	8005cf4 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	e00c      	b.n	8005008 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 fe7e 	bl	8005cf4 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005006:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3708      	adds	r7, #8
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005012:	b480      	push	{r7}
 8005014:	b083      	sub	sp, #12
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800501a:	bf00      	nop
 800501c:	370c      	adds	r7, #12
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b088      	sub	sp, #32
 800502a:	af00      	add	r7, sp, #0
 800502c:	60f8      	str	r0, [r7, #12]
 800502e:	60b9      	str	r1, [r7, #8]
 8005030:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8005032:	2300      	movs	r3, #0
 8005034:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	795b      	ldrb	r3, [r3, #5]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d101      	bne.n	8005042 <HAL_DAC_ConfigChannel+0x1c>
 800503e:	2302      	movs	r3, #2
 8005040:	e107      	b.n	8005252 <HAL_DAC_ConfigChannel+0x22c>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2201      	movs	r2, #1
 8005046:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2202      	movs	r2, #2
 800504c:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2b04      	cmp	r3, #4
 8005054:	d174      	bne.n	8005140 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005056:	f7ff fcad 	bl	80049b4 <HAL_GetTick>
 800505a:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d134      	bne.n	80050cc <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005062:	e011      	b.n	8005088 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005064:	f7ff fca6 	bl	80049b4 <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	2b01      	cmp	r3, #1
 8005070:	d90a      	bls.n	8005088 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	f043 0208 	orr.w	r2, r3, #8
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2203      	movs	r2, #3
 8005082:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e0e4      	b.n	8005252 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800508e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1e6      	bne.n	8005064 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8005096:	2001      	movs	r0, #1
 8005098:	f7ff fc98 	bl	80049cc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68ba      	ldr	r2, [r7, #8]
 80050a2:	6992      	ldr	r2, [r2, #24]
 80050a4:	641a      	str	r2, [r3, #64]	; 0x40
 80050a6:	e01e      	b.n	80050e6 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80050a8:	f7ff fc84 	bl	80049b4 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d90a      	bls.n	80050cc <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	f043 0208 	orr.w	r2, r3, #8
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2203      	movs	r2, #3
 80050c6:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e0c2      	b.n	8005252 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	dbe8      	blt.n	80050a8 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80050d6:	2001      	movs	r0, #1
 80050d8:	f7ff fc78 	bl	80049cc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68ba      	ldr	r2, [r7, #8]
 80050e2:	6992      	ldr	r2, [r2, #24]
 80050e4:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f003 0310 	and.w	r3, r3, #16
 80050f2:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80050f6:	fa01 f303 	lsl.w	r3, r1, r3
 80050fa:	43db      	mvns	r3, r3
 80050fc:	ea02 0103 	and.w	r1, r2, r3
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	69da      	ldr	r2, [r3, #28]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f003 0310 	and.w	r3, r3, #16
 800510a:	409a      	lsls	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	430a      	orrs	r2, r1
 8005112:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f003 0310 	and.w	r3, r3, #16
 8005120:	21ff      	movs	r1, #255	; 0xff
 8005122:	fa01 f303 	lsl.w	r3, r1, r3
 8005126:	43db      	mvns	r3, r3
 8005128:	ea02 0103 	and.w	r1, r2, r3
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	6a1a      	ldr	r2, [r3, #32]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f003 0310 	and.w	r3, r3, #16
 8005136:	409a      	lsls	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	2b01      	cmp	r3, #1
 8005146:	d11d      	bne.n	8005184 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f003 0310 	and.w	r3, r3, #16
 8005156:	221f      	movs	r2, #31
 8005158:	fa02 f303 	lsl.w	r3, r2, r3
 800515c:	43db      	mvns	r3, r3
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	4013      	ands	r3, r2
 8005162:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	695b      	ldr	r3, [r3, #20]
 8005168:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f003 0310 	and.w	r3, r3, #16
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	fa02 f303 	lsl.w	r3, r2, r3
 8005176:	69ba      	ldr	r2, [r7, #24]
 8005178:	4313      	orrs	r3, r2
 800517a:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	69ba      	ldr	r2, [r7, #24]
 8005182:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800518a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f003 0310 	and.w	r3, r3, #16
 8005192:	2207      	movs	r2, #7
 8005194:	fa02 f303 	lsl.w	r3, r2, r3
 8005198:	43db      	mvns	r3, r3
 800519a:	69ba      	ldr	r2, [r7, #24]
 800519c:	4013      	ands	r3, r2
 800519e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	431a      	orrs	r2, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f003 0310 	and.w	r3, r3, #16
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	fa02 f303 	lsl.w	r3, r2, r3
 80051be:	69ba      	ldr	r2, [r7, #24]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6819      	ldr	r1, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f003 0310 	and.w	r3, r3, #16
 80051d8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80051dc:	fa02 f303 	lsl.w	r3, r2, r3
 80051e0:	43da      	mvns	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	400a      	ands	r2, r1
 80051e8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f003 0310 	and.w	r3, r3, #16
 80051f8:	f640 72fc 	movw	r2, #4092	; 0xffc
 80051fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005200:	43db      	mvns	r3, r3
 8005202:	69ba      	ldr	r2, [r7, #24]
 8005204:	4013      	ands	r3, r2
 8005206:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f003 0310 	and.w	r3, r3, #16
 8005214:	697a      	ldr	r2, [r7, #20]
 8005216:	fa02 f303 	lsl.w	r3, r2, r3
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	4313      	orrs	r3, r2
 800521e:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	69ba      	ldr	r2, [r7, #24]
 8005226:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6819      	ldr	r1, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f003 0310 	and.w	r3, r3, #16
 8005234:	22c0      	movs	r2, #192	; 0xc0
 8005236:	fa02 f303 	lsl.w	r3, r2, r3
 800523a:	43da      	mvns	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	400a      	ands	r2, r1
 8005242:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2201      	movs	r2, #1
 8005248:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2200      	movs	r2, #0
 800524e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3720      	adds	r7, #32
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800525a:	b580      	push	{r7, lr}
 800525c:	b084      	sub	sp, #16
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005266:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f7fd fcdd 	bl	8002c28 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2201      	movs	r2, #1
 8005272:	711a      	strb	r2, [r3, #4]
}
 8005274:	bf00      	nop
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005288:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f7fd fc92 	bl	8002bb4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005290:	bf00      	nop
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a4:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	f043 0204 	orr.w	r2, r3, #4
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	f7ff fead 	bl	8005012 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2201      	movs	r2, #1
 80052bc:	711a      	strb	r2, [r3, #4]
}
 80052be:	bf00      	nop
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr

080052ee <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr

08005302 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b084      	sub	sp, #16
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800530e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f7ff ffd8 	bl	80052c6 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2201      	movs	r2, #1
 800531a:	711a      	strb	r2, [r3, #4]
}
 800531c:	bf00      	nop
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005330:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f7ff ffd1 	bl	80052da <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005338:	bf00      	nop
 800533a:	3710      	adds	r7, #16
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800534c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	f043 0204 	orr.w	r2, r3, #4
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800535a:	68f8      	ldr	r0, [r7, #12]
 800535c:	f7ff ffc7 	bl	80052ee <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2201      	movs	r2, #1
 8005364:	711a      	strb	r2, [r3, #4]
}
 8005366:	bf00      	nop
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
	...

08005370 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e0ac      	b.n	80054dc <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4618      	mov	r0, r3
 8005388:	f000 faac 	bl	80058e4 <DFSDM_GetChannelFromInstance>
 800538c:	4603      	mov	r3, r0
 800538e:	4a55      	ldr	r2, [pc, #340]	; (80054e4 <HAL_DFSDM_ChannelInit+0x174>)
 8005390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d001      	beq.n	800539c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e09f      	b.n	80054dc <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f7fe fac7 	bl	8003930 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80053a2:	4b51      	ldr	r3, [pc, #324]	; (80054e8 <HAL_DFSDM_ChannelInit+0x178>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	3301      	adds	r3, #1
 80053a8:	4a4f      	ldr	r2, [pc, #316]	; (80054e8 <HAL_DFSDM_ChannelInit+0x178>)
 80053aa:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80053ac:	4b4e      	ldr	r3, [pc, #312]	; (80054e8 <HAL_DFSDM_ChannelInit+0x178>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d125      	bne.n	8005400 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80053b4:	4b4d      	ldr	r3, [pc, #308]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a4c      	ldr	r2, [pc, #304]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80053be:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80053c0:	4b4a      	ldr	r3, [pc, #296]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	4948      	ldr	r1, [pc, #288]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80053ce:	4b47      	ldr	r3, [pc, #284]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a46      	ldr	r2, [pc, #280]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053d4:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80053d8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	791b      	ldrb	r3, [r3, #4]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d108      	bne.n	80053f4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80053e2:	4b42      	ldr	r3, [pc, #264]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	3b01      	subs	r3, #1
 80053ec:	041b      	lsls	r3, r3, #16
 80053ee:	493f      	ldr	r1, [pc, #252]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80053f4:	4b3d      	ldr	r3, [pc, #244]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a3c      	ldr	r2, [pc, #240]	; (80054ec <HAL_DFSDM_ChannelInit+0x17c>)
 80053fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053fe:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 800540e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6819      	ldr	r1, [r3, #0]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800541e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8005424:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 020f 	bic.w	r2, r2, #15
 800543c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6819      	ldr	r1, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800544c:	431a      	orrs	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	430a      	orrs	r2, r1
 8005454:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	689a      	ldr	r2, [r3, #8]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8005464:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6899      	ldr	r1, [r3, #8]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005474:	3b01      	subs	r3, #1
 8005476:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8005478:	431a      	orrs	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	685a      	ldr	r2, [r3, #4]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f002 0207 	and.w	r2, r2, #7
 8005490:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	6859      	ldr	r1, [r3, #4]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80054a4:	431a      	orrs	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80054bc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f000 fa0a 	bl	80058e4 <DFSDM_GetChannelFromInstance>
 80054d0:	4602      	mov	r2, r0
 80054d2:	4904      	ldr	r1, [pc, #16]	; (80054e4 <HAL_DFSDM_ChannelInit+0x174>)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	20000388 	.word	0x20000388
 80054e8:	20000384 	.word	0x20000384
 80054ec:	40016000 	.word	0x40016000

080054f0 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e0ca      	b.n	8005698 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a66      	ldr	r2, [pc, #408]	; (80056a0 <HAL_DFSDM_FilterInit+0x1b0>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d109      	bne.n	8005520 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8005510:	2b01      	cmp	r3, #1
 8005512:	d003      	beq.n	800551c <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8005518:	2b01      	cmp	r3, #1
 800551a:	d101      	bne.n	8005520 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e0bb      	b.n	8005698 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f7fe f94d 	bl	80037d8 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800554c:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	7a1b      	ldrb	r3, [r3, #8]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d108      	bne.n	8005568 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005564:	601a      	str	r2, [r3, #0]
 8005566:	e007      	b.n	8005578 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005576:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	7a5b      	ldrb	r3, [r3, #9]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d108      	bne.n	8005592 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800558e:	601a      	str	r2, [r3, #0]
 8005590:	e007      	b.n	80055a2 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80055a0:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	6812      	ldr	r2, [r2, #0]
 80055ac:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 80055b0:	f023 0308 	bic.w	r3, r3, #8
 80055b4:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d108      	bne.n	80055d0 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	6819      	ldr	r1, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	695a      	ldr	r2, [r3, #20]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	430a      	orrs	r2, r1
 80055ce:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	7c1b      	ldrb	r3, [r3, #16]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d108      	bne.n	80055ea <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f042 0210 	orr.w	r2, r2, #16
 80055e6:	601a      	str	r2, [r3, #0]
 80055e8:	e007      	b.n	80055fa <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 0210 	bic.w	r2, r2, #16
 80055f8:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	7c5b      	ldrb	r3, [r3, #17]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d108      	bne.n	8005614 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f042 0220 	orr.w	r2, r2, #32
 8005610:	601a      	str	r2, [r3, #0]
 8005612:	e007      	b.n	8005624 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f022 0220 	bic.w	r2, r2, #32
 8005622:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	6812      	ldr	r2, [r2, #0]
 800562e:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8005632:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8005636:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6959      	ldr	r1, [r3, #20]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a1b      	ldr	r3, [r3, #32]
 8005646:	3b01      	subs	r3, #1
 8005648:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800564a:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005650:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8005652:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	430a      	orrs	r2, r1
 800565a:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685a      	ldr	r2, [r3, #4]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	68da      	ldr	r2, [r3, #12]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	699a      	ldr	r2, [r3, #24]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	7c1a      	ldrb	r2, [r3, #16]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f042 0201 	orr.w	r2, r2, #1
 800568c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3708      	adds	r7, #8
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	40016100 	.word	0x40016100

080056a4 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b087      	sub	sp, #28
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056b0:	2300      	movs	r3, #0
 80056b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d02e      	beq.n	800571c <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80056c4:	2bff      	cmp	r3, #255	; 0xff
 80056c6:	d029      	beq.n	800571c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	6812      	ldr	r2, [r2, #0]
 80056d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80056d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056da:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d10d      	bne.n	80056fe <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	021b      	lsls	r3, r3, #8
 80056ec:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80056f0:	431a      	orrs	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80056fa:	601a      	str	r2, [r3, #0]
 80056fc:	e00a      	b.n	8005714 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6819      	ldr	r1, [r3, #0]
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	021b      	lsls	r3, r3, #8
 8005708:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	430a      	orrs	r2, r1
 8005712:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	631a      	str	r2, [r3, #48]	; 0x30
 800571a:	e001      	b.n	8005720 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8005720:	7dfb      	ldrb	r3, [r7, #23]
}
 8005722:	4618      	mov	r0, r3
 8005724:	371c      	adds	r7, #28
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
	...

08005730 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b086      	sub	sp, #24
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800573c:	2300      	movs	r3, #0
 800573e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d002      	beq.n	800574c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d102      	bne.n	8005752 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	75fb      	strb	r3, [r7, #23]
 8005750:	e064      	b.n	800581c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800575c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005760:	d002      	beq.n	8005768 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	75fb      	strb	r3, [r7, #23]
 8005766:	e059      	b.n	800581c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10e      	bne.n	800578e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8005774:	2b00      	cmp	r3, #0
 8005776:	d10a      	bne.n	800578e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800577c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800577e:	2b00      	cmp	r3, #0
 8005780:	d105      	bne.n	800578e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2b01      	cmp	r3, #1
 8005786:	d002      	beq.n	800578e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	75fb      	strb	r3, [r7, #23]
 800578c:	e046      	b.n	800581c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10b      	bne.n	80057ae <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800579a:	2b00      	cmp	r3, #0
 800579c:	d107      	bne.n	80057ae <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a2:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80057a4:	2b20      	cmp	r3, #32
 80057a6:	d102      	bne.n	80057ae <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	75fb      	strb	r3, [r7, #23]
 80057ac:	e036      	b.n	800581c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d004      	beq.n	80057c2 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80057be:	2b03      	cmp	r3, #3
 80057c0:	d12a      	bne.n	8005818 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c6:	4a18      	ldr	r2, [pc, #96]	; (8005828 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80057c8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ce:	4a17      	ldr	r2, [pc, #92]	; (800582c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80057d0:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d6:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80057d8:	2b20      	cmp	r3, #32
 80057da:	d101      	bne.n	80057e0 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 80057dc:	4a14      	ldr	r2, [pc, #80]	; (8005830 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80057de:	e000      	b.n	80057e2 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 80057e0:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	331c      	adds	r3, #28
 80057f2:	4619      	mov	r1, r3
 80057f4:	68ba      	ldr	r2, [r7, #8]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f000 fa1c 	bl	8005c34 <HAL_DMA_Start_IT>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d006      	beq.n	8005810 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	22ff      	movs	r2, #255	; 0xff
 8005806:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800580e:	e005      	b.n	800581c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 f8b3 	bl	800597c <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8005816:	e001      	b.n	800581c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 800581c:	7dfb      	ldrb	r3, [r7, #23]
}
 800581e:	4618      	mov	r0, r3
 8005820:	3718      	adds	r7, #24
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	080058a5 	.word	0x080058a5
 800582c:	080058c1 	.word	0x080058c1
 8005830:	08005889 	.word	0x08005889

08005834 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800583c:	2300      	movs	r3, #0
 800583e:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005846:	2b02      	cmp	r3, #2
 8005848:	d007      	beq.n	800585a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8005850:	2b04      	cmp	r3, #4
 8005852:	d002      	beq.n	800585a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	73fb      	strb	r3, [r7, #15]
 8005858:	e007      	b.n	800586a <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585e:	4618      	mov	r0, r3
 8005860:	f000 fa48 	bl	8005cf4 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f000 f8df 	bl	8005a28 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 800586a:	7bfb      	ldrb	r3, [r7, #15]
}
 800586c:	4618      	mov	r0, r3
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005894:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f7fd fa02 	bl	8002ca0 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 800589c:	bf00      	nop
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b0:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f7fd fa24 	bl	8002d00 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80058b8:	bf00      	nop
 80058ba:	3710      	adds	r7, #16
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058cc:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2203      	movs	r2, #3
 80058d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f7ff ffcd 	bl	8005874 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80058da:	bf00      	nop
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
	...

080058e4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a1c      	ldr	r2, [pc, #112]	; (8005960 <DFSDM_GetChannelFromInstance+0x7c>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d102      	bne.n	80058fa <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80058f4:	2300      	movs	r3, #0
 80058f6:	60fb      	str	r3, [r7, #12]
 80058f8:	e02b      	b.n	8005952 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a19      	ldr	r2, [pc, #100]	; (8005964 <DFSDM_GetChannelFromInstance+0x80>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d102      	bne.n	8005908 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8005902:	2301      	movs	r3, #1
 8005904:	60fb      	str	r3, [r7, #12]
 8005906:	e024      	b.n	8005952 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a17      	ldr	r2, [pc, #92]	; (8005968 <DFSDM_GetChannelFromInstance+0x84>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d102      	bne.n	8005916 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8005910:	2302      	movs	r3, #2
 8005912:	60fb      	str	r3, [r7, #12]
 8005914:	e01d      	b.n	8005952 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a14      	ldr	r2, [pc, #80]	; (800596c <DFSDM_GetChannelFromInstance+0x88>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d102      	bne.n	8005924 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800591e:	2304      	movs	r3, #4
 8005920:	60fb      	str	r3, [r7, #12]
 8005922:	e016      	b.n	8005952 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a12      	ldr	r2, [pc, #72]	; (8005970 <DFSDM_GetChannelFromInstance+0x8c>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d102      	bne.n	8005932 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800592c:	2305      	movs	r3, #5
 800592e:	60fb      	str	r3, [r7, #12]
 8005930:	e00f      	b.n	8005952 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a0f      	ldr	r2, [pc, #60]	; (8005974 <DFSDM_GetChannelFromInstance+0x90>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d102      	bne.n	8005940 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800593a:	2306      	movs	r3, #6
 800593c:	60fb      	str	r3, [r7, #12]
 800593e:	e008      	b.n	8005952 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a0d      	ldr	r2, [pc, #52]	; (8005978 <DFSDM_GetChannelFromInstance+0x94>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d102      	bne.n	800594e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8005948:	2307      	movs	r3, #7
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	e001      	b.n	8005952 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800594e:	2303      	movs	r3, #3
 8005950:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8005952:	68fb      	ldr	r3, [r7, #12]
}
 8005954:	4618      	mov	r0, r3
 8005956:	3714      	adds	r7, #20
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr
 8005960:	40016000 	.word	0x40016000
 8005964:	40016020 	.word	0x40016020
 8005968:	40016040 	.word	0x40016040
 800596c:	40016080 	.word	0x40016080
 8005970:	400160a0 	.word	0x400160a0
 8005974:	400160c0 	.word	0x400160c0
 8005978:	400160e0 	.word	0x400160e0

0800597c <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005988:	2b00      	cmp	r3, #0
 800598a:	d108      	bne.n	800599e <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	e033      	b.n	8005a06 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f022 0201 	bic.w	r2, r2, #1
 80059ac:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80059bc:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f042 0201 	orr.w	r2, r2, #1
 80059cc:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80059d4:	2b03      	cmp	r3, #3
 80059d6:	d116      	bne.n	8005a06 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d107      	bne.n	80059f0 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f042 0202 	orr.w	r2, r2, #2
 80059ee:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d102      	bne.n	8005a00 <DFSDM_RegConvStart+0x84>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059fe:	e000      	b.n	8005a02 <DFSDM_RegConvStart+0x86>
 8005a00:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d101      	bne.n	8005a14 <DFSDM_RegConvStart+0x98>
 8005a10:	2202      	movs	r2, #2
 8005a12:	e000      	b.n	8005a16 <DFSDM_RegConvStart+0x9a>
 8005a14:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0201 	bic.w	r2, r2, #1
 8005a3e:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d107      	bne.n	8005a58 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8005a56:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f042 0201 	orr.w	r2, r2, #1
 8005a66:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	d116      	bne.n	8005aa0 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d107      	bne.n	8005a8a <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f042 0202 	orr.w	r2, r2, #2
 8005a88:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d102      	bne.n	8005a9a <DFSDM_RegConvStop+0x72>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a98:	e000      	b.n	8005a9c <DFSDM_RegConvStop+0x74>
 8005a9a:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d101      	bne.n	8005aae <DFSDM_RegConvStop+0x86>
 8005aaa:	2201      	movs	r2, #1
 8005aac:	e000      	b.n	8005ab0 <DFSDM_RegConvStop+0x88>
 8005aae:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8005ab6:	bf00      	nop
 8005ab8:	370c      	adds	r7, #12
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
	...

08005ac4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d101      	bne.n	8005ad6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e098      	b.n	8005c08 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	461a      	mov	r2, r3
 8005adc:	4b4d      	ldr	r3, [pc, #308]	; (8005c14 <HAL_DMA_Init+0x150>)
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d80f      	bhi.n	8005b02 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	4b4b      	ldr	r3, [pc, #300]	; (8005c18 <HAL_DMA_Init+0x154>)
 8005aea:	4413      	add	r3, r2
 8005aec:	4a4b      	ldr	r2, [pc, #300]	; (8005c1c <HAL_DMA_Init+0x158>)
 8005aee:	fba2 2303 	umull	r2, r3, r2, r3
 8005af2:	091b      	lsrs	r3, r3, #4
 8005af4:	009a      	lsls	r2, r3, #2
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a48      	ldr	r2, [pc, #288]	; (8005c20 <HAL_DMA_Init+0x15c>)
 8005afe:	641a      	str	r2, [r3, #64]	; 0x40
 8005b00:	e00e      	b.n	8005b20 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	461a      	mov	r2, r3
 8005b08:	4b46      	ldr	r3, [pc, #280]	; (8005c24 <HAL_DMA_Init+0x160>)
 8005b0a:	4413      	add	r3, r2
 8005b0c:	4a43      	ldr	r2, [pc, #268]	; (8005c1c <HAL_DMA_Init+0x158>)
 8005b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b12:	091b      	lsrs	r3, r3, #4
 8005b14:	009a      	lsls	r2, r3, #2
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a42      	ldr	r2, [pc, #264]	; (8005c28 <HAL_DMA_Init+0x164>)
 8005b1e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005b44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b7a:	d039      	beq.n	8005bf0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b80:	4a27      	ldr	r2, [pc, #156]	; (8005c20 <HAL_DMA_Init+0x15c>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d11a      	bne.n	8005bbc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b86:	4b29      	ldr	r3, [pc, #164]	; (8005c2c <HAL_DMA_Init+0x168>)
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b8e:	f003 031c 	and.w	r3, r3, #28
 8005b92:	210f      	movs	r1, #15
 8005b94:	fa01 f303 	lsl.w	r3, r1, r3
 8005b98:	43db      	mvns	r3, r3
 8005b9a:	4924      	ldr	r1, [pc, #144]	; (8005c2c <HAL_DMA_Init+0x168>)
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005ba0:	4b22      	ldr	r3, [pc, #136]	; (8005c2c <HAL_DMA_Init+0x168>)
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6859      	ldr	r1, [r3, #4]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bac:	f003 031c 	and.w	r3, r3, #28
 8005bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb4:	491d      	ldr	r1, [pc, #116]	; (8005c2c <HAL_DMA_Init+0x168>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	600b      	str	r3, [r1, #0]
 8005bba:	e019      	b.n	8005bf0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005bbc:	4b1c      	ldr	r3, [pc, #112]	; (8005c30 <HAL_DMA_Init+0x16c>)
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bc4:	f003 031c 	and.w	r3, r3, #28
 8005bc8:	210f      	movs	r1, #15
 8005bca:	fa01 f303 	lsl.w	r3, r1, r3
 8005bce:	43db      	mvns	r3, r3
 8005bd0:	4917      	ldr	r1, [pc, #92]	; (8005c30 <HAL_DMA_Init+0x16c>)
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005bd6:	4b16      	ldr	r3, [pc, #88]	; (8005c30 <HAL_DMA_Init+0x16c>)
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6859      	ldr	r1, [r3, #4]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005be2:	f003 031c 	and.w	r3, r3, #28
 8005be6:	fa01 f303 	lsl.w	r3, r1, r3
 8005bea:	4911      	ldr	r1, [pc, #68]	; (8005c30 <HAL_DMA_Init+0x16c>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3714      	adds	r7, #20
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	40020407 	.word	0x40020407
 8005c18:	bffdfff8 	.word	0xbffdfff8
 8005c1c:	cccccccd 	.word	0xcccccccd
 8005c20:	40020000 	.word	0x40020000
 8005c24:	bffdfbf8 	.word	0xbffdfbf8
 8005c28:	40020400 	.word	0x40020400
 8005c2c:	400200a8 	.word	0x400200a8
 8005c30:	400204a8 	.word	0x400204a8

08005c34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b086      	sub	sp, #24
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	607a      	str	r2, [r7, #4]
 8005c40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d101      	bne.n	8005c54 <HAL_DMA_Start_IT+0x20>
 8005c50:	2302      	movs	r3, #2
 8005c52:	e04b      	b.n	8005cec <HAL_DMA_Start_IT+0xb8>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d13a      	bne.n	8005cde <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f022 0201 	bic.w	r2, r2, #1
 8005c84:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	68b9      	ldr	r1, [r7, #8]
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 f91e 	bl	8005ece <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d008      	beq.n	8005cac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f042 020e 	orr.w	r2, r2, #14
 8005ca8:	601a      	str	r2, [r3, #0]
 8005caa:	e00f      	b.n	8005ccc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0204 	bic.w	r2, r2, #4
 8005cba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f042 020a 	orr.w	r2, r2, #10
 8005cca:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f042 0201 	orr.w	r2, r2, #1
 8005cda:	601a      	str	r2, [r3, #0]
 8005cdc:	e005      	b.n	8005cea <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005ce6:	2302      	movs	r3, #2
 8005ce8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3718      	adds	r7, #24
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d008      	beq.n	8005d1e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2204      	movs	r2, #4
 8005d10:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e022      	b.n	8005d64 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f022 020e 	bic.w	r2, r2, #14
 8005d2c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f022 0201 	bic.w	r2, r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d42:	f003 021c 	and.w	r2, r3, #28
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4a:	2101      	movs	r1, #1
 8005d4c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d50:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005d62:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3714      	adds	r7, #20
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d8c:	f003 031c 	and.w	r3, r3, #28
 8005d90:	2204      	movs	r2, #4
 8005d92:	409a      	lsls	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	4013      	ands	r3, r2
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d026      	beq.n	8005dea <HAL_DMA_IRQHandler+0x7a>
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f003 0304 	and.w	r3, r3, #4
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d021      	beq.n	8005dea <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0320 	and.w	r3, r3, #32
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d107      	bne.n	8005dc4 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f022 0204 	bic.w	r2, r2, #4
 8005dc2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dc8:	f003 021c 	and.w	r2, r3, #28
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd0:	2104      	movs	r1, #4
 8005dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8005dd6:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d071      	beq.n	8005ec4 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005de8:	e06c      	b.n	8005ec4 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dee:	f003 031c 	and.w	r3, r3, #28
 8005df2:	2202      	movs	r2, #2
 8005df4:	409a      	lsls	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4013      	ands	r3, r2
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d02e      	beq.n	8005e5c <HAL_DMA_IRQHandler+0xec>
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	f003 0302 	and.w	r3, r3, #2
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d029      	beq.n	8005e5c <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0320 	and.w	r3, r3, #32
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10b      	bne.n	8005e2e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 020a 	bic.w	r2, r2, #10
 8005e24:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e32:	f003 021c 	and.w	r2, r3, #28
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3a:	2102      	movs	r1, #2
 8005e3c:	fa01 f202 	lsl.w	r2, r1, r2
 8005e40:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d038      	beq.n	8005ec4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005e5a:	e033      	b.n	8005ec4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e60:	f003 031c 	and.w	r3, r3, #28
 8005e64:	2208      	movs	r2, #8
 8005e66:	409a      	lsls	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d02a      	beq.n	8005ec6 <HAL_DMA_IRQHandler+0x156>
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	f003 0308 	and.w	r3, r3, #8
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d025      	beq.n	8005ec6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f022 020e 	bic.w	r2, r2, #14
 8005e88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e8e:	f003 021c 	and.w	r2, r3, #28
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	2101      	movs	r1, #1
 8005e98:	fa01 f202 	lsl.w	r2, r1, r2
 8005e9c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d004      	beq.n	8005ec6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005ec4:	bf00      	nop
 8005ec6:	bf00      	nop
}
 8005ec8:	3710      	adds	r7, #16
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}

08005ece <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b085      	sub	sp, #20
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	60f8      	str	r0, [r7, #12]
 8005ed6:	60b9      	str	r1, [r7, #8]
 8005ed8:	607a      	str	r2, [r7, #4]
 8005eda:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee0:	f003 021c 	and.w	r2, r3, #28
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee8:	2101      	movs	r1, #1
 8005eea:	fa01 f202 	lsl.w	r2, r1, r2
 8005eee:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	683a      	ldr	r2, [r7, #0]
 8005ef6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	2b10      	cmp	r3, #16
 8005efe:	d108      	bne.n	8005f12 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68ba      	ldr	r2, [r7, #8]
 8005f0e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005f10:	e007      	b.n	8005f22 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68ba      	ldr	r2, [r7, #8]
 8005f18:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	60da      	str	r2, [r3, #12]
}
 8005f22:	bf00      	nop
 8005f24:	3714      	adds	r7, #20
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
	...

08005f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b087      	sub	sp, #28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f3e:	e17f      	b.n	8006240 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	2101      	movs	r1, #1
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	fa01 f303 	lsl.w	r3, r1, r3
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 8171 	beq.w	800623a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f003 0303 	and.w	r3, r3, #3
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d005      	beq.n	8005f70 <HAL_GPIO_Init+0x40>
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	f003 0303 	and.w	r3, r3, #3
 8005f6c:	2b02      	cmp	r3, #2
 8005f6e:	d130      	bne.n	8005fd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	005b      	lsls	r3, r3, #1
 8005f7a:	2203      	movs	r2, #3
 8005f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f80:	43db      	mvns	r3, r3
 8005f82:	693a      	ldr	r2, [r7, #16]
 8005f84:	4013      	ands	r3, r2
 8005f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	fa02 f303 	lsl.w	r3, r2, r3
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	fa02 f303 	lsl.w	r3, r2, r3
 8005fae:	43db      	mvns	r3, r3
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	091b      	lsrs	r3, r3, #4
 8005fbc:	f003 0201 	and.w	r2, r3, #1
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	f003 0303 	and.w	r3, r3, #3
 8005fda:	2b03      	cmp	r3, #3
 8005fdc:	d118      	bne.n	8006010 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fec:	43db      	mvns	r3, r3
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	08db      	lsrs	r3, r3, #3
 8005ffa:	f003 0201 	and.w	r2, r3, #1
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	fa02 f303 	lsl.w	r3, r2, r3
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	4313      	orrs	r3, r2
 8006008:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	693a      	ldr	r2, [r7, #16]
 800600e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	f003 0303 	and.w	r3, r3, #3
 8006018:	2b03      	cmp	r3, #3
 800601a:	d017      	beq.n	800604c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	005b      	lsls	r3, r3, #1
 8006026:	2203      	movs	r2, #3
 8006028:	fa02 f303 	lsl.w	r3, r2, r3
 800602c:	43db      	mvns	r3, r3
 800602e:	693a      	ldr	r2, [r7, #16]
 8006030:	4013      	ands	r3, r2
 8006032:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	689a      	ldr	r2, [r3, #8]
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	005b      	lsls	r3, r3, #1
 800603c:	fa02 f303 	lsl.w	r3, r2, r3
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	4313      	orrs	r3, r2
 8006044:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	693a      	ldr	r2, [r7, #16]
 800604a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	f003 0303 	and.w	r3, r3, #3
 8006054:	2b02      	cmp	r3, #2
 8006056:	d123      	bne.n	80060a0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	08da      	lsrs	r2, r3, #3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	3208      	adds	r2, #8
 8006060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006064:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f003 0307 	and.w	r3, r3, #7
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	220f      	movs	r2, #15
 8006070:	fa02 f303 	lsl.w	r3, r2, r3
 8006074:	43db      	mvns	r3, r3
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	4013      	ands	r3, r2
 800607a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	691a      	ldr	r2, [r3, #16]
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f003 0307 	and.w	r3, r3, #7
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	fa02 f303 	lsl.w	r3, r2, r3
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	4313      	orrs	r3, r2
 8006090:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	08da      	lsrs	r2, r3, #3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	3208      	adds	r2, #8
 800609a:	6939      	ldr	r1, [r7, #16]
 800609c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	005b      	lsls	r3, r3, #1
 80060aa:	2203      	movs	r2, #3
 80060ac:	fa02 f303 	lsl.w	r3, r2, r3
 80060b0:	43db      	mvns	r3, r3
 80060b2:	693a      	ldr	r2, [r7, #16]
 80060b4:	4013      	ands	r3, r2
 80060b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f003 0203 	and.w	r2, r3, #3
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	005b      	lsls	r3, r3, #1
 80060c4:	fa02 f303 	lsl.w	r3, r2, r3
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f000 80ac 	beq.w	800623a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060e2:	4b5f      	ldr	r3, [pc, #380]	; (8006260 <HAL_GPIO_Init+0x330>)
 80060e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060e6:	4a5e      	ldr	r2, [pc, #376]	; (8006260 <HAL_GPIO_Init+0x330>)
 80060e8:	f043 0301 	orr.w	r3, r3, #1
 80060ec:	6613      	str	r3, [r2, #96]	; 0x60
 80060ee:	4b5c      	ldr	r3, [pc, #368]	; (8006260 <HAL_GPIO_Init+0x330>)
 80060f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	60bb      	str	r3, [r7, #8]
 80060f8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80060fa:	4a5a      	ldr	r2, [pc, #360]	; (8006264 <HAL_GPIO_Init+0x334>)
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	089b      	lsrs	r3, r3, #2
 8006100:	3302      	adds	r3, #2
 8006102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006106:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f003 0303 	and.w	r3, r3, #3
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	220f      	movs	r2, #15
 8006112:	fa02 f303 	lsl.w	r3, r2, r3
 8006116:	43db      	mvns	r3, r3
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	4013      	ands	r3, r2
 800611c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006124:	d025      	beq.n	8006172 <HAL_GPIO_Init+0x242>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a4f      	ldr	r2, [pc, #316]	; (8006268 <HAL_GPIO_Init+0x338>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d01f      	beq.n	800616e <HAL_GPIO_Init+0x23e>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a4e      	ldr	r2, [pc, #312]	; (800626c <HAL_GPIO_Init+0x33c>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d019      	beq.n	800616a <HAL_GPIO_Init+0x23a>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a4d      	ldr	r2, [pc, #308]	; (8006270 <HAL_GPIO_Init+0x340>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d013      	beq.n	8006166 <HAL_GPIO_Init+0x236>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a4c      	ldr	r2, [pc, #304]	; (8006274 <HAL_GPIO_Init+0x344>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d00d      	beq.n	8006162 <HAL_GPIO_Init+0x232>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a4b      	ldr	r2, [pc, #300]	; (8006278 <HAL_GPIO_Init+0x348>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d007      	beq.n	800615e <HAL_GPIO_Init+0x22e>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a4a      	ldr	r2, [pc, #296]	; (800627c <HAL_GPIO_Init+0x34c>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d101      	bne.n	800615a <HAL_GPIO_Init+0x22a>
 8006156:	2306      	movs	r3, #6
 8006158:	e00c      	b.n	8006174 <HAL_GPIO_Init+0x244>
 800615a:	2307      	movs	r3, #7
 800615c:	e00a      	b.n	8006174 <HAL_GPIO_Init+0x244>
 800615e:	2305      	movs	r3, #5
 8006160:	e008      	b.n	8006174 <HAL_GPIO_Init+0x244>
 8006162:	2304      	movs	r3, #4
 8006164:	e006      	b.n	8006174 <HAL_GPIO_Init+0x244>
 8006166:	2303      	movs	r3, #3
 8006168:	e004      	b.n	8006174 <HAL_GPIO_Init+0x244>
 800616a:	2302      	movs	r3, #2
 800616c:	e002      	b.n	8006174 <HAL_GPIO_Init+0x244>
 800616e:	2301      	movs	r3, #1
 8006170:	e000      	b.n	8006174 <HAL_GPIO_Init+0x244>
 8006172:	2300      	movs	r3, #0
 8006174:	697a      	ldr	r2, [r7, #20]
 8006176:	f002 0203 	and.w	r2, r2, #3
 800617a:	0092      	lsls	r2, r2, #2
 800617c:	4093      	lsls	r3, r2
 800617e:	693a      	ldr	r2, [r7, #16]
 8006180:	4313      	orrs	r3, r2
 8006182:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006184:	4937      	ldr	r1, [pc, #220]	; (8006264 <HAL_GPIO_Init+0x334>)
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	089b      	lsrs	r3, r3, #2
 800618a:	3302      	adds	r3, #2
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006192:	4b3b      	ldr	r3, [pc, #236]	; (8006280 <HAL_GPIO_Init+0x350>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	43db      	mvns	r3, r3
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	4013      	ands	r3, r2
 80061a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d003      	beq.n	80061b6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80061b6:	4a32      	ldr	r2, [pc, #200]	; (8006280 <HAL_GPIO_Init+0x350>)
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80061bc:	4b30      	ldr	r3, [pc, #192]	; (8006280 <HAL_GPIO_Init+0x350>)
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	43db      	mvns	r3, r3
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	4013      	ands	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d003      	beq.n	80061e0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	4313      	orrs	r3, r2
 80061de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80061e0:	4a27      	ldr	r2, [pc, #156]	; (8006280 <HAL_GPIO_Init+0x350>)
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80061e6:	4b26      	ldr	r3, [pc, #152]	; (8006280 <HAL_GPIO_Init+0x350>)
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	43db      	mvns	r3, r3
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	4013      	ands	r3, r2
 80061f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	4313      	orrs	r3, r2
 8006208:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800620a:	4a1d      	ldr	r2, [pc, #116]	; (8006280 <HAL_GPIO_Init+0x350>)
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006210:	4b1b      	ldr	r3, [pc, #108]	; (8006280 <HAL_GPIO_Init+0x350>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	43db      	mvns	r3, r3
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	4013      	ands	r3, r2
 800621e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006228:	2b00      	cmp	r3, #0
 800622a:	d003      	beq.n	8006234 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	4313      	orrs	r3, r2
 8006232:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006234:	4a12      	ldr	r2, [pc, #72]	; (8006280 <HAL_GPIO_Init+0x350>)
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	3301      	adds	r3, #1
 800623e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	fa22 f303 	lsr.w	r3, r2, r3
 800624a:	2b00      	cmp	r3, #0
 800624c:	f47f ae78 	bne.w	8005f40 <HAL_GPIO_Init+0x10>
  }
}
 8006250:	bf00      	nop
 8006252:	bf00      	nop
 8006254:	371c      	adds	r7, #28
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	40021000 	.word	0x40021000
 8006264:	40010000 	.word	0x40010000
 8006268:	48000400 	.word	0x48000400
 800626c:	48000800 	.word	0x48000800
 8006270:	48000c00 	.word	0x48000c00
 8006274:	48001000 	.word	0x48001000
 8006278:	48001400 	.word	0x48001400
 800627c:	48001800 	.word	0x48001800
 8006280:	40010400 	.word	0x40010400

08006284 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006284:	b480      	push	{r7}
 8006286:	b087      	sub	sp, #28
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800628e:	2300      	movs	r3, #0
 8006290:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8006292:	e0cd      	b.n	8006430 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006294:	2201      	movs	r2, #1
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	fa02 f303 	lsl.w	r3, r2, r3
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	4013      	ands	r3, r2
 80062a0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 80c0 	beq.w	800642a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80062aa:	4a68      	ldr	r2, [pc, #416]	; (800644c <HAL_GPIO_DeInit+0x1c8>)
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	089b      	lsrs	r3, r3, #2
 80062b0:	3302      	adds	r3, #2
 80062b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062b6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	f003 0303 	and.w	r3, r3, #3
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	220f      	movs	r2, #15
 80062c2:	fa02 f303 	lsl.w	r3, r2, r3
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	4013      	ands	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80062d2:	d025      	beq.n	8006320 <HAL_GPIO_DeInit+0x9c>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a5e      	ldr	r2, [pc, #376]	; (8006450 <HAL_GPIO_DeInit+0x1cc>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d01f      	beq.n	800631c <HAL_GPIO_DeInit+0x98>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a5d      	ldr	r2, [pc, #372]	; (8006454 <HAL_GPIO_DeInit+0x1d0>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d019      	beq.n	8006318 <HAL_GPIO_DeInit+0x94>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a5c      	ldr	r2, [pc, #368]	; (8006458 <HAL_GPIO_DeInit+0x1d4>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d013      	beq.n	8006314 <HAL_GPIO_DeInit+0x90>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a5b      	ldr	r2, [pc, #364]	; (800645c <HAL_GPIO_DeInit+0x1d8>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d00d      	beq.n	8006310 <HAL_GPIO_DeInit+0x8c>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a5a      	ldr	r2, [pc, #360]	; (8006460 <HAL_GPIO_DeInit+0x1dc>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d007      	beq.n	800630c <HAL_GPIO_DeInit+0x88>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a59      	ldr	r2, [pc, #356]	; (8006464 <HAL_GPIO_DeInit+0x1e0>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d101      	bne.n	8006308 <HAL_GPIO_DeInit+0x84>
 8006304:	2306      	movs	r3, #6
 8006306:	e00c      	b.n	8006322 <HAL_GPIO_DeInit+0x9e>
 8006308:	2307      	movs	r3, #7
 800630a:	e00a      	b.n	8006322 <HAL_GPIO_DeInit+0x9e>
 800630c:	2305      	movs	r3, #5
 800630e:	e008      	b.n	8006322 <HAL_GPIO_DeInit+0x9e>
 8006310:	2304      	movs	r3, #4
 8006312:	e006      	b.n	8006322 <HAL_GPIO_DeInit+0x9e>
 8006314:	2303      	movs	r3, #3
 8006316:	e004      	b.n	8006322 <HAL_GPIO_DeInit+0x9e>
 8006318:	2302      	movs	r3, #2
 800631a:	e002      	b.n	8006322 <HAL_GPIO_DeInit+0x9e>
 800631c:	2301      	movs	r3, #1
 800631e:	e000      	b.n	8006322 <HAL_GPIO_DeInit+0x9e>
 8006320:	2300      	movs	r3, #0
 8006322:	697a      	ldr	r2, [r7, #20]
 8006324:	f002 0203 	and.w	r2, r2, #3
 8006328:	0092      	lsls	r2, r2, #2
 800632a:	4093      	lsls	r3, r2
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	429a      	cmp	r2, r3
 8006330:	d132      	bne.n	8006398 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8006332:	4b4d      	ldr	r3, [pc, #308]	; (8006468 <HAL_GPIO_DeInit+0x1e4>)
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	43db      	mvns	r3, r3
 800633a:	494b      	ldr	r1, [pc, #300]	; (8006468 <HAL_GPIO_DeInit+0x1e4>)
 800633c:	4013      	ands	r3, r2
 800633e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8006340:	4b49      	ldr	r3, [pc, #292]	; (8006468 <HAL_GPIO_DeInit+0x1e4>)
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	43db      	mvns	r3, r3
 8006348:	4947      	ldr	r1, [pc, #284]	; (8006468 <HAL_GPIO_DeInit+0x1e4>)
 800634a:	4013      	ands	r3, r2
 800634c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800634e:	4b46      	ldr	r3, [pc, #280]	; (8006468 <HAL_GPIO_DeInit+0x1e4>)
 8006350:	68da      	ldr	r2, [r3, #12]
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	43db      	mvns	r3, r3
 8006356:	4944      	ldr	r1, [pc, #272]	; (8006468 <HAL_GPIO_DeInit+0x1e4>)
 8006358:	4013      	ands	r3, r2
 800635a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800635c:	4b42      	ldr	r3, [pc, #264]	; (8006468 <HAL_GPIO_DeInit+0x1e4>)
 800635e:	689a      	ldr	r2, [r3, #8]
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	43db      	mvns	r3, r3
 8006364:	4940      	ldr	r1, [pc, #256]	; (8006468 <HAL_GPIO_DeInit+0x1e4>)
 8006366:	4013      	ands	r3, r2
 8006368:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	f003 0303 	and.w	r3, r3, #3
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	220f      	movs	r2, #15
 8006374:	fa02 f303 	lsl.w	r3, r2, r3
 8006378:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800637a:	4a34      	ldr	r2, [pc, #208]	; (800644c <HAL_GPIO_DeInit+0x1c8>)
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	089b      	lsrs	r3, r3, #2
 8006380:	3302      	adds	r3, #2
 8006382:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	43da      	mvns	r2, r3
 800638a:	4830      	ldr	r0, [pc, #192]	; (800644c <HAL_GPIO_DeInit+0x1c8>)
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	089b      	lsrs	r3, r3, #2
 8006390:	400a      	ands	r2, r1
 8006392:	3302      	adds	r3, #2
 8006394:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	005b      	lsls	r3, r3, #1
 80063a0:	2103      	movs	r1, #3
 80063a2:	fa01 f303 	lsl.w	r3, r1, r3
 80063a6:	431a      	orrs	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	08da      	lsrs	r2, r3, #3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	3208      	adds	r2, #8
 80063b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	f003 0307 	and.w	r3, r3, #7
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	220f      	movs	r2, #15
 80063c2:	fa02 f303 	lsl.w	r3, r2, r3
 80063c6:	43db      	mvns	r3, r3
 80063c8:	697a      	ldr	r2, [r7, #20]
 80063ca:	08d2      	lsrs	r2, r2, #3
 80063cc:	4019      	ands	r1, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	3208      	adds	r2, #8
 80063d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	689a      	ldr	r2, [r3, #8]
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	005b      	lsls	r3, r3, #1
 80063de:	2103      	movs	r1, #3
 80063e0:	fa01 f303 	lsl.w	r3, r1, r3
 80063e4:	43db      	mvns	r3, r3
 80063e6:	401a      	ands	r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685a      	ldr	r2, [r3, #4]
 80063f0:	2101      	movs	r1, #1
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	fa01 f303 	lsl.w	r3, r1, r3
 80063f8:	43db      	mvns	r3, r3
 80063fa:	401a      	ands	r2, r3
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68da      	ldr	r2, [r3, #12]
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	005b      	lsls	r3, r3, #1
 8006408:	2103      	movs	r1, #3
 800640a:	fa01 f303 	lsl.w	r3, r1, r3
 800640e:	43db      	mvns	r3, r3
 8006410:	401a      	ands	r2, r3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800641a:	2101      	movs	r1, #1
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	fa01 f303 	lsl.w	r3, r1, r3
 8006422:	43db      	mvns	r3, r3
 8006424:	401a      	ands	r2, r3
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	3301      	adds	r3, #1
 800642e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8006430:	683a      	ldr	r2, [r7, #0]
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	fa22 f303 	lsr.w	r3, r2, r3
 8006438:	2b00      	cmp	r3, #0
 800643a:	f47f af2b 	bne.w	8006294 <HAL_GPIO_DeInit+0x10>
  }
}
 800643e:	bf00      	nop
 8006440:	bf00      	nop
 8006442:	371c      	adds	r7, #28
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr
 800644c:	40010000 	.word	0x40010000
 8006450:	48000400 	.word	0x48000400
 8006454:	48000800 	.word	0x48000800
 8006458:	48000c00 	.word	0x48000c00
 800645c:	48001000 	.word	0x48001000
 8006460:	48001400 	.word	0x48001400
 8006464:	48001800 	.word	0x48001800
 8006468:	40010400 	.word	0x40010400

0800646c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	460b      	mov	r3, r1
 8006476:	807b      	strh	r3, [r7, #2]
 8006478:	4613      	mov	r3, r2
 800647a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800647c:	787b      	ldrb	r3, [r7, #1]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d003      	beq.n	800648a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006482:	887a      	ldrh	r2, [r7, #2]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006488:	e002      	b.n	8006490 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800648a:	887a      	ldrh	r2, [r7, #2]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	4603      	mov	r3, r0
 80064a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80064a6:	4b08      	ldr	r3, [pc, #32]	; (80064c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064a8:	695a      	ldr	r2, [r3, #20]
 80064aa:	88fb      	ldrh	r3, [r7, #6]
 80064ac:	4013      	ands	r3, r2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d006      	beq.n	80064c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80064b2:	4a05      	ldr	r2, [pc, #20]	; (80064c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064b4:	88fb      	ldrh	r3, [r7, #6]
 80064b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80064b8:	88fb      	ldrh	r3, [r7, #6]
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7fc fb46 	bl	8002b4c <HAL_GPIO_EXTI_Callback>
  }
}
 80064c0:	bf00      	nop
 80064c2:	3708      	adds	r7, #8
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	40010400 	.word	0x40010400

080064cc <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	460b      	mov	r3, r1
 80064d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d10c      	bne.n	80064f8 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80064de:	4b13      	ldr	r3, [pc, #76]	; (800652c <HAL_PWR_EnterSLEEPMode+0x60>)
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064ea:	d10e      	bne.n	800650a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80064ec:	f000 f896 	bl	800661c <HAL_PWREx_DisableLowPowerRunMode>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d009      	beq.n	800650a <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 80064f6:	e016      	b.n	8006526 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 80064f8:	4b0c      	ldr	r3, [pc, #48]	; (800652c <HAL_PWR_EnterSLEEPMode+0x60>)
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006500:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006504:	d001      	beq.n	800650a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8006506:	f000 f879 	bl	80065fc <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800650a:	4b09      	ldr	r3, [pc, #36]	; (8006530 <HAL_PWR_EnterSLEEPMode+0x64>)
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	4a08      	ldr	r2, [pc, #32]	; (8006530 <HAL_PWR_EnterSLEEPMode+0x64>)
 8006510:	f023 0304 	bic.w	r3, r3, #4
 8006514:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8006516:	78fb      	ldrb	r3, [r7, #3]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d101      	bne.n	8006520 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800651c:	bf30      	wfi
 800651e:	e002      	b.n	8006526 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006520:	bf40      	sev
    __WFE();
 8006522:	bf20      	wfe
    __WFE();
 8006524:	bf20      	wfe
  }

}
 8006526:	3708      	adds	r7, #8
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}
 800652c:	40007000 	.word	0x40007000
 8006530:	e000ed00 	.word	0xe000ed00

08006534 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006534:	b480      	push	{r7}
 8006536:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006538:	4b04      	ldr	r3, [pc, #16]	; (800654c <HAL_PWREx_GetVoltageRange+0x18>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006540:	4618      	mov	r0, r3
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	40007000 	.word	0x40007000

08006550 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006550:	b480      	push	{r7}
 8006552:	b085      	sub	sp, #20
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800655e:	d130      	bne.n	80065c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006560:	4b23      	ldr	r3, [pc, #140]	; (80065f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006568:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800656c:	d038      	beq.n	80065e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800656e:	4b20      	ldr	r3, [pc, #128]	; (80065f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006576:	4a1e      	ldr	r2, [pc, #120]	; (80065f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006578:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800657c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800657e:	4b1d      	ldr	r3, [pc, #116]	; (80065f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2232      	movs	r2, #50	; 0x32
 8006584:	fb02 f303 	mul.w	r3, r2, r3
 8006588:	4a1b      	ldr	r2, [pc, #108]	; (80065f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800658a:	fba2 2303 	umull	r2, r3, r2, r3
 800658e:	0c9b      	lsrs	r3, r3, #18
 8006590:	3301      	adds	r3, #1
 8006592:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006594:	e002      	b.n	800659c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	3b01      	subs	r3, #1
 800659a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800659c:	4b14      	ldr	r3, [pc, #80]	; (80065f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800659e:	695b      	ldr	r3, [r3, #20]
 80065a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065a8:	d102      	bne.n	80065b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d1f2      	bne.n	8006596 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80065b0:	4b0f      	ldr	r3, [pc, #60]	; (80065f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065b2:	695b      	ldr	r3, [r3, #20]
 80065b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065bc:	d110      	bne.n	80065e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e00f      	b.n	80065e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80065c2:	4b0b      	ldr	r3, [pc, #44]	; (80065f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80065ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065ce:	d007      	beq.n	80065e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80065d0:	4b07      	ldr	r3, [pc, #28]	; (80065f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80065d8:	4a05      	ldr	r2, [pc, #20]	; (80065f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3714      	adds	r7, #20
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	40007000 	.word	0x40007000
 80065f4:	20000008 	.word	0x20000008
 80065f8:	431bde83 	.word	0x431bde83

080065fc <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80065fc:	b480      	push	{r7}
 80065fe:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8006600:	4b05      	ldr	r3, [pc, #20]	; (8006618 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a04      	ldr	r2, [pc, #16]	; (8006618 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8006606:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800660a:	6013      	str	r3, [r2, #0]
}
 800660c:	bf00      	nop
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	40007000 	.word	0x40007000

0800661c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8006622:	4b17      	ldr	r3, [pc, #92]	; (8006680 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a16      	ldr	r2, [pc, #88]	; (8006680 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8006628:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800662c:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800662e:	4b15      	ldr	r3, [pc, #84]	; (8006684 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2232      	movs	r2, #50	; 0x32
 8006634:	fb02 f303 	mul.w	r3, r2, r3
 8006638:	4a13      	ldr	r2, [pc, #76]	; (8006688 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 800663a:	fba2 2303 	umull	r2, r3, r2, r3
 800663e:	0c9b      	lsrs	r3, r3, #18
 8006640:	3301      	adds	r3, #1
 8006642:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8006644:	e002      	b.n	800664c <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	3b01      	subs	r3, #1
 800664a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800664c:	4b0c      	ldr	r3, [pc, #48]	; (8006680 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800664e:	695b      	ldr	r3, [r3, #20]
 8006650:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006654:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006658:	d102      	bne.n	8006660 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1f2      	bne.n	8006646 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8006660:	4b07      	ldr	r3, [pc, #28]	; (8006680 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8006662:	695b      	ldr	r3, [r3, #20]
 8006664:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006668:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800666c:	d101      	bne.n	8006672 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e000      	b.n	8006674 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8006672:	2300      	movs	r3, #0
}
 8006674:	4618      	mov	r0, r3
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr
 8006680:	40007000 	.word	0x40007000
 8006684:	20000008 	.word	0x20000008
 8006688:	431bde83 	.word	0x431bde83

0800668c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af02      	add	r7, sp, #8
 8006692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006694:	f7fe f98e 	bl	80049b4 <HAL_GetTick>
 8006698:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d101      	bne.n	80066a4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e063      	b.n	800676c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10b      	bne.n	80066c8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f7fd f9a9 	bl	8003a10 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80066be:	f241 3188 	movw	r1, #5000	; 0x1388
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 faf7 	bl	8006cb6 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	3b01      	subs	r3, #1
 80066d8:	021a      	lsls	r2, r3, #8
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e6:	9300      	str	r3, [sp, #0]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2200      	movs	r2, #0
 80066ec:	2120      	movs	r1, #32
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 faef 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 80066f4:	4603      	mov	r3, r0
 80066f6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80066f8:	7afb      	ldrb	r3, [r7, #11]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d131      	bne.n	8006762 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006708:	f023 0310 	bic.w	r3, r3, #16
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	6852      	ldr	r2, [r2, #4]
 8006710:	0611      	lsls	r1, r2, #24
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	68d2      	ldr	r2, [r2, #12]
 8006716:	4311      	orrs	r1, r2
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	6812      	ldr	r2, [r2, #0]
 800671c:	430b      	orrs	r3, r1
 800671e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685a      	ldr	r2, [r3, #4]
 8006726:	4b13      	ldr	r3, [pc, #76]	; (8006774 <HAL_QSPI_Init+0xe8>)
 8006728:	4013      	ands	r3, r2
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	6912      	ldr	r2, [r2, #16]
 800672e:	0411      	lsls	r1, r2, #16
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	6952      	ldr	r2, [r2, #20]
 8006734:	4311      	orrs	r1, r2
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	6992      	ldr	r2, [r2, #24]
 800673a:	4311      	orrs	r1, r2
 800673c:	687a      	ldr	r2, [r7, #4]
 800673e:	6812      	ldr	r2, [r2, #0]
 8006740:	430b      	orrs	r3, r1
 8006742:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f042 0201 	orr.w	r2, r2, #1
 8006752:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800676a:	7afb      	ldrb	r3, [r7, #11]
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}
 8006774:	ffe0f8fe 	.word	0xffe0f8fe

08006778 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e016      	b.n	80067b8 <HAL_QSPI_DeInit+0x40>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f022 0201 	bic.w	r2, r2, #1
 8006798:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fd f97c 	bl	8003a98 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3708      	adds	r7, #8
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b088      	sub	sp, #32
 80067c4:	af02      	add	r7, sp, #8
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80067cc:	f7fe f8f2 	bl	80049b4 <HAL_GetTick>
 80067d0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d101      	bne.n	80067e2 <HAL_QSPI_Command+0x22>
 80067de:	2302      	movs	r3, #2
 80067e0:	e048      	b.n	8006874 <HAL_QSPI_Command+0xb4>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2201      	movs	r2, #1
 80067e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d137      	bne.n	8006866 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2202      	movs	r2, #2
 8006800:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	9300      	str	r3, [sp, #0]
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	2200      	movs	r2, #0
 800680c:	2120      	movs	r1, #32
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	f000 fa5f 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 8006814:	4603      	mov	r3, r0
 8006816:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8006818:	7dfb      	ldrb	r3, [r7, #23]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d125      	bne.n	800686a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800681e:	2200      	movs	r2, #0
 8006820:	68b9      	ldr	r1, [r7, #8]
 8006822:	68f8      	ldr	r0, [r7, #12]
 8006824:	f000 fa8c 	bl	8006d40 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682c:	2b00      	cmp	r3, #0
 800682e:	d115      	bne.n	800685c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	2201      	movs	r2, #1
 8006838:	2102      	movs	r1, #2
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f000 fa49 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 8006840:	4603      	mov	r3, r0
 8006842:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8006844:	7dfb      	ldrb	r3, [r7, #23]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10f      	bne.n	800686a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2202      	movs	r2, #2
 8006850:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2201      	movs	r2, #1
 8006856:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800685a:	e006      	b.n	800686a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8006864:	e001      	b.n	800686a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8006866:	2302      	movs	r3, #2
 8006868:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8006872:	7dfb      	ldrb	r3, [r7, #23]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3718      	adds	r7, #24
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b08a      	sub	sp, #40	; 0x28
 8006880:	af02      	add	r7, sp, #8
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006888:	2300      	movs	r3, #0
 800688a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800688c:	f7fe f892 	bl	80049b4 <HAL_GetTick>
 8006890:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3320      	adds	r3, #32
 8006898:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d101      	bne.n	80068aa <HAL_QSPI_Transmit+0x2e>
 80068a6:	2302      	movs	r3, #2
 80068a8:	e07b      	b.n	80069a2 <HAL_QSPI_Transmit+0x126>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2201      	movs	r2, #1
 80068ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d16a      	bne.n	8006994 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2200      	movs	r2, #0
 80068c2:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d05b      	beq.n	8006982 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2212      	movs	r2, #18
 80068ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	1c5a      	adds	r2, r3, #1
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	691b      	ldr	r3, [r3, #16]
 80068e4:	1c5a      	adds	r2, r3, #1
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	68ba      	ldr	r2, [r7, #8]
 80068ee:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	695a      	ldr	r2, [r3, #20]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80068fe:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8006900:	e01b      	b.n	800693a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	9300      	str	r3, [sp, #0]
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	2201      	movs	r2, #1
 800690a:	2104      	movs	r1, #4
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f000 f9e0 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 8006912:	4603      	mov	r3, r0
 8006914:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8006916:	7ffb      	ldrb	r3, [r7, #31]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d113      	bne.n	8006944 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	69db      	ldr	r3, [r3, #28]
 8006920:	781a      	ldrb	r2, [r3, #0]
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	69db      	ldr	r3, [r3, #28]
 800692a:	1c5a      	adds	r2, r3, #1
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006934:	1e5a      	subs	r2, r3, #1
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1df      	bne.n	8006902 <HAL_QSPI_Transmit+0x86>
 8006942:	e000      	b.n	8006946 <HAL_QSPI_Transmit+0xca>
          break;
 8006944:	bf00      	nop
      }

      if (status == HAL_OK)
 8006946:	7ffb      	ldrb	r3, [r7, #31]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d115      	bne.n	8006978 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	9300      	str	r3, [sp, #0]
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	2201      	movs	r2, #1
 8006954:	2102      	movs	r1, #2
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	f000 f9bb 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 800695c:	4603      	mov	r3, r0
 800695e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8006960:	7ffb      	ldrb	r3, [r7, #31]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d108      	bne.n	8006978 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2202      	movs	r2, #2
 800696c:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 800696e:	68f8      	ldr	r0, [r7, #12]
 8006970:	f000 f934 	bl	8006bdc <HAL_QSPI_Abort>
 8006974:	4603      	mov	r3, r0
 8006976:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8006980:	e00a      	b.n	8006998 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006986:	f043 0208 	orr.w	r2, r3, #8
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	77fb      	strb	r3, [r7, #31]
 8006992:	e001      	b.n	8006998 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8006994:	2302      	movs	r3, #2
 8006996:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80069a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3720      	adds	r7, #32
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}

080069aa <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b08a      	sub	sp, #40	; 0x28
 80069ae:	af02      	add	r7, sp, #8
 80069b0:	60f8      	str	r0, [r7, #12]
 80069b2:	60b9      	str	r1, [r7, #8]
 80069b4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069b6:	2300      	movs	r3, #0
 80069b8:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80069ba:	f7fd fffb 	bl	80049b4 <HAL_GetTick>
 80069be:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	699b      	ldr	r3, [r3, #24]
 80069c6:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3320      	adds	r3, #32
 80069ce:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d101      	bne.n	80069e0 <HAL_QSPI_Receive+0x36>
 80069dc:	2302      	movs	r3, #2
 80069de:	e082      	b.n	8006ae6 <HAL_QSPI_Receive+0x13c>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d171      	bne.n	8006ad8 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2200      	movs	r2, #0
 80069f8:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d062      	beq.n	8006ac6 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2222      	movs	r2, #34	; 0x22
 8006a04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	1c5a      	adds	r2, r3, #1
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	691b      	ldr	r3, [r3, #16]
 8006a1a:	1c5a      	adds	r2, r3, #1
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	68ba      	ldr	r2, [r7, #8]
 8006a24:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	695b      	ldr	r3, [r3, #20]
 8006a2c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006a38:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8006a42:	e01c      	b.n	8006a7e <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	9300      	str	r3, [sp, #0]
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	2106      	movs	r1, #6
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f000 f93f 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 8006a54:	4603      	mov	r3, r0
 8006a56:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8006a58:	7ffb      	ldrb	r3, [r7, #31]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d114      	bne.n	8006a88 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a62:	693a      	ldr	r2, [r7, #16]
 8006a64:	7812      	ldrb	r2, [r2, #0]
 8006a66:	b2d2      	uxtb	r2, r2
 8006a68:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a6e:	1c5a      	adds	r2, r3, #1
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a78:	1e5a      	subs	r2, r3, #1
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1de      	bne.n	8006a44 <HAL_QSPI_Receive+0x9a>
 8006a86:	e000      	b.n	8006a8a <HAL_QSPI_Receive+0xe0>
          break;
 8006a88:	bf00      	nop
      }

      if (status == HAL_OK)
 8006a8a:	7ffb      	ldrb	r3, [r7, #31]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d115      	bne.n	8006abc <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	9300      	str	r3, [sp, #0]
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	2201      	movs	r2, #1
 8006a98:	2102      	movs	r1, #2
 8006a9a:	68f8      	ldr	r0, [r7, #12]
 8006a9c:	f000 f919 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8006aa4:	7ffb      	ldrb	r3, [r7, #31]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d108      	bne.n	8006abc <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2202      	movs	r2, #2
 8006ab0:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 8006ab2:	68f8      	ldr	r0, [r7, #12]
 8006ab4:	f000 f892 	bl	8006bdc <HAL_QSPI_Abort>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8006ac4:	e00a      	b.n	8006adc <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aca:	f043 0208 	orr.w	r2, r3, #8
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	77fb      	strb	r3, [r7, #31]
 8006ad6:	e001      	b.n	8006adc <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 8006ad8:	2302      	movs	r3, #2
 8006ada:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8006ae4:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3720      	adds	r7, #32
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b088      	sub	sp, #32
 8006af2:	af02      	add	r7, sp, #8
 8006af4:	60f8      	str	r0, [r7, #12]
 8006af6:	60b9      	str	r1, [r7, #8]
 8006af8:	607a      	str	r2, [r7, #4]
 8006afa:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006afc:	f7fd ff5a 	bl	80049b4 <HAL_GetTick>
 8006b00:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d101      	bne.n	8006b12 <HAL_QSPI_AutoPolling+0x24>
 8006b0e:	2302      	movs	r3, #2
 8006b10:	e060      	b.n	8006bd4 <HAL_QSPI_AutoPolling+0xe6>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2201      	movs	r2, #1
 8006b16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d14f      	bne.n	8006bc6 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2242      	movs	r2, #66	; 0x42
 8006b30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	2120      	movs	r1, #32
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 f8c7 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 8006b44:	4603      	mov	r3, r0
 8006b46:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8006b48:	7dfb      	ldrb	r3, [r7, #23]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d13d      	bne.n	8006bca <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	6812      	ldr	r2, [r2, #0]
 8006b56:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	6852      	ldr	r2, [r2, #4]
 8006b60:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	6892      	ldr	r2, [r2, #8]
 8006b6a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	691b      	ldr	r3, [r3, #16]
 8006b7a:	431a      	orrs	r2, r3
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006b84:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68da      	ldr	r2, [r3, #12]
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006b8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006b92:	68b9      	ldr	r1, [r7, #8]
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f000 f8d3 	bl	8006d40 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	9300      	str	r3, [sp, #0]
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	2108      	movs	r1, #8
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f000 f894 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 8006baa:	4603      	mov	r3, r0
 8006bac:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8006bae:	7dfb      	ldrb	r3, [r7, #23]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d10a      	bne.n	8006bca <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2208      	movs	r2, #8
 8006bba:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8006bc4:	e001      	b.n	8006bca <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8006bc6:	2302      	movs	r3, #2
 8006bc8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8006bd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3718      	adds	r7, #24
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af02      	add	r7, sp, #8
 8006be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006be4:	2300      	movs	r3, #0
 8006be6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8006be8:	f7fd fee4 	bl	80049b4 <HAL_GetTick>
 8006bec:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	f003 0302 	and.w	r3, r3, #2
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d056      	beq.n	8006cac <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0304 	and.w	r3, r3, #4
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d017      	beq.n	8006c44 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f022 0204 	bic.w	r2, r2, #4
 8006c22:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f7ff f863 	bl	8005cf4 <HAL_DMA_Abort>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8006c32:	7bfb      	ldrb	r3, [r7, #15]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d005      	beq.n	8006c44 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c3c:	f043 0204 	orr.w	r2, r3, #4
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f042 0202 	orr.w	r2, r2, #2
 8006c52:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c58:	9300      	str	r3, [sp, #0]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	2102      	movs	r1, #2
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 f836 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 8006c66:	4603      	mov	r3, r0
 8006c68:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006c6a:	7bfb      	ldrb	r3, [r7, #15]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d10e      	bne.n	8006c8e <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2202      	movs	r2, #2
 8006c76:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c7c:	9300      	str	r3, [sp, #0]
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	2200      	movs	r2, #0
 8006c82:	2120      	movs	r1, #32
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 f824 	bl	8006cd2 <QSPI_WaitFlagStateUntilTimeout>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006c8e:	7bfb      	ldrb	r3, [r7, #15]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10b      	bne.n	8006cac <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	695a      	ldr	r2, [r3, #20]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8006ca2:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8006cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b083      	sub	sp, #12
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006cc6:	bf00      	nop
 8006cc8:	370c      	adds	r7, #12
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd0:	4770      	bx	lr

08006cd2 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006cd2:	b580      	push	{r7, lr}
 8006cd4:	b084      	sub	sp, #16
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	60f8      	str	r0, [r7, #12]
 8006cda:	60b9      	str	r1, [r7, #8]
 8006cdc:	603b      	str	r3, [r7, #0]
 8006cde:	4613      	mov	r3, r2
 8006ce0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006ce2:	e01a      	b.n	8006d1a <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cea:	d016      	beq.n	8006d1a <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cec:	f7fd fe62 	bl	80049b4 <HAL_GetTick>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	1ad3      	subs	r3, r2, r3
 8006cf6:	69ba      	ldr	r2, [r7, #24]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d302      	bcc.n	8006d02 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d10b      	bne.n	8006d1a <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2204      	movs	r2, #4
 8006d06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d0e:	f043 0201 	orr.w	r2, r3, #1
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e00e      	b.n	8006d38 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689a      	ldr	r2, [r3, #8]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	4013      	ands	r3, r2
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	bf14      	ite	ne
 8006d28:	2301      	movne	r3, #1
 8006d2a:	2300      	moveq	r3, #0
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	461a      	mov	r2, r3
 8006d30:	79fb      	ldrb	r3, [r7, #7]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d1d6      	bne.n	8006ce4 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d36:	2300      	movs	r3, #0
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3710      	adds	r7, #16
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b085      	sub	sp, #20
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d009      	beq.n	8006d68 <QSPI_Config+0x28>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006d5a:	d005      	beq.n	8006d68 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	3a01      	subs	r2, #1
 8006d66:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	699b      	ldr	r3, [r3, #24]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f000 80b9 	beq.w	8006ee4 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d05f      	beq.n	8006e3a <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68ba      	ldr	r2, [r7, #8]
 8006d80:	6892      	ldr	r2, [r2, #8]
 8006d82:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	69db      	ldr	r3, [r3, #28]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d031      	beq.n	8006df0 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d94:	431a      	orrs	r2, r3
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da0:	431a      	orrs	r2, r3
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	049b      	lsls	r3, r3, #18
 8006da8:	431a      	orrs	r2, r3
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	431a      	orrs	r2, r3
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	6a1b      	ldr	r3, [r3, #32]
 8006db4:	431a      	orrs	r2, r3
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	431a      	orrs	r2, r3
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	69db      	ldr	r3, [r3, #28]
 8006dc0:	431a      	orrs	r2, r3
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	431a      	orrs	r2, r3
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	ea42 0103 	orr.w	r1, r2, r3
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	430a      	orrs	r2, r1
 8006dd8:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006de0:	f000 812e 	beq.w	8007040 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68ba      	ldr	r2, [r7, #8]
 8006dea:	6852      	ldr	r2, [r2, #4]
 8006dec:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8006dee:	e127      	b.n	8007040 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df8:	431a      	orrs	r2, r3
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dfe:	431a      	orrs	r2, r3
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e04:	431a      	orrs	r2, r3
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	695b      	ldr	r3, [r3, #20]
 8006e0a:	049b      	lsls	r3, r3, #18
 8006e0c:	431a      	orrs	r2, r3
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	691b      	ldr	r3, [r3, #16]
 8006e12:	431a      	orrs	r2, r3
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	6a1b      	ldr	r3, [r3, #32]
 8006e18:	431a      	orrs	r2, r3
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	431a      	orrs	r2, r3
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	431a      	orrs	r2, r3
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	ea42 0103 	orr.w	r1, r2, r3
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	430a      	orrs	r2, r1
 8006e36:	615a      	str	r2, [r3, #20]
}
 8006e38:	e102      	b.n	8007040 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d02e      	beq.n	8006ea0 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e50:	431a      	orrs	r2, r3
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e56:	431a      	orrs	r2, r3
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	695b      	ldr	r3, [r3, #20]
 8006e5c:	049b      	lsls	r3, r3, #18
 8006e5e:	431a      	orrs	r2, r3
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	6a1b      	ldr	r3, [r3, #32]
 8006e64:	431a      	orrs	r2, r3
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	431a      	orrs	r2, r3
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	69db      	ldr	r3, [r3, #28]
 8006e70:	431a      	orrs	r2, r3
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	699b      	ldr	r3, [r3, #24]
 8006e76:	431a      	orrs	r2, r3
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	ea42 0103 	orr.w	r1, r2, r3
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	430a      	orrs	r2, r1
 8006e88:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006e90:	f000 80d6 	beq.w	8007040 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	68ba      	ldr	r2, [r7, #8]
 8006e9a:	6852      	ldr	r2, [r2, #4]
 8006e9c:	619a      	str	r2, [r3, #24]
}
 8006e9e:	e0cf      	b.n	8007040 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ea8:	431a      	orrs	r2, r3
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eae:	431a      	orrs	r2, r3
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb4:	431a      	orrs	r2, r3
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	049b      	lsls	r3, r3, #18
 8006ebc:	431a      	orrs	r2, r3
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	431a      	orrs	r2, r3
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	69db      	ldr	r3, [r3, #28]
 8006ec8:	431a      	orrs	r2, r3
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	699b      	ldr	r3, [r3, #24]
 8006ece:	431a      	orrs	r2, r3
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	ea42 0103 	orr.w	r1, r2, r3
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	430a      	orrs	r2, r1
 8006ee0:	615a      	str	r2, [r3, #20]
}
 8006ee2:	e0ad      	b.n	8007040 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	6a1b      	ldr	r3, [r3, #32]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d058      	beq.n	8006f9e <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68ba      	ldr	r2, [r7, #8]
 8006ef2:	6892      	ldr	r2, [r2, #8]
 8006ef4:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d02d      	beq.n	8006f5a <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f06:	431a      	orrs	r2, r3
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f0c:	431a      	orrs	r2, r3
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f12:	431a      	orrs	r2, r3
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	695b      	ldr	r3, [r3, #20]
 8006f18:	049b      	lsls	r3, r3, #18
 8006f1a:	431a      	orrs	r2, r3
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	431a      	orrs	r2, r3
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	6a1b      	ldr	r3, [r3, #32]
 8006f26:	431a      	orrs	r2, r3
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	431a      	orrs	r2, r3
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	69db      	ldr	r3, [r3, #28]
 8006f32:	431a      	orrs	r2, r3
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	699b      	ldr	r3, [r3, #24]
 8006f38:	ea42 0103 	orr.w	r1, r2, r3
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	687a      	ldr	r2, [r7, #4]
 8006f42:	430a      	orrs	r2, r1
 8006f44:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006f4c:	d078      	beq.n	8007040 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68ba      	ldr	r2, [r7, #8]
 8006f54:	6852      	ldr	r2, [r2, #4]
 8006f56:	619a      	str	r2, [r3, #24]
}
 8006f58:	e072      	b.n	8007040 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f62:	431a      	orrs	r2, r3
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f68:	431a      	orrs	r2, r3
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6e:	431a      	orrs	r2, r3
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	695b      	ldr	r3, [r3, #20]
 8006f74:	049b      	lsls	r3, r3, #18
 8006f76:	431a      	orrs	r2, r3
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	691b      	ldr	r3, [r3, #16]
 8006f7c:	431a      	orrs	r2, r3
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	6a1b      	ldr	r3, [r3, #32]
 8006f82:	431a      	orrs	r2, r3
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	69db      	ldr	r3, [r3, #28]
 8006f88:	431a      	orrs	r2, r3
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	699b      	ldr	r3, [r3, #24]
 8006f8e:	ea42 0103 	orr.w	r1, r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	615a      	str	r2, [r3, #20]
}
 8006f9c:	e050      	b.n	8007040 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	69db      	ldr	r3, [r3, #28]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d02a      	beq.n	8006ffc <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fae:	431a      	orrs	r2, r3
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fb4:	431a      	orrs	r2, r3
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fba:	431a      	orrs	r2, r3
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	695b      	ldr	r3, [r3, #20]
 8006fc0:	049b      	lsls	r3, r3, #18
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	6a1b      	ldr	r3, [r3, #32]
 8006fc8:	431a      	orrs	r2, r3
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	431a      	orrs	r2, r3
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	69db      	ldr	r3, [r3, #28]
 8006fd4:	431a      	orrs	r2, r3
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	699b      	ldr	r3, [r3, #24]
 8006fda:	ea42 0103 	orr.w	r1, r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	430a      	orrs	r2, r1
 8006fe6:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006fee:	d027      	beq.n	8007040 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	68ba      	ldr	r2, [r7, #8]
 8006ff6:	6852      	ldr	r2, [r2, #4]
 8006ff8:	619a      	str	r2, [r3, #24]
}
 8006ffa:	e021      	b.n	8007040 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007000:	2b00      	cmp	r3, #0
 8007002:	d01d      	beq.n	8007040 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800700c:	431a      	orrs	r2, r3
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007012:	431a      	orrs	r2, r3
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007018:	431a      	orrs	r2, r3
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	695b      	ldr	r3, [r3, #20]
 800701e:	049b      	lsls	r3, r3, #18
 8007020:	431a      	orrs	r2, r3
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	6a1b      	ldr	r3, [r3, #32]
 8007026:	431a      	orrs	r2, r3
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	69db      	ldr	r3, [r3, #28]
 800702c:	431a      	orrs	r2, r3
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	699b      	ldr	r3, [r3, #24]
 8007032:	ea42 0103 	orr.w	r1, r2, r3
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	430a      	orrs	r2, r1
 800703e:	615a      	str	r2, [r3, #20]
}
 8007040:	bf00      	nop
 8007042:	3714      	adds	r7, #20
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b088      	sub	sp, #32
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d101      	bne.n	800705e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e3d4      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800705e:	4ba1      	ldr	r3, [pc, #644]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f003 030c 	and.w	r3, r3, #12
 8007066:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007068:	4b9e      	ldr	r3, [pc, #632]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	f003 0303 	and.w	r3, r3, #3
 8007070:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0310 	and.w	r3, r3, #16
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 80e4 	beq.w	8007248 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d007      	beq.n	8007096 <HAL_RCC_OscConfig+0x4a>
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	2b0c      	cmp	r3, #12
 800708a:	f040 808b 	bne.w	80071a4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	2b01      	cmp	r3, #1
 8007092:	f040 8087 	bne.w	80071a4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007096:	4b93      	ldr	r3, [pc, #588]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 0302 	and.w	r3, r3, #2
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d005      	beq.n	80070ae <HAL_RCC_OscConfig+0x62>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d101      	bne.n	80070ae <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e3ac      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a1a      	ldr	r2, [r3, #32]
 80070b2:	4b8c      	ldr	r3, [pc, #560]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 0308 	and.w	r3, r3, #8
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d004      	beq.n	80070c8 <HAL_RCC_OscConfig+0x7c>
 80070be:	4b89      	ldr	r3, [pc, #548]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070c6:	e005      	b.n	80070d4 <HAL_RCC_OscConfig+0x88>
 80070c8:	4b86      	ldr	r3, [pc, #536]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80070ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070ce:	091b      	lsrs	r3, r3, #4
 80070d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d223      	bcs.n	8007120 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a1b      	ldr	r3, [r3, #32]
 80070dc:	4618      	mov	r0, r3
 80070de:	f000 fd73 	bl	8007bc8 <RCC_SetFlashLatencyFromMSIRange>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d001      	beq.n	80070ec <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e38d      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80070ec:	4b7d      	ldr	r3, [pc, #500]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a7c      	ldr	r2, [pc, #496]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80070f2:	f043 0308 	orr.w	r3, r3, #8
 80070f6:	6013      	str	r3, [r2, #0]
 80070f8:	4b7a      	ldr	r3, [pc, #488]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	4977      	ldr	r1, [pc, #476]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007106:	4313      	orrs	r3, r2
 8007108:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800710a:	4b76      	ldr	r3, [pc, #472]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	69db      	ldr	r3, [r3, #28]
 8007116:	021b      	lsls	r3, r3, #8
 8007118:	4972      	ldr	r1, [pc, #456]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800711a:	4313      	orrs	r3, r2
 800711c:	604b      	str	r3, [r1, #4]
 800711e:	e025      	b.n	800716c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007120:	4b70      	ldr	r3, [pc, #448]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a6f      	ldr	r2, [pc, #444]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007126:	f043 0308 	orr.w	r3, r3, #8
 800712a:	6013      	str	r3, [r2, #0]
 800712c:	4b6d      	ldr	r3, [pc, #436]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a1b      	ldr	r3, [r3, #32]
 8007138:	496a      	ldr	r1, [pc, #424]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800713a:	4313      	orrs	r3, r2
 800713c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800713e:	4b69      	ldr	r3, [pc, #420]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	69db      	ldr	r3, [r3, #28]
 800714a:	021b      	lsls	r3, r3, #8
 800714c:	4965      	ldr	r1, [pc, #404]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800714e:	4313      	orrs	r3, r2
 8007150:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d109      	bne.n	800716c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6a1b      	ldr	r3, [r3, #32]
 800715c:	4618      	mov	r0, r3
 800715e:	f000 fd33 	bl	8007bc8 <RCC_SetFlashLatencyFromMSIRange>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d001      	beq.n	800716c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	e34d      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800716c:	f000 fc36 	bl	80079dc <HAL_RCC_GetSysClockFreq>
 8007170:	4602      	mov	r2, r0
 8007172:	4b5c      	ldr	r3, [pc, #368]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	091b      	lsrs	r3, r3, #4
 8007178:	f003 030f 	and.w	r3, r3, #15
 800717c:	495a      	ldr	r1, [pc, #360]	; (80072e8 <HAL_RCC_OscConfig+0x29c>)
 800717e:	5ccb      	ldrb	r3, [r1, r3]
 8007180:	f003 031f 	and.w	r3, r3, #31
 8007184:	fa22 f303 	lsr.w	r3, r2, r3
 8007188:	4a58      	ldr	r2, [pc, #352]	; (80072ec <HAL_RCC_OscConfig+0x2a0>)
 800718a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800718c:	4b58      	ldr	r3, [pc, #352]	; (80072f0 <HAL_RCC_OscConfig+0x2a4>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4618      	mov	r0, r3
 8007192:	f7fc fd21 	bl	8003bd8 <HAL_InitTick>
 8007196:	4603      	mov	r3, r0
 8007198:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800719a:	7bfb      	ldrb	r3, [r7, #15]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d052      	beq.n	8007246 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80071a0:	7bfb      	ldrb	r3, [r7, #15]
 80071a2:	e331      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	699b      	ldr	r3, [r3, #24]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d032      	beq.n	8007212 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80071ac:	4b4d      	ldr	r3, [pc, #308]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a4c      	ldr	r2, [pc, #304]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80071b2:	f043 0301 	orr.w	r3, r3, #1
 80071b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80071b8:	f7fd fbfc 	bl	80049b4 <HAL_GetTick>
 80071bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80071be:	e008      	b.n	80071d2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80071c0:	f7fd fbf8 	bl	80049b4 <HAL_GetTick>
 80071c4:	4602      	mov	r2, r0
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	1ad3      	subs	r3, r2, r3
 80071ca:	2b02      	cmp	r3, #2
 80071cc:	d901      	bls.n	80071d2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80071ce:	2303      	movs	r3, #3
 80071d0:	e31a      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80071d2:	4b44      	ldr	r3, [pc, #272]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0302 	and.w	r3, r3, #2
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d0f0      	beq.n	80071c0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80071de:	4b41      	ldr	r3, [pc, #260]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a40      	ldr	r2, [pc, #256]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80071e4:	f043 0308 	orr.w	r3, r3, #8
 80071e8:	6013      	str	r3, [r2, #0]
 80071ea:	4b3e      	ldr	r3, [pc, #248]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
 80071f6:	493b      	ldr	r1, [pc, #236]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80071f8:	4313      	orrs	r3, r2
 80071fa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80071fc:	4b39      	ldr	r3, [pc, #228]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	69db      	ldr	r3, [r3, #28]
 8007208:	021b      	lsls	r3, r3, #8
 800720a:	4936      	ldr	r1, [pc, #216]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800720c:	4313      	orrs	r3, r2
 800720e:	604b      	str	r3, [r1, #4]
 8007210:	e01a      	b.n	8007248 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007212:	4b34      	ldr	r3, [pc, #208]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a33      	ldr	r2, [pc, #204]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007218:	f023 0301 	bic.w	r3, r3, #1
 800721c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800721e:	f7fd fbc9 	bl	80049b4 <HAL_GetTick>
 8007222:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007224:	e008      	b.n	8007238 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007226:	f7fd fbc5 	bl	80049b4 <HAL_GetTick>
 800722a:	4602      	mov	r2, r0
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	2b02      	cmp	r3, #2
 8007232:	d901      	bls.n	8007238 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8007234:	2303      	movs	r3, #3
 8007236:	e2e7      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007238:	4b2a      	ldr	r3, [pc, #168]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0302 	and.w	r3, r3, #2
 8007240:	2b00      	cmp	r3, #0
 8007242:	d1f0      	bne.n	8007226 <HAL_RCC_OscConfig+0x1da>
 8007244:	e000      	b.n	8007248 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007246:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 0301 	and.w	r3, r3, #1
 8007250:	2b00      	cmp	r3, #0
 8007252:	d074      	beq.n	800733e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	2b08      	cmp	r3, #8
 8007258:	d005      	beq.n	8007266 <HAL_RCC_OscConfig+0x21a>
 800725a:	69bb      	ldr	r3, [r7, #24]
 800725c:	2b0c      	cmp	r3, #12
 800725e:	d10e      	bne.n	800727e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	2b03      	cmp	r3, #3
 8007264:	d10b      	bne.n	800727e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007266:	4b1f      	ldr	r3, [pc, #124]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d064      	beq.n	800733c <HAL_RCC_OscConfig+0x2f0>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d160      	bne.n	800733c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e2c4      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007286:	d106      	bne.n	8007296 <HAL_RCC_OscConfig+0x24a>
 8007288:	4b16      	ldr	r3, [pc, #88]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a15      	ldr	r2, [pc, #84]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 800728e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	e01d      	b.n	80072d2 <HAL_RCC_OscConfig+0x286>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800729e:	d10c      	bne.n	80072ba <HAL_RCC_OscConfig+0x26e>
 80072a0:	4b10      	ldr	r3, [pc, #64]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a0f      	ldr	r2, [pc, #60]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80072a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072aa:	6013      	str	r3, [r2, #0]
 80072ac:	4b0d      	ldr	r3, [pc, #52]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a0c      	ldr	r2, [pc, #48]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80072b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072b6:	6013      	str	r3, [r2, #0]
 80072b8:	e00b      	b.n	80072d2 <HAL_RCC_OscConfig+0x286>
 80072ba:	4b0a      	ldr	r3, [pc, #40]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a09      	ldr	r2, [pc, #36]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80072c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072c4:	6013      	str	r3, [r2, #0]
 80072c6:	4b07      	ldr	r3, [pc, #28]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a06      	ldr	r2, [pc, #24]	; (80072e4 <HAL_RCC_OscConfig+0x298>)
 80072cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072d0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d01c      	beq.n	8007314 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072da:	f7fd fb6b 	bl	80049b4 <HAL_GetTick>
 80072de:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80072e0:	e011      	b.n	8007306 <HAL_RCC_OscConfig+0x2ba>
 80072e2:	bf00      	nop
 80072e4:	40021000 	.word	0x40021000
 80072e8:	08021438 	.word	0x08021438
 80072ec:	20000008 	.word	0x20000008
 80072f0:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072f4:	f7fd fb5e 	bl	80049b4 <HAL_GetTick>
 80072f8:	4602      	mov	r2, r0
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	2b64      	cmp	r3, #100	; 0x64
 8007300:	d901      	bls.n	8007306 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e280      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007306:	4baf      	ldr	r3, [pc, #700]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d0f0      	beq.n	80072f4 <HAL_RCC_OscConfig+0x2a8>
 8007312:	e014      	b.n	800733e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007314:	f7fd fb4e 	bl	80049b4 <HAL_GetTick>
 8007318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800731a:	e008      	b.n	800732e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800731c:	f7fd fb4a 	bl	80049b4 <HAL_GetTick>
 8007320:	4602      	mov	r2, r0
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	2b64      	cmp	r3, #100	; 0x64
 8007328:	d901      	bls.n	800732e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800732a:	2303      	movs	r3, #3
 800732c:	e26c      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800732e:	4ba5      	ldr	r3, [pc, #660]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1f0      	bne.n	800731c <HAL_RCC_OscConfig+0x2d0>
 800733a:	e000      	b.n	800733e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800733c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 0302 	and.w	r3, r3, #2
 8007346:	2b00      	cmp	r3, #0
 8007348:	d060      	beq.n	800740c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	2b04      	cmp	r3, #4
 800734e:	d005      	beq.n	800735c <HAL_RCC_OscConfig+0x310>
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	2b0c      	cmp	r3, #12
 8007354:	d119      	bne.n	800738a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	2b02      	cmp	r3, #2
 800735a:	d116      	bne.n	800738a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800735c:	4b99      	ldr	r3, [pc, #612]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007364:	2b00      	cmp	r3, #0
 8007366:	d005      	beq.n	8007374 <HAL_RCC_OscConfig+0x328>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d101      	bne.n	8007374 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	e249      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007374:	4b93      	ldr	r3, [pc, #588]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	061b      	lsls	r3, r3, #24
 8007382:	4990      	ldr	r1, [pc, #576]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007384:	4313      	orrs	r3, r2
 8007386:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007388:	e040      	b.n	800740c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d023      	beq.n	80073da <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007392:	4b8c      	ldr	r3, [pc, #560]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a8b      	ldr	r2, [pc, #556]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800739c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800739e:	f7fd fb09 	bl	80049b4 <HAL_GetTick>
 80073a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073a4:	e008      	b.n	80073b8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073a6:	f7fd fb05 	bl	80049b4 <HAL_GetTick>
 80073aa:	4602      	mov	r2, r0
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	1ad3      	subs	r3, r2, r3
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	d901      	bls.n	80073b8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80073b4:	2303      	movs	r3, #3
 80073b6:	e227      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073b8:	4b82      	ldr	r3, [pc, #520]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d0f0      	beq.n	80073a6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073c4:	4b7f      	ldr	r3, [pc, #508]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	691b      	ldr	r3, [r3, #16]
 80073d0:	061b      	lsls	r3, r3, #24
 80073d2:	497c      	ldr	r1, [pc, #496]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 80073d4:	4313      	orrs	r3, r2
 80073d6:	604b      	str	r3, [r1, #4]
 80073d8:	e018      	b.n	800740c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073da:	4b7a      	ldr	r3, [pc, #488]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a79      	ldr	r2, [pc, #484]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 80073e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073e6:	f7fd fae5 	bl	80049b4 <HAL_GetTick>
 80073ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80073ec:	e008      	b.n	8007400 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073ee:	f7fd fae1 	bl	80049b4 <HAL_GetTick>
 80073f2:	4602      	mov	r2, r0
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	1ad3      	subs	r3, r2, r3
 80073f8:	2b02      	cmp	r3, #2
 80073fa:	d901      	bls.n	8007400 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80073fc:	2303      	movs	r3, #3
 80073fe:	e203      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007400:	4b70      	ldr	r3, [pc, #448]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007408:	2b00      	cmp	r3, #0
 800740a:	d1f0      	bne.n	80073ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f003 0308 	and.w	r3, r3, #8
 8007414:	2b00      	cmp	r3, #0
 8007416:	d03c      	beq.n	8007492 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	695b      	ldr	r3, [r3, #20]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d01c      	beq.n	800745a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007420:	4b68      	ldr	r3, [pc, #416]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007422:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007426:	4a67      	ldr	r2, [pc, #412]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007428:	f043 0301 	orr.w	r3, r3, #1
 800742c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007430:	f7fd fac0 	bl	80049b4 <HAL_GetTick>
 8007434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007436:	e008      	b.n	800744a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007438:	f7fd fabc 	bl	80049b4 <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	2b02      	cmp	r3, #2
 8007444:	d901      	bls.n	800744a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007446:	2303      	movs	r3, #3
 8007448:	e1de      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800744a:	4b5e      	ldr	r3, [pc, #376]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 800744c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007450:	f003 0302 	and.w	r3, r3, #2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d0ef      	beq.n	8007438 <HAL_RCC_OscConfig+0x3ec>
 8007458:	e01b      	b.n	8007492 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800745a:	4b5a      	ldr	r3, [pc, #360]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 800745c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007460:	4a58      	ldr	r2, [pc, #352]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007462:	f023 0301 	bic.w	r3, r3, #1
 8007466:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800746a:	f7fd faa3 	bl	80049b4 <HAL_GetTick>
 800746e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007470:	e008      	b.n	8007484 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007472:	f7fd fa9f 	bl	80049b4 <HAL_GetTick>
 8007476:	4602      	mov	r2, r0
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	2b02      	cmp	r3, #2
 800747e:	d901      	bls.n	8007484 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007480:	2303      	movs	r3, #3
 8007482:	e1c1      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007484:	4b4f      	ldr	r3, [pc, #316]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007486:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800748a:	f003 0302 	and.w	r3, r3, #2
 800748e:	2b00      	cmp	r3, #0
 8007490:	d1ef      	bne.n	8007472 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0304 	and.w	r3, r3, #4
 800749a:	2b00      	cmp	r3, #0
 800749c:	f000 80a6 	beq.w	80075ec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074a0:	2300      	movs	r3, #0
 80074a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80074a4:	4b47      	ldr	r3, [pc, #284]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 80074a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10d      	bne.n	80074cc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074b0:	4b44      	ldr	r3, [pc, #272]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 80074b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074b4:	4a43      	ldr	r2, [pc, #268]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 80074b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074ba:	6593      	str	r3, [r2, #88]	; 0x58
 80074bc:	4b41      	ldr	r3, [pc, #260]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 80074be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074c4:	60bb      	str	r3, [r7, #8]
 80074c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074c8:	2301      	movs	r3, #1
 80074ca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074cc:	4b3e      	ldr	r3, [pc, #248]	; (80075c8 <HAL_RCC_OscConfig+0x57c>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d118      	bne.n	800750a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80074d8:	4b3b      	ldr	r3, [pc, #236]	; (80075c8 <HAL_RCC_OscConfig+0x57c>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a3a      	ldr	r2, [pc, #232]	; (80075c8 <HAL_RCC_OscConfig+0x57c>)
 80074de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074e4:	f7fd fa66 	bl	80049b4 <HAL_GetTick>
 80074e8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074ea:	e008      	b.n	80074fe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074ec:	f7fd fa62 	bl	80049b4 <HAL_GetTick>
 80074f0:	4602      	mov	r2, r0
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	2b02      	cmp	r3, #2
 80074f8:	d901      	bls.n	80074fe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80074fa:	2303      	movs	r3, #3
 80074fc:	e184      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074fe:	4b32      	ldr	r3, [pc, #200]	; (80075c8 <HAL_RCC_OscConfig+0x57c>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007506:	2b00      	cmp	r3, #0
 8007508:	d0f0      	beq.n	80074ec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	2b01      	cmp	r3, #1
 8007510:	d108      	bne.n	8007524 <HAL_RCC_OscConfig+0x4d8>
 8007512:	4b2c      	ldr	r3, [pc, #176]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007518:	4a2a      	ldr	r2, [pc, #168]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 800751a:	f043 0301 	orr.w	r3, r3, #1
 800751e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007522:	e024      	b.n	800756e <HAL_RCC_OscConfig+0x522>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	2b05      	cmp	r3, #5
 800752a:	d110      	bne.n	800754e <HAL_RCC_OscConfig+0x502>
 800752c:	4b25      	ldr	r3, [pc, #148]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 800752e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007532:	4a24      	ldr	r2, [pc, #144]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007534:	f043 0304 	orr.w	r3, r3, #4
 8007538:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800753c:	4b21      	ldr	r3, [pc, #132]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 800753e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007542:	4a20      	ldr	r2, [pc, #128]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007544:	f043 0301 	orr.w	r3, r3, #1
 8007548:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800754c:	e00f      	b.n	800756e <HAL_RCC_OscConfig+0x522>
 800754e:	4b1d      	ldr	r3, [pc, #116]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007550:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007554:	4a1b      	ldr	r2, [pc, #108]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007556:	f023 0301 	bic.w	r3, r3, #1
 800755a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800755e:	4b19      	ldr	r3, [pc, #100]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007560:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007564:	4a17      	ldr	r2, [pc, #92]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007566:	f023 0304 	bic.w	r3, r3, #4
 800756a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d016      	beq.n	80075a4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007576:	f7fd fa1d 	bl	80049b4 <HAL_GetTick>
 800757a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800757c:	e00a      	b.n	8007594 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800757e:	f7fd fa19 	bl	80049b4 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	f241 3288 	movw	r2, #5000	; 0x1388
 800758c:	4293      	cmp	r3, r2
 800758e:	d901      	bls.n	8007594 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8007590:	2303      	movs	r3, #3
 8007592:	e139      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007594:	4b0b      	ldr	r3, [pc, #44]	; (80075c4 <HAL_RCC_OscConfig+0x578>)
 8007596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800759a:	f003 0302 	and.w	r3, r3, #2
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d0ed      	beq.n	800757e <HAL_RCC_OscConfig+0x532>
 80075a2:	e01a      	b.n	80075da <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075a4:	f7fd fa06 	bl	80049b4 <HAL_GetTick>
 80075a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80075aa:	e00f      	b.n	80075cc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075ac:	f7fd fa02 	bl	80049b4 <HAL_GetTick>
 80075b0:	4602      	mov	r2, r0
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	1ad3      	subs	r3, r2, r3
 80075b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d906      	bls.n	80075cc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80075be:	2303      	movs	r3, #3
 80075c0:	e122      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
 80075c2:	bf00      	nop
 80075c4:	40021000 	.word	0x40021000
 80075c8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80075cc:	4b90      	ldr	r3, [pc, #576]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80075ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075d2:	f003 0302 	and.w	r3, r3, #2
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1e8      	bne.n	80075ac <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80075da:	7ffb      	ldrb	r3, [r7, #31]
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d105      	bne.n	80075ec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075e0:	4b8b      	ldr	r3, [pc, #556]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80075e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075e4:	4a8a      	ldr	r2, [pc, #552]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80075e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075ea:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 8108 	beq.w	8007806 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	f040 80d0 	bne.w	80077a0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007600:	4b83      	ldr	r3, [pc, #524]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	f003 0203 	and.w	r2, r3, #3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007610:	429a      	cmp	r2, r3
 8007612:	d130      	bne.n	8007676 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800761e:	3b01      	subs	r3, #1
 8007620:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007622:	429a      	cmp	r2, r3
 8007624:	d127      	bne.n	8007676 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007630:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007632:	429a      	cmp	r2, r3
 8007634:	d11f      	bne.n	8007676 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007640:	2a07      	cmp	r2, #7
 8007642:	bf14      	ite	ne
 8007644:	2201      	movne	r2, #1
 8007646:	2200      	moveq	r2, #0
 8007648:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800764a:	4293      	cmp	r3, r2
 800764c:	d113      	bne.n	8007676 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007658:	085b      	lsrs	r3, r3, #1
 800765a:	3b01      	subs	r3, #1
 800765c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800765e:	429a      	cmp	r2, r3
 8007660:	d109      	bne.n	8007676 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766c:	085b      	lsrs	r3, r3, #1
 800766e:	3b01      	subs	r3, #1
 8007670:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007672:	429a      	cmp	r2, r3
 8007674:	d06e      	beq.n	8007754 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	2b0c      	cmp	r3, #12
 800767a:	d069      	beq.n	8007750 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800767c:	4b64      	ldr	r3, [pc, #400]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007684:	2b00      	cmp	r3, #0
 8007686:	d105      	bne.n	8007694 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007688:	4b61      	ldr	r3, [pc, #388]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007690:	2b00      	cmp	r3, #0
 8007692:	d001      	beq.n	8007698 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	e0b7      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007698:	4b5d      	ldr	r3, [pc, #372]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a5c      	ldr	r2, [pc, #368]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 800769e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076a2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80076a4:	f7fd f986 	bl	80049b4 <HAL_GetTick>
 80076a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80076aa:	e008      	b.n	80076be <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076ac:	f7fd f982 	bl	80049b4 <HAL_GetTick>
 80076b0:	4602      	mov	r2, r0
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	d901      	bls.n	80076be <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e0a4      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80076be:	4b54      	ldr	r3, [pc, #336]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1f0      	bne.n	80076ac <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80076ca:	4b51      	ldr	r3, [pc, #324]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80076cc:	68da      	ldr	r2, [r3, #12]
 80076ce:	4b51      	ldr	r3, [pc, #324]	; (8007814 <HAL_RCC_OscConfig+0x7c8>)
 80076d0:	4013      	ands	r3, r2
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80076d6:	687a      	ldr	r2, [r7, #4]
 80076d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80076da:	3a01      	subs	r2, #1
 80076dc:	0112      	lsls	r2, r2, #4
 80076de:	4311      	orrs	r1, r2
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80076e4:	0212      	lsls	r2, r2, #8
 80076e6:	4311      	orrs	r1, r2
 80076e8:	687a      	ldr	r2, [r7, #4]
 80076ea:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80076ec:	0852      	lsrs	r2, r2, #1
 80076ee:	3a01      	subs	r2, #1
 80076f0:	0552      	lsls	r2, r2, #21
 80076f2:	4311      	orrs	r1, r2
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80076f8:	0852      	lsrs	r2, r2, #1
 80076fa:	3a01      	subs	r2, #1
 80076fc:	0652      	lsls	r2, r2, #25
 80076fe:	4311      	orrs	r1, r2
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007704:	0912      	lsrs	r2, r2, #4
 8007706:	0452      	lsls	r2, r2, #17
 8007708:	430a      	orrs	r2, r1
 800770a:	4941      	ldr	r1, [pc, #260]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 800770c:	4313      	orrs	r3, r2
 800770e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007710:	4b3f      	ldr	r3, [pc, #252]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a3e      	ldr	r2, [pc, #248]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007716:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800771a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800771c:	4b3c      	ldr	r3, [pc, #240]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	4a3b      	ldr	r2, [pc, #236]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007722:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007726:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007728:	f7fd f944 	bl	80049b4 <HAL_GetTick>
 800772c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800772e:	e008      	b.n	8007742 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007730:	f7fd f940 	bl	80049b4 <HAL_GetTick>
 8007734:	4602      	mov	r2, r0
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	2b02      	cmp	r3, #2
 800773c:	d901      	bls.n	8007742 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800773e:	2303      	movs	r3, #3
 8007740:	e062      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007742:	4b33      	ldr	r3, [pc, #204]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d0f0      	beq.n	8007730 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800774e:	e05a      	b.n	8007806 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e059      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007754:	4b2e      	ldr	r3, [pc, #184]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800775c:	2b00      	cmp	r3, #0
 800775e:	d152      	bne.n	8007806 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007760:	4b2b      	ldr	r3, [pc, #172]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a2a      	ldr	r2, [pc, #168]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007766:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800776a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800776c:	4b28      	ldr	r3, [pc, #160]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	4a27      	ldr	r2, [pc, #156]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007772:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007776:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007778:	f7fd f91c 	bl	80049b4 <HAL_GetTick>
 800777c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800777e:	e008      	b.n	8007792 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007780:	f7fd f918 	bl	80049b4 <HAL_GetTick>
 8007784:	4602      	mov	r2, r0
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	1ad3      	subs	r3, r2, r3
 800778a:	2b02      	cmp	r3, #2
 800778c:	d901      	bls.n	8007792 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800778e:	2303      	movs	r3, #3
 8007790:	e03a      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007792:	4b1f      	ldr	r3, [pc, #124]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800779a:	2b00      	cmp	r3, #0
 800779c:	d0f0      	beq.n	8007780 <HAL_RCC_OscConfig+0x734>
 800779e:	e032      	b.n	8007806 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	2b0c      	cmp	r3, #12
 80077a4:	d02d      	beq.n	8007802 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077a6:	4b1a      	ldr	r3, [pc, #104]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a19      	ldr	r2, [pc, #100]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80077ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80077b0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80077b2:	4b17      	ldr	r3, [pc, #92]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d105      	bne.n	80077ca <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80077be:	4b14      	ldr	r3, [pc, #80]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	4a13      	ldr	r2, [pc, #76]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80077c4:	f023 0303 	bic.w	r3, r3, #3
 80077c8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80077ca:	4b11      	ldr	r3, [pc, #68]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80077cc:	68db      	ldr	r3, [r3, #12]
 80077ce:	4a10      	ldr	r2, [pc, #64]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80077d0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80077d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077d8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077da:	f7fd f8eb 	bl	80049b4 <HAL_GetTick>
 80077de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077e0:	e008      	b.n	80077f4 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077e2:	f7fd f8e7 	bl	80049b4 <HAL_GetTick>
 80077e6:	4602      	mov	r2, r0
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	1ad3      	subs	r3, r2, r3
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	d901      	bls.n	80077f4 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e009      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077f4:	4b06      	ldr	r3, [pc, #24]	; (8007810 <HAL_RCC_OscConfig+0x7c4>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d1f0      	bne.n	80077e2 <HAL_RCC_OscConfig+0x796>
 8007800:	e001      	b.n	8007806 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e000      	b.n	8007808 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3720      	adds	r7, #32
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	40021000 	.word	0x40021000
 8007814:	f99d808c 	.word	0xf99d808c

08007818 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d101      	bne.n	800782c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	e0c8      	b.n	80079be <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800782c:	4b66      	ldr	r3, [pc, #408]	; (80079c8 <HAL_RCC_ClockConfig+0x1b0>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0307 	and.w	r3, r3, #7
 8007834:	683a      	ldr	r2, [r7, #0]
 8007836:	429a      	cmp	r2, r3
 8007838:	d910      	bls.n	800785c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800783a:	4b63      	ldr	r3, [pc, #396]	; (80079c8 <HAL_RCC_ClockConfig+0x1b0>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f023 0207 	bic.w	r2, r3, #7
 8007842:	4961      	ldr	r1, [pc, #388]	; (80079c8 <HAL_RCC_ClockConfig+0x1b0>)
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	4313      	orrs	r3, r2
 8007848:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800784a:	4b5f      	ldr	r3, [pc, #380]	; (80079c8 <HAL_RCC_ClockConfig+0x1b0>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f003 0307 	and.w	r3, r3, #7
 8007852:	683a      	ldr	r2, [r7, #0]
 8007854:	429a      	cmp	r2, r3
 8007856:	d001      	beq.n	800785c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	e0b0      	b.n	80079be <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 0301 	and.w	r3, r3, #1
 8007864:	2b00      	cmp	r3, #0
 8007866:	d04c      	beq.n	8007902 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	2b03      	cmp	r3, #3
 800786e:	d107      	bne.n	8007880 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007870:	4b56      	ldr	r3, [pc, #344]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007878:	2b00      	cmp	r3, #0
 800787a:	d121      	bne.n	80078c0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	e09e      	b.n	80079be <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	2b02      	cmp	r3, #2
 8007886:	d107      	bne.n	8007898 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007888:	4b50      	ldr	r3, [pc, #320]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007890:	2b00      	cmp	r3, #0
 8007892:	d115      	bne.n	80078c0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e092      	b.n	80079be <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d107      	bne.n	80078b0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80078a0:	4b4a      	ldr	r3, [pc, #296]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 0302 	and.w	r3, r3, #2
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d109      	bne.n	80078c0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	e086      	b.n	80079be <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078b0:	4b46      	ldr	r3, [pc, #280]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d101      	bne.n	80078c0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80078bc:	2301      	movs	r3, #1
 80078be:	e07e      	b.n	80079be <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80078c0:	4b42      	ldr	r3, [pc, #264]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	f023 0203 	bic.w	r2, r3, #3
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	493f      	ldr	r1, [pc, #252]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 80078ce:	4313      	orrs	r3, r2
 80078d0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078d2:	f7fd f86f 	bl	80049b4 <HAL_GetTick>
 80078d6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078d8:	e00a      	b.n	80078f0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078da:	f7fd f86b 	bl	80049b4 <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d901      	bls.n	80078f0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e066      	b.n	80079be <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078f0:	4b36      	ldr	r3, [pc, #216]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	f003 020c 	and.w	r2, r3, #12
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	429a      	cmp	r2, r3
 8007900:	d1eb      	bne.n	80078da <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 0302 	and.w	r3, r3, #2
 800790a:	2b00      	cmp	r3, #0
 800790c:	d008      	beq.n	8007920 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800790e:	4b2f      	ldr	r3, [pc, #188]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	492c      	ldr	r1, [pc, #176]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 800791c:	4313      	orrs	r3, r2
 800791e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007920:	4b29      	ldr	r3, [pc, #164]	; (80079c8 <HAL_RCC_ClockConfig+0x1b0>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0307 	and.w	r3, r3, #7
 8007928:	683a      	ldr	r2, [r7, #0]
 800792a:	429a      	cmp	r2, r3
 800792c:	d210      	bcs.n	8007950 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800792e:	4b26      	ldr	r3, [pc, #152]	; (80079c8 <HAL_RCC_ClockConfig+0x1b0>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f023 0207 	bic.w	r2, r3, #7
 8007936:	4924      	ldr	r1, [pc, #144]	; (80079c8 <HAL_RCC_ClockConfig+0x1b0>)
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	4313      	orrs	r3, r2
 800793c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800793e:	4b22      	ldr	r3, [pc, #136]	; (80079c8 <HAL_RCC_ClockConfig+0x1b0>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 0307 	and.w	r3, r3, #7
 8007946:	683a      	ldr	r2, [r7, #0]
 8007948:	429a      	cmp	r2, r3
 800794a:	d001      	beq.n	8007950 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e036      	b.n	80079be <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f003 0304 	and.w	r3, r3, #4
 8007958:	2b00      	cmp	r3, #0
 800795a:	d008      	beq.n	800796e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800795c:	4b1b      	ldr	r3, [pc, #108]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	4918      	ldr	r1, [pc, #96]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 800796a:	4313      	orrs	r3, r2
 800796c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0308 	and.w	r3, r3, #8
 8007976:	2b00      	cmp	r3, #0
 8007978:	d009      	beq.n	800798e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800797a:	4b14      	ldr	r3, [pc, #80]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	00db      	lsls	r3, r3, #3
 8007988:	4910      	ldr	r1, [pc, #64]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 800798a:	4313      	orrs	r3, r2
 800798c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800798e:	f000 f825 	bl	80079dc <HAL_RCC_GetSysClockFreq>
 8007992:	4602      	mov	r2, r0
 8007994:	4b0d      	ldr	r3, [pc, #52]	; (80079cc <HAL_RCC_ClockConfig+0x1b4>)
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	091b      	lsrs	r3, r3, #4
 800799a:	f003 030f 	and.w	r3, r3, #15
 800799e:	490c      	ldr	r1, [pc, #48]	; (80079d0 <HAL_RCC_ClockConfig+0x1b8>)
 80079a0:	5ccb      	ldrb	r3, [r1, r3]
 80079a2:	f003 031f 	and.w	r3, r3, #31
 80079a6:	fa22 f303 	lsr.w	r3, r2, r3
 80079aa:	4a0a      	ldr	r2, [pc, #40]	; (80079d4 <HAL_RCC_ClockConfig+0x1bc>)
 80079ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80079ae:	4b0a      	ldr	r3, [pc, #40]	; (80079d8 <HAL_RCC_ClockConfig+0x1c0>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4618      	mov	r0, r3
 80079b4:	f7fc f910 	bl	8003bd8 <HAL_InitTick>
 80079b8:	4603      	mov	r3, r0
 80079ba:	72fb      	strb	r3, [r7, #11]

  return status;
 80079bc:	7afb      	ldrb	r3, [r7, #11]
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3710      	adds	r7, #16
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	40022000 	.word	0x40022000
 80079cc:	40021000 	.word	0x40021000
 80079d0:	08021438 	.word	0x08021438
 80079d4:	20000008 	.word	0x20000008
 80079d8:	2000000c 	.word	0x2000000c

080079dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079dc:	b480      	push	{r7}
 80079de:	b089      	sub	sp, #36	; 0x24
 80079e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80079e2:	2300      	movs	r3, #0
 80079e4:	61fb      	str	r3, [r7, #28]
 80079e6:	2300      	movs	r3, #0
 80079e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079ea:	4b3e      	ldr	r3, [pc, #248]	; (8007ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f003 030c 	and.w	r3, r3, #12
 80079f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80079f4:	4b3b      	ldr	r3, [pc, #236]	; (8007ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	f003 0303 	and.w	r3, r3, #3
 80079fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d005      	beq.n	8007a10 <HAL_RCC_GetSysClockFreq+0x34>
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	2b0c      	cmp	r3, #12
 8007a08:	d121      	bne.n	8007a4e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d11e      	bne.n	8007a4e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007a10:	4b34      	ldr	r3, [pc, #208]	; (8007ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 0308 	and.w	r3, r3, #8
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d107      	bne.n	8007a2c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007a1c:	4b31      	ldr	r3, [pc, #196]	; (8007ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a22:	0a1b      	lsrs	r3, r3, #8
 8007a24:	f003 030f 	and.w	r3, r3, #15
 8007a28:	61fb      	str	r3, [r7, #28]
 8007a2a:	e005      	b.n	8007a38 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007a2c:	4b2d      	ldr	r3, [pc, #180]	; (8007ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	091b      	lsrs	r3, r3, #4
 8007a32:	f003 030f 	and.w	r3, r3, #15
 8007a36:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007a38:	4a2b      	ldr	r2, [pc, #172]	; (8007ae8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a40:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10d      	bne.n	8007a64 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007a48:	69fb      	ldr	r3, [r7, #28]
 8007a4a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007a4c:	e00a      	b.n	8007a64 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	2b04      	cmp	r3, #4
 8007a52:	d102      	bne.n	8007a5a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007a54:	4b25      	ldr	r3, [pc, #148]	; (8007aec <HAL_RCC_GetSysClockFreq+0x110>)
 8007a56:	61bb      	str	r3, [r7, #24]
 8007a58:	e004      	b.n	8007a64 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	2b08      	cmp	r3, #8
 8007a5e:	d101      	bne.n	8007a64 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007a60:	4b23      	ldr	r3, [pc, #140]	; (8007af0 <HAL_RCC_GetSysClockFreq+0x114>)
 8007a62:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	2b0c      	cmp	r3, #12
 8007a68:	d134      	bne.n	8007ad4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a6a:	4b1e      	ldr	r3, [pc, #120]	; (8007ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	f003 0303 	and.w	r3, r3, #3
 8007a72:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	2b02      	cmp	r3, #2
 8007a78:	d003      	beq.n	8007a82 <HAL_RCC_GetSysClockFreq+0xa6>
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	2b03      	cmp	r3, #3
 8007a7e:	d003      	beq.n	8007a88 <HAL_RCC_GetSysClockFreq+0xac>
 8007a80:	e005      	b.n	8007a8e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007a82:	4b1a      	ldr	r3, [pc, #104]	; (8007aec <HAL_RCC_GetSysClockFreq+0x110>)
 8007a84:	617b      	str	r3, [r7, #20]
      break;
 8007a86:	e005      	b.n	8007a94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007a88:	4b19      	ldr	r3, [pc, #100]	; (8007af0 <HAL_RCC_GetSysClockFreq+0x114>)
 8007a8a:	617b      	str	r3, [r7, #20]
      break;
 8007a8c:	e002      	b.n	8007a94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007a8e:	69fb      	ldr	r3, [r7, #28]
 8007a90:	617b      	str	r3, [r7, #20]
      break;
 8007a92:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a94:	4b13      	ldr	r3, [pc, #76]	; (8007ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	091b      	lsrs	r3, r3, #4
 8007a9a:	f003 0307 	and.w	r3, r3, #7
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007aa2:	4b10      	ldr	r3, [pc, #64]	; (8007ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	0a1b      	lsrs	r3, r3, #8
 8007aa8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007aac:	697a      	ldr	r2, [r7, #20]
 8007aae:	fb02 f203 	mul.w	r2, r2, r3
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ab8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007aba:	4b0a      	ldr	r3, [pc, #40]	; (8007ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	0e5b      	lsrs	r3, r3, #25
 8007ac0:	f003 0303 	and.w	r3, r3, #3
 8007ac4:	3301      	adds	r3, #1
 8007ac6:	005b      	lsls	r3, r3, #1
 8007ac8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007ad4:	69bb      	ldr	r3, [r7, #24]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3724      	adds	r7, #36	; 0x24
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	40021000 	.word	0x40021000
 8007ae8:	08021450 	.word	0x08021450
 8007aec:	00f42400 	.word	0x00f42400
 8007af0:	007a1200 	.word	0x007a1200

08007af4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007af4:	b480      	push	{r7}
 8007af6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007af8:	4b03      	ldr	r3, [pc, #12]	; (8007b08 <HAL_RCC_GetHCLKFreq+0x14>)
 8007afa:	681b      	ldr	r3, [r3, #0]
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	20000008 	.word	0x20000008

08007b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007b10:	f7ff fff0 	bl	8007af4 <HAL_RCC_GetHCLKFreq>
 8007b14:	4602      	mov	r2, r0
 8007b16:	4b06      	ldr	r3, [pc, #24]	; (8007b30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	0a1b      	lsrs	r3, r3, #8
 8007b1c:	f003 0307 	and.w	r3, r3, #7
 8007b20:	4904      	ldr	r1, [pc, #16]	; (8007b34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007b22:	5ccb      	ldrb	r3, [r1, r3]
 8007b24:	f003 031f 	and.w	r3, r3, #31
 8007b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	40021000 	.word	0x40021000
 8007b34:	08021448 	.word	0x08021448

08007b38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007b3c:	f7ff ffda 	bl	8007af4 <HAL_RCC_GetHCLKFreq>
 8007b40:	4602      	mov	r2, r0
 8007b42:	4b06      	ldr	r3, [pc, #24]	; (8007b5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	0adb      	lsrs	r3, r3, #11
 8007b48:	f003 0307 	and.w	r3, r3, #7
 8007b4c:	4904      	ldr	r1, [pc, #16]	; (8007b60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007b4e:	5ccb      	ldrb	r3, [r1, r3]
 8007b50:	f003 031f 	and.w	r3, r3, #31
 8007b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	bd80      	pop	{r7, pc}
 8007b5c:	40021000 	.word	0x40021000
 8007b60:	08021448 	.word	0x08021448

08007b64 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	220f      	movs	r2, #15
 8007b72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007b74:	4b12      	ldr	r3, [pc, #72]	; (8007bc0 <HAL_RCC_GetClockConfig+0x5c>)
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	f003 0203 	and.w	r2, r3, #3
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007b80:	4b0f      	ldr	r3, [pc, #60]	; (8007bc0 <HAL_RCC_GetClockConfig+0x5c>)
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007b8c:	4b0c      	ldr	r3, [pc, #48]	; (8007bc0 <HAL_RCC_GetClockConfig+0x5c>)
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007b98:	4b09      	ldr	r3, [pc, #36]	; (8007bc0 <HAL_RCC_GetClockConfig+0x5c>)
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	08db      	lsrs	r3, r3, #3
 8007b9e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007ba6:	4b07      	ldr	r3, [pc, #28]	; (8007bc4 <HAL_RCC_GetClockConfig+0x60>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f003 0207 	and.w	r2, r3, #7
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	601a      	str	r2, [r3, #0]
}
 8007bb2:	bf00      	nop
 8007bb4:	370c      	adds	r7, #12
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr
 8007bbe:	bf00      	nop
 8007bc0:	40021000 	.word	0x40021000
 8007bc4:	40022000 	.word	0x40022000

08007bc8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b086      	sub	sp, #24
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007bd4:	4b2a      	ldr	r3, [pc, #168]	; (8007c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d003      	beq.n	8007be8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007be0:	f7fe fca8 	bl	8006534 <HAL_PWREx_GetVoltageRange>
 8007be4:	6178      	str	r0, [r7, #20]
 8007be6:	e014      	b.n	8007c12 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007be8:	4b25      	ldr	r3, [pc, #148]	; (8007c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bec:	4a24      	ldr	r2, [pc, #144]	; (8007c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007bf2:	6593      	str	r3, [r2, #88]	; 0x58
 8007bf4:	4b22      	ldr	r3, [pc, #136]	; (8007c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bfc:	60fb      	str	r3, [r7, #12]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007c00:	f7fe fc98 	bl	8006534 <HAL_PWREx_GetVoltageRange>
 8007c04:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007c06:	4b1e      	ldr	r3, [pc, #120]	; (8007c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c0a:	4a1d      	ldr	r2, [pc, #116]	; (8007c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c10:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c18:	d10b      	bne.n	8007c32 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2b80      	cmp	r3, #128	; 0x80
 8007c1e:	d919      	bls.n	8007c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2ba0      	cmp	r3, #160	; 0xa0
 8007c24:	d902      	bls.n	8007c2c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007c26:	2302      	movs	r3, #2
 8007c28:	613b      	str	r3, [r7, #16]
 8007c2a:	e013      	b.n	8007c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	613b      	str	r3, [r7, #16]
 8007c30:	e010      	b.n	8007c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2b80      	cmp	r3, #128	; 0x80
 8007c36:	d902      	bls.n	8007c3e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007c38:	2303      	movs	r3, #3
 8007c3a:	613b      	str	r3, [r7, #16]
 8007c3c:	e00a      	b.n	8007c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2b80      	cmp	r3, #128	; 0x80
 8007c42:	d102      	bne.n	8007c4a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007c44:	2302      	movs	r3, #2
 8007c46:	613b      	str	r3, [r7, #16]
 8007c48:	e004      	b.n	8007c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2b70      	cmp	r3, #112	; 0x70
 8007c4e:	d101      	bne.n	8007c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007c50:	2301      	movs	r3, #1
 8007c52:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007c54:	4b0b      	ldr	r3, [pc, #44]	; (8007c84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f023 0207 	bic.w	r2, r3, #7
 8007c5c:	4909      	ldr	r1, [pc, #36]	; (8007c84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007c64:	4b07      	ldr	r3, [pc, #28]	; (8007c84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 0307 	and.w	r3, r3, #7
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d001      	beq.n	8007c76 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	e000      	b.n	8007c78 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	40021000 	.word	0x40021000
 8007c84:	40022000 	.word	0x40022000

08007c88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b086      	sub	sp, #24
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007c90:	2300      	movs	r3, #0
 8007c92:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007c94:	2300      	movs	r3, #0
 8007c96:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d041      	beq.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ca8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007cac:	d02a      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007cae:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007cb2:	d824      	bhi.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007cb4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007cb8:	d008      	beq.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007cba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007cbe:	d81e      	bhi.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00a      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007cc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007cc8:	d010      	beq.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007cca:	e018      	b.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007ccc:	4b86      	ldr	r3, [pc, #536]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007cce:	68db      	ldr	r3, [r3, #12]
 8007cd0:	4a85      	ldr	r2, [pc, #532]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007cd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cd6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007cd8:	e015      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	3304      	adds	r3, #4
 8007cde:	2100      	movs	r1, #0
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f000 fabb 	bl	800825c <RCCEx_PLLSAI1_Config>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007cea:	e00c      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	3320      	adds	r3, #32
 8007cf0:	2100      	movs	r1, #0
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f000 fba6 	bl	8008444 <RCCEx_PLLSAI2_Config>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007cfc:	e003      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	74fb      	strb	r3, [r7, #19]
      break;
 8007d02:	e000      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007d04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d06:	7cfb      	ldrb	r3, [r7, #19]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d10b      	bne.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d0c:	4b76      	ldr	r3, [pc, #472]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d1a:	4973      	ldr	r1, [pc, #460]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007d22:	e001      	b.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d24:	7cfb      	ldrb	r3, [r7, #19]
 8007d26:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d041      	beq.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d38:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007d3c:	d02a      	beq.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007d3e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007d42:	d824      	bhi.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007d44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d48:	d008      	beq.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007d4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d4e:	d81e      	bhi.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00a      	beq.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8007d54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007d58:	d010      	beq.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007d5a:	e018      	b.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007d5c:	4b62      	ldr	r3, [pc, #392]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	4a61      	ldr	r2, [pc, #388]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007d62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d66:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007d68:	e015      	b.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	3304      	adds	r3, #4
 8007d6e:	2100      	movs	r1, #0
 8007d70:	4618      	mov	r0, r3
 8007d72:	f000 fa73 	bl	800825c <RCCEx_PLLSAI1_Config>
 8007d76:	4603      	mov	r3, r0
 8007d78:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007d7a:	e00c      	b.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	3320      	adds	r3, #32
 8007d80:	2100      	movs	r1, #0
 8007d82:	4618      	mov	r0, r3
 8007d84:	f000 fb5e 	bl	8008444 <RCCEx_PLLSAI2_Config>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007d8c:	e003      	b.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	74fb      	strb	r3, [r7, #19]
      break;
 8007d92:	e000      	b.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007d94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d96:	7cfb      	ldrb	r3, [r7, #19]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10b      	bne.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007d9c:	4b52      	ldr	r3, [pc, #328]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007da2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007daa:	494f      	ldr	r1, [pc, #316]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007db2:	e001      	b.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007db4:	7cfb      	ldrb	r3, [r7, #19]
 8007db6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f000 80a0 	beq.w	8007f06 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007dca:	4b47      	ldr	r3, [pc, #284]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d101      	bne.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x152>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e000      	b.n	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x154>
 8007dda:	2300      	movs	r3, #0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d00d      	beq.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007de0:	4b41      	ldr	r3, [pc, #260]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007de4:	4a40      	ldr	r2, [pc, #256]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007de6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dea:	6593      	str	r3, [r2, #88]	; 0x58
 8007dec:	4b3e      	ldr	r3, [pc, #248]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007df4:	60bb      	str	r3, [r7, #8]
 8007df6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007dfc:	4b3b      	ldr	r3, [pc, #236]	; (8007eec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a3a      	ldr	r2, [pc, #232]	; (8007eec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007e02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e06:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e08:	f7fc fdd4 	bl	80049b4 <HAL_GetTick>
 8007e0c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e0e:	e009      	b.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e10:	f7fc fdd0 	bl	80049b4 <HAL_GetTick>
 8007e14:	4602      	mov	r2, r0
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	1ad3      	subs	r3, r2, r3
 8007e1a:	2b02      	cmp	r3, #2
 8007e1c:	d902      	bls.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007e1e:	2303      	movs	r3, #3
 8007e20:	74fb      	strb	r3, [r7, #19]
        break;
 8007e22:	e005      	b.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e24:	4b31      	ldr	r3, [pc, #196]	; (8007eec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d0ef      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007e30:	7cfb      	ldrb	r3, [r7, #19]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d15c      	bne.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007e36:	4b2c      	ldr	r3, [pc, #176]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e40:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d01f      	beq.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d019      	beq.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007e54:	4b24      	ldr	r3, [pc, #144]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e5e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007e60:	4b21      	ldr	r3, [pc, #132]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e66:	4a20      	ldr	r2, [pc, #128]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007e70:	4b1d      	ldr	r3, [pc, #116]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e76:	4a1c      	ldr	r2, [pc, #112]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007e80:	4a19      	ldr	r2, [pc, #100]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	f003 0301 	and.w	r3, r3, #1
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d016      	beq.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e92:	f7fc fd8f 	bl	80049b4 <HAL_GetTick>
 8007e96:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e98:	e00b      	b.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e9a:	f7fc fd8b 	bl	80049b4 <HAL_GetTick>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	1ad3      	subs	r3, r2, r3
 8007ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d902      	bls.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007eac:	2303      	movs	r3, #3
 8007eae:	74fb      	strb	r3, [r7, #19]
            break;
 8007eb0:	e006      	b.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007eb2:	4b0d      	ldr	r3, [pc, #52]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eb8:	f003 0302 	and.w	r3, r3, #2
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d0ec      	beq.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007ec0:	7cfb      	ldrb	r3, [r7, #19]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d10c      	bne.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ec6:	4b08      	ldr	r3, [pc, #32]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ecc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ed6:	4904      	ldr	r1, [pc, #16]	; (8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007ede:	e009      	b.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007ee0:	7cfb      	ldrb	r3, [r7, #19]
 8007ee2:	74bb      	strb	r3, [r7, #18]
 8007ee4:	e006      	b.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8007ee6:	bf00      	nop
 8007ee8:	40021000 	.word	0x40021000
 8007eec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ef0:	7cfb      	ldrb	r3, [r7, #19]
 8007ef2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007ef4:	7c7b      	ldrb	r3, [r7, #17]
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d105      	bne.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007efa:	4b9e      	ldr	r3, [pc, #632]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007efe:	4a9d      	ldr	r2, [pc, #628]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f04:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f003 0301 	and.w	r3, r3, #1
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d00a      	beq.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f12:	4b98      	ldr	r3, [pc, #608]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f18:	f023 0203 	bic.w	r2, r3, #3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f20:	4994      	ldr	r1, [pc, #592]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f22:	4313      	orrs	r3, r2
 8007f24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 0302 	and.w	r3, r3, #2
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00a      	beq.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f34:	4b8f      	ldr	r3, [pc, #572]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f3a:	f023 020c 	bic.w	r2, r3, #12
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f42:	498c      	ldr	r1, [pc, #560]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f44:	4313      	orrs	r3, r2
 8007f46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f003 0304 	and.w	r3, r3, #4
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00a      	beq.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007f56:	4b87      	ldr	r3, [pc, #540]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f5c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f64:	4983      	ldr	r1, [pc, #524]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f66:	4313      	orrs	r3, r2
 8007f68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f003 0308 	and.w	r3, r3, #8
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d00a      	beq.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007f78:	4b7e      	ldr	r3, [pc, #504]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f7e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f86:	497b      	ldr	r1, [pc, #492]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0310 	and.w	r3, r3, #16
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00a      	beq.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007f9a:	4b76      	ldr	r3, [pc, #472]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fa0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fa8:	4972      	ldr	r1, [pc, #456]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007faa:	4313      	orrs	r3, r2
 8007fac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f003 0320 	and.w	r3, r3, #32
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d00a      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007fbc:	4b6d      	ldr	r3, [pc, #436]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fc2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fca:	496a      	ldr	r1, [pc, #424]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d00a      	beq.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007fde:	4b65      	ldr	r3, [pc, #404]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fe4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fec:	4961      	ldr	r1, [pc, #388]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00a      	beq.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008000:	4b5c      	ldr	r3, [pc, #368]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008006:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800800e:	4959      	ldr	r1, [pc, #356]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008010:	4313      	orrs	r3, r2
 8008012:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00a      	beq.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008022:	4b54      	ldr	r3, [pc, #336]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008024:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008028:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008030:	4950      	ldr	r1, [pc, #320]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008032:	4313      	orrs	r3, r2
 8008034:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008040:	2b00      	cmp	r3, #0
 8008042:	d00a      	beq.n	800805a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008044:	4b4b      	ldr	r3, [pc, #300]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800804a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008052:	4948      	ldr	r1, [pc, #288]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008054:	4313      	orrs	r3, r2
 8008056:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00a      	beq.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008066:	4b43      	ldr	r3, [pc, #268]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008068:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800806c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008074:	493f      	ldr	r1, [pc, #252]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008076:	4313      	orrs	r3, r2
 8008078:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008084:	2b00      	cmp	r3, #0
 8008086:	d028      	beq.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008088:	4b3a      	ldr	r3, [pc, #232]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800808a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800808e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008096:	4937      	ldr	r1, [pc, #220]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008098:	4313      	orrs	r3, r2
 800809a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80080a6:	d106      	bne.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080a8:	4b32      	ldr	r3, [pc, #200]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	4a31      	ldr	r2, [pc, #196]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080b2:	60d3      	str	r3, [r2, #12]
 80080b4:	e011      	b.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80080be:	d10c      	bne.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	3304      	adds	r3, #4
 80080c4:	2101      	movs	r1, #1
 80080c6:	4618      	mov	r0, r3
 80080c8:	f000 f8c8 	bl	800825c <RCCEx_PLLSAI1_Config>
 80080cc:	4603      	mov	r3, r0
 80080ce:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80080d0:	7cfb      	ldrb	r3, [r7, #19]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d001      	beq.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80080d6:	7cfb      	ldrb	r3, [r7, #19]
 80080d8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d028      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80080e6:	4b23      	ldr	r3, [pc, #140]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ec:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080f4:	491f      	ldr	r1, [pc, #124]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080f6:	4313      	orrs	r3, r2
 80080f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008100:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008104:	d106      	bne.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008106:	4b1b      	ldr	r3, [pc, #108]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	4a1a      	ldr	r2, [pc, #104]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800810c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008110:	60d3      	str	r3, [r2, #12]
 8008112:	e011      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008118:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800811c:	d10c      	bne.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	3304      	adds	r3, #4
 8008122:	2101      	movs	r1, #1
 8008124:	4618      	mov	r0, r3
 8008126:	f000 f899 	bl	800825c <RCCEx_PLLSAI1_Config>
 800812a:	4603      	mov	r3, r0
 800812c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800812e:	7cfb      	ldrb	r3, [r7, #19]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d001      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8008134:	7cfb      	ldrb	r3, [r7, #19]
 8008136:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008140:	2b00      	cmp	r3, #0
 8008142:	d02b      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008144:	4b0b      	ldr	r3, [pc, #44]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800814a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008152:	4908      	ldr	r1, [pc, #32]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008154:	4313      	orrs	r3, r2
 8008156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800815e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008162:	d109      	bne.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008164:	4b03      	ldr	r3, [pc, #12]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	4a02      	ldr	r2, [pc, #8]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800816a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800816e:	60d3      	str	r3, [r2, #12]
 8008170:	e014      	b.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8008172:	bf00      	nop
 8008174:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800817c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008180:	d10c      	bne.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	3304      	adds	r3, #4
 8008186:	2101      	movs	r1, #1
 8008188:	4618      	mov	r0, r3
 800818a:	f000 f867 	bl	800825c <RCCEx_PLLSAI1_Config>
 800818e:	4603      	mov	r3, r0
 8008190:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008192:	7cfb      	ldrb	r3, [r7, #19]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d001      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8008198:	7cfb      	ldrb	r3, [r7, #19]
 800819a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d02f      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80081a8:	4b2b      	ldr	r3, [pc, #172]	; (8008258 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80081aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081ae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081b6:	4928      	ldr	r1, [pc, #160]	; (8008258 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80081b8:	4313      	orrs	r3, r2
 80081ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80081c6:	d10d      	bne.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	3304      	adds	r3, #4
 80081cc:	2102      	movs	r1, #2
 80081ce:	4618      	mov	r0, r3
 80081d0:	f000 f844 	bl	800825c <RCCEx_PLLSAI1_Config>
 80081d4:	4603      	mov	r3, r0
 80081d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80081d8:	7cfb      	ldrb	r3, [r7, #19]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d014      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80081de:	7cfb      	ldrb	r3, [r7, #19]
 80081e0:	74bb      	strb	r3, [r7, #18]
 80081e2:	e011      	b.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081ec:	d10c      	bne.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	3320      	adds	r3, #32
 80081f2:	2102      	movs	r1, #2
 80081f4:	4618      	mov	r0, r3
 80081f6:	f000 f925 	bl	8008444 <RCCEx_PLLSAI2_Config>
 80081fa:	4603      	mov	r3, r0
 80081fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80081fe:	7cfb      	ldrb	r3, [r7, #19]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d001      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8008204:	7cfb      	ldrb	r3, [r7, #19]
 8008206:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d00a      	beq.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008214:	4b10      	ldr	r3, [pc, #64]	; (8008258 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800821a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008222:	490d      	ldr	r1, [pc, #52]	; (8008258 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008224:	4313      	orrs	r3, r2
 8008226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008232:	2b00      	cmp	r3, #0
 8008234:	d00b      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008236:	4b08      	ldr	r3, [pc, #32]	; (8008258 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800823c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008246:	4904      	ldr	r1, [pc, #16]	; (8008258 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008248:	4313      	orrs	r3, r2
 800824a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800824e:	7cbb      	ldrb	r3, [r7, #18]
}
 8008250:	4618      	mov	r0, r3
 8008252:	3718      	adds	r7, #24
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	40021000 	.word	0x40021000

0800825c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b084      	sub	sp, #16
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008266:	2300      	movs	r3, #0
 8008268:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800826a:	4b75      	ldr	r3, [pc, #468]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800826c:	68db      	ldr	r3, [r3, #12]
 800826e:	f003 0303 	and.w	r3, r3, #3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d018      	beq.n	80082a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008276:	4b72      	ldr	r3, [pc, #456]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008278:	68db      	ldr	r3, [r3, #12]
 800827a:	f003 0203 	and.w	r2, r3, #3
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	429a      	cmp	r2, r3
 8008284:	d10d      	bne.n	80082a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
       ||
 800828a:	2b00      	cmp	r3, #0
 800828c:	d009      	beq.n	80082a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800828e:	4b6c      	ldr	r3, [pc, #432]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	091b      	lsrs	r3, r3, #4
 8008294:	f003 0307 	and.w	r3, r3, #7
 8008298:	1c5a      	adds	r2, r3, #1
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	685b      	ldr	r3, [r3, #4]
       ||
 800829e:	429a      	cmp	r2, r3
 80082a0:	d047      	beq.n	8008332 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	73fb      	strb	r3, [r7, #15]
 80082a6:	e044      	b.n	8008332 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2b03      	cmp	r3, #3
 80082ae:	d018      	beq.n	80082e2 <RCCEx_PLLSAI1_Config+0x86>
 80082b0:	2b03      	cmp	r3, #3
 80082b2:	d825      	bhi.n	8008300 <RCCEx_PLLSAI1_Config+0xa4>
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d002      	beq.n	80082be <RCCEx_PLLSAI1_Config+0x62>
 80082b8:	2b02      	cmp	r3, #2
 80082ba:	d009      	beq.n	80082d0 <RCCEx_PLLSAI1_Config+0x74>
 80082bc:	e020      	b.n	8008300 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80082be:	4b60      	ldr	r3, [pc, #384]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f003 0302 	and.w	r3, r3, #2
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d11d      	bne.n	8008306 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082ce:	e01a      	b.n	8008306 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80082d0:	4b5b      	ldr	r3, [pc, #364]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d116      	bne.n	800830a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082e0:	e013      	b.n	800830a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80082e2:	4b57      	ldr	r3, [pc, #348]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d10f      	bne.n	800830e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80082ee:	4b54      	ldr	r3, [pc, #336]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d109      	bne.n	800830e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80082fe:	e006      	b.n	800830e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	73fb      	strb	r3, [r7, #15]
      break;
 8008304:	e004      	b.n	8008310 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008306:	bf00      	nop
 8008308:	e002      	b.n	8008310 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800830a:	bf00      	nop
 800830c:	e000      	b.n	8008310 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800830e:	bf00      	nop
    }

    if(status == HAL_OK)
 8008310:	7bfb      	ldrb	r3, [r7, #15]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10d      	bne.n	8008332 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008316:	4b4a      	ldr	r3, [pc, #296]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6819      	ldr	r1, [r3, #0]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	3b01      	subs	r3, #1
 8008328:	011b      	lsls	r3, r3, #4
 800832a:	430b      	orrs	r3, r1
 800832c:	4944      	ldr	r1, [pc, #272]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800832e:	4313      	orrs	r3, r2
 8008330:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008332:	7bfb      	ldrb	r3, [r7, #15]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d17d      	bne.n	8008434 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008338:	4b41      	ldr	r3, [pc, #260]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a40      	ldr	r2, [pc, #256]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800833e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008342:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008344:	f7fc fb36 	bl	80049b4 <HAL_GetTick>
 8008348:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800834a:	e009      	b.n	8008360 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800834c:	f7fc fb32 	bl	80049b4 <HAL_GetTick>
 8008350:	4602      	mov	r2, r0
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	1ad3      	subs	r3, r2, r3
 8008356:	2b02      	cmp	r3, #2
 8008358:	d902      	bls.n	8008360 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800835a:	2303      	movs	r3, #3
 800835c:	73fb      	strb	r3, [r7, #15]
        break;
 800835e:	e005      	b.n	800836c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008360:	4b37      	ldr	r3, [pc, #220]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008368:	2b00      	cmp	r3, #0
 800836a:	d1ef      	bne.n	800834c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800836c:	7bfb      	ldrb	r3, [r7, #15]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d160      	bne.n	8008434 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d111      	bne.n	800839c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008378:	4b31      	ldr	r3, [pc, #196]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800837a:	691b      	ldr	r3, [r3, #16]
 800837c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	6892      	ldr	r2, [r2, #8]
 8008388:	0211      	lsls	r1, r2, #8
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	68d2      	ldr	r2, [r2, #12]
 800838e:	0912      	lsrs	r2, r2, #4
 8008390:	0452      	lsls	r2, r2, #17
 8008392:	430a      	orrs	r2, r1
 8008394:	492a      	ldr	r1, [pc, #168]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008396:	4313      	orrs	r3, r2
 8008398:	610b      	str	r3, [r1, #16]
 800839a:	e027      	b.n	80083ec <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	2b01      	cmp	r3, #1
 80083a0:	d112      	bne.n	80083c8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80083a2:	4b27      	ldr	r3, [pc, #156]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80083aa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80083ae:	687a      	ldr	r2, [r7, #4]
 80083b0:	6892      	ldr	r2, [r2, #8]
 80083b2:	0211      	lsls	r1, r2, #8
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	6912      	ldr	r2, [r2, #16]
 80083b8:	0852      	lsrs	r2, r2, #1
 80083ba:	3a01      	subs	r2, #1
 80083bc:	0552      	lsls	r2, r2, #21
 80083be:	430a      	orrs	r2, r1
 80083c0:	491f      	ldr	r1, [pc, #124]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083c2:	4313      	orrs	r3, r2
 80083c4:	610b      	str	r3, [r1, #16]
 80083c6:	e011      	b.n	80083ec <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80083c8:	4b1d      	ldr	r3, [pc, #116]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083ca:	691b      	ldr	r3, [r3, #16]
 80083cc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80083d0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	6892      	ldr	r2, [r2, #8]
 80083d8:	0211      	lsls	r1, r2, #8
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	6952      	ldr	r2, [r2, #20]
 80083de:	0852      	lsrs	r2, r2, #1
 80083e0:	3a01      	subs	r2, #1
 80083e2:	0652      	lsls	r2, r2, #25
 80083e4:	430a      	orrs	r2, r1
 80083e6:	4916      	ldr	r1, [pc, #88]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083e8:	4313      	orrs	r3, r2
 80083ea:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80083ec:	4b14      	ldr	r3, [pc, #80]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a13      	ldr	r2, [pc, #76]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80083f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083f8:	f7fc fadc 	bl	80049b4 <HAL_GetTick>
 80083fc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80083fe:	e009      	b.n	8008414 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008400:	f7fc fad8 	bl	80049b4 <HAL_GetTick>
 8008404:	4602      	mov	r2, r0
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	1ad3      	subs	r3, r2, r3
 800840a:	2b02      	cmp	r3, #2
 800840c:	d902      	bls.n	8008414 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800840e:	2303      	movs	r3, #3
 8008410:	73fb      	strb	r3, [r7, #15]
          break;
 8008412:	e005      	b.n	8008420 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008414:	4b0a      	ldr	r3, [pc, #40]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800841c:	2b00      	cmp	r3, #0
 800841e:	d0ef      	beq.n	8008400 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8008420:	7bfb      	ldrb	r3, [r7, #15]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d106      	bne.n	8008434 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008426:	4b06      	ldr	r3, [pc, #24]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008428:	691a      	ldr	r2, [r3, #16]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	699b      	ldr	r3, [r3, #24]
 800842e:	4904      	ldr	r1, [pc, #16]	; (8008440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008430:	4313      	orrs	r3, r2
 8008432:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008434:	7bfb      	ldrb	r3, [r7, #15]
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	40021000 	.word	0x40021000

08008444 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800844e:	2300      	movs	r3, #0
 8008450:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008452:	4b6a      	ldr	r3, [pc, #424]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8008454:	68db      	ldr	r3, [r3, #12]
 8008456:	f003 0303 	and.w	r3, r3, #3
 800845a:	2b00      	cmp	r3, #0
 800845c:	d018      	beq.n	8008490 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800845e:	4b67      	ldr	r3, [pc, #412]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	f003 0203 	and.w	r2, r3, #3
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	429a      	cmp	r2, r3
 800846c:	d10d      	bne.n	800848a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
       ||
 8008472:	2b00      	cmp	r3, #0
 8008474:	d009      	beq.n	800848a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008476:	4b61      	ldr	r3, [pc, #388]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8008478:	68db      	ldr	r3, [r3, #12]
 800847a:	091b      	lsrs	r3, r3, #4
 800847c:	f003 0307 	and.w	r3, r3, #7
 8008480:	1c5a      	adds	r2, r3, #1
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	685b      	ldr	r3, [r3, #4]
       ||
 8008486:	429a      	cmp	r2, r3
 8008488:	d047      	beq.n	800851a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	73fb      	strb	r3, [r7, #15]
 800848e:	e044      	b.n	800851a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2b03      	cmp	r3, #3
 8008496:	d018      	beq.n	80084ca <RCCEx_PLLSAI2_Config+0x86>
 8008498:	2b03      	cmp	r3, #3
 800849a:	d825      	bhi.n	80084e8 <RCCEx_PLLSAI2_Config+0xa4>
 800849c:	2b01      	cmp	r3, #1
 800849e:	d002      	beq.n	80084a6 <RCCEx_PLLSAI2_Config+0x62>
 80084a0:	2b02      	cmp	r3, #2
 80084a2:	d009      	beq.n	80084b8 <RCCEx_PLLSAI2_Config+0x74>
 80084a4:	e020      	b.n	80084e8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80084a6:	4b55      	ldr	r3, [pc, #340]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 0302 	and.w	r3, r3, #2
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d11d      	bne.n	80084ee <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80084b2:	2301      	movs	r3, #1
 80084b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80084b6:	e01a      	b.n	80084ee <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80084b8:	4b50      	ldr	r3, [pc, #320]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d116      	bne.n	80084f2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80084c8:	e013      	b.n	80084f2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80084ca:	4b4c      	ldr	r3, [pc, #304]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d10f      	bne.n	80084f6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80084d6:	4b49      	ldr	r3, [pc, #292]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d109      	bne.n	80084f6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80084e6:	e006      	b.n	80084f6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	73fb      	strb	r3, [r7, #15]
      break;
 80084ec:	e004      	b.n	80084f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80084ee:	bf00      	nop
 80084f0:	e002      	b.n	80084f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80084f2:	bf00      	nop
 80084f4:	e000      	b.n	80084f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80084f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80084f8:	7bfb      	ldrb	r3, [r7, #15]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d10d      	bne.n	800851a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80084fe:	4b3f      	ldr	r3, [pc, #252]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8008500:	68db      	ldr	r3, [r3, #12]
 8008502:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6819      	ldr	r1, [r3, #0]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	3b01      	subs	r3, #1
 8008510:	011b      	lsls	r3, r3, #4
 8008512:	430b      	orrs	r3, r1
 8008514:	4939      	ldr	r1, [pc, #228]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8008516:	4313      	orrs	r3, r2
 8008518:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800851a:	7bfb      	ldrb	r3, [r7, #15]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d167      	bne.n	80085f0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008520:	4b36      	ldr	r3, [pc, #216]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a35      	ldr	r2, [pc, #212]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8008526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800852a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800852c:	f7fc fa42 	bl	80049b4 <HAL_GetTick>
 8008530:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008532:	e009      	b.n	8008548 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008534:	f7fc fa3e 	bl	80049b4 <HAL_GetTick>
 8008538:	4602      	mov	r2, r0
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	1ad3      	subs	r3, r2, r3
 800853e:	2b02      	cmp	r3, #2
 8008540:	d902      	bls.n	8008548 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	73fb      	strb	r3, [r7, #15]
        break;
 8008546:	e005      	b.n	8008554 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008548:	4b2c      	ldr	r3, [pc, #176]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008550:	2b00      	cmp	r3, #0
 8008552:	d1ef      	bne.n	8008534 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008554:	7bfb      	ldrb	r3, [r7, #15]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d14a      	bne.n	80085f0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d111      	bne.n	8008584 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008560:	4b26      	ldr	r3, [pc, #152]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8008562:	695b      	ldr	r3, [r3, #20]
 8008564:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008568:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800856c:	687a      	ldr	r2, [r7, #4]
 800856e:	6892      	ldr	r2, [r2, #8]
 8008570:	0211      	lsls	r1, r2, #8
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	68d2      	ldr	r2, [r2, #12]
 8008576:	0912      	lsrs	r2, r2, #4
 8008578:	0452      	lsls	r2, r2, #17
 800857a:	430a      	orrs	r2, r1
 800857c:	491f      	ldr	r1, [pc, #124]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 800857e:	4313      	orrs	r3, r2
 8008580:	614b      	str	r3, [r1, #20]
 8008582:	e011      	b.n	80085a8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008584:	4b1d      	ldr	r3, [pc, #116]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8008586:	695b      	ldr	r3, [r3, #20]
 8008588:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800858c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008590:	687a      	ldr	r2, [r7, #4]
 8008592:	6892      	ldr	r2, [r2, #8]
 8008594:	0211      	lsls	r1, r2, #8
 8008596:	687a      	ldr	r2, [r7, #4]
 8008598:	6912      	ldr	r2, [r2, #16]
 800859a:	0852      	lsrs	r2, r2, #1
 800859c:	3a01      	subs	r2, #1
 800859e:	0652      	lsls	r2, r2, #25
 80085a0:	430a      	orrs	r2, r1
 80085a2:	4916      	ldr	r1, [pc, #88]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80085a4:	4313      	orrs	r3, r2
 80085a6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80085a8:	4b14      	ldr	r3, [pc, #80]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a13      	ldr	r2, [pc, #76]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80085ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085b4:	f7fc f9fe 	bl	80049b4 <HAL_GetTick>
 80085b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80085ba:	e009      	b.n	80085d0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80085bc:	f7fc f9fa 	bl	80049b4 <HAL_GetTick>
 80085c0:	4602      	mov	r2, r0
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	1ad3      	subs	r3, r2, r3
 80085c6:	2b02      	cmp	r3, #2
 80085c8:	d902      	bls.n	80085d0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80085ca:	2303      	movs	r3, #3
 80085cc:	73fb      	strb	r3, [r7, #15]
          break;
 80085ce:	e005      	b.n	80085dc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80085d0:	4b0a      	ldr	r3, [pc, #40]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d0ef      	beq.n	80085bc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80085dc:	7bfb      	ldrb	r3, [r7, #15]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d106      	bne.n	80085f0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80085e2:	4b06      	ldr	r3, [pc, #24]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80085e4:	695a      	ldr	r2, [r3, #20]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	695b      	ldr	r3, [r3, #20]
 80085ea:	4904      	ldr	r1, [pc, #16]	; (80085fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80085ec:	4313      	orrs	r3, r2
 80085ee:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80085f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3710      	adds	r7, #16
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
 80085fa:	bf00      	nop
 80085fc:	40021000 	.word	0x40021000

08008600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b082      	sub	sp, #8
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d101      	bne.n	8008612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e049      	b.n	80086a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008618:	b2db      	uxtb	r3, r3
 800861a:	2b00      	cmp	r3, #0
 800861c:	d106      	bne.n	800862c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f7fb fa54 	bl	8003ad4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2202      	movs	r2, #2
 8008630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	3304      	adds	r3, #4
 800863c:	4619      	mov	r1, r3
 800863e:	4610      	mov	r0, r2
 8008640:	f000 fab6 	bl	8008bb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2201      	movs	r2, #1
 8008668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2201      	movs	r2, #1
 8008680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3708      	adds	r7, #8
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
	...

080086b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d001      	beq.n	80086c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	e04f      	b.n	8008768 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2202      	movs	r2, #2
 80086cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	68da      	ldr	r2, [r3, #12]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f042 0201 	orr.w	r2, r2, #1
 80086de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a23      	ldr	r2, [pc, #140]	; (8008774 <HAL_TIM_Base_Start_IT+0xc4>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d01d      	beq.n	8008726 <HAL_TIM_Base_Start_IT+0x76>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086f2:	d018      	beq.n	8008726 <HAL_TIM_Base_Start_IT+0x76>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a1f      	ldr	r2, [pc, #124]	; (8008778 <HAL_TIM_Base_Start_IT+0xc8>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d013      	beq.n	8008726 <HAL_TIM_Base_Start_IT+0x76>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a1e      	ldr	r2, [pc, #120]	; (800877c <HAL_TIM_Base_Start_IT+0xcc>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d00e      	beq.n	8008726 <HAL_TIM_Base_Start_IT+0x76>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a1c      	ldr	r2, [pc, #112]	; (8008780 <HAL_TIM_Base_Start_IT+0xd0>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d009      	beq.n	8008726 <HAL_TIM_Base_Start_IT+0x76>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a1b      	ldr	r2, [pc, #108]	; (8008784 <HAL_TIM_Base_Start_IT+0xd4>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d004      	beq.n	8008726 <HAL_TIM_Base_Start_IT+0x76>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a19      	ldr	r2, [pc, #100]	; (8008788 <HAL_TIM_Base_Start_IT+0xd8>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d115      	bne.n	8008752 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	689a      	ldr	r2, [r3, #8]
 800872c:	4b17      	ldr	r3, [pc, #92]	; (800878c <HAL_TIM_Base_Start_IT+0xdc>)
 800872e:	4013      	ands	r3, r2
 8008730:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2b06      	cmp	r3, #6
 8008736:	d015      	beq.n	8008764 <HAL_TIM_Base_Start_IT+0xb4>
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800873e:	d011      	beq.n	8008764 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f042 0201 	orr.w	r2, r2, #1
 800874e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008750:	e008      	b.n	8008764 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f042 0201 	orr.w	r2, r2, #1
 8008760:	601a      	str	r2, [r3, #0]
 8008762:	e000      	b.n	8008766 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008764:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3714      	adds	r7, #20
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr
 8008774:	40012c00 	.word	0x40012c00
 8008778:	40000400 	.word	0x40000400
 800877c:	40000800 	.word	0x40000800
 8008780:	40000c00 	.word	0x40000c00
 8008784:	40013400 	.word	0x40013400
 8008788:	40014000 	.word	0x40014000
 800878c:	00010007 	.word	0x00010007

08008790 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	691b      	ldr	r3, [r3, #16]
 800879e:	f003 0302 	and.w	r3, r3, #2
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d122      	bne.n	80087ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	68db      	ldr	r3, [r3, #12]
 80087ac:	f003 0302 	and.w	r3, r3, #2
 80087b0:	2b02      	cmp	r3, #2
 80087b2:	d11b      	bne.n	80087ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f06f 0202 	mvn.w	r2, #2
 80087bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2201      	movs	r2, #1
 80087c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	699b      	ldr	r3, [r3, #24]
 80087ca:	f003 0303 	and.w	r3, r3, #3
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d003      	beq.n	80087da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 f9ce 	bl	8008b74 <HAL_TIM_IC_CaptureCallback>
 80087d8:	e005      	b.n	80087e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 f9c0 	bl	8008b60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 f9d1 	bl	8008b88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	691b      	ldr	r3, [r3, #16]
 80087f2:	f003 0304 	and.w	r3, r3, #4
 80087f6:	2b04      	cmp	r3, #4
 80087f8:	d122      	bne.n	8008840 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	f003 0304 	and.w	r3, r3, #4
 8008804:	2b04      	cmp	r3, #4
 8008806:	d11b      	bne.n	8008840 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f06f 0204 	mvn.w	r2, #4
 8008810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2202      	movs	r2, #2
 8008816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	699b      	ldr	r3, [r3, #24]
 800881e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008822:	2b00      	cmp	r3, #0
 8008824:	d003      	beq.n	800882e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 f9a4 	bl	8008b74 <HAL_TIM_IC_CaptureCallback>
 800882c:	e005      	b.n	800883a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 f996 	bl	8008b60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f000 f9a7 	bl	8008b88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	f003 0308 	and.w	r3, r3, #8
 800884a:	2b08      	cmp	r3, #8
 800884c:	d122      	bne.n	8008894 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	f003 0308 	and.w	r3, r3, #8
 8008858:	2b08      	cmp	r3, #8
 800885a:	d11b      	bne.n	8008894 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f06f 0208 	mvn.w	r2, #8
 8008864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2204      	movs	r2, #4
 800886a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	69db      	ldr	r3, [r3, #28]
 8008872:	f003 0303 	and.w	r3, r3, #3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d003      	beq.n	8008882 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f97a 	bl	8008b74 <HAL_TIM_IC_CaptureCallback>
 8008880:	e005      	b.n	800888e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 f96c 	bl	8008b60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f000 f97d 	bl	8008b88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	f003 0310 	and.w	r3, r3, #16
 800889e:	2b10      	cmp	r3, #16
 80088a0:	d122      	bne.n	80088e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	f003 0310 	and.w	r3, r3, #16
 80088ac:	2b10      	cmp	r3, #16
 80088ae:	d11b      	bne.n	80088e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f06f 0210 	mvn.w	r2, #16
 80088b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2208      	movs	r2, #8
 80088be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	69db      	ldr	r3, [r3, #28]
 80088c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d003      	beq.n	80088d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 f950 	bl	8008b74 <HAL_TIM_IC_CaptureCallback>
 80088d4:	e005      	b.n	80088e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 f942 	bl	8008b60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 f953 	bl	8008b88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	f003 0301 	and.w	r3, r3, #1
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d10e      	bne.n	8008914 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	2b01      	cmp	r3, #1
 8008902:	d107      	bne.n	8008914 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f06f 0201 	mvn.w	r2, #1
 800890c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f7fa fa42 	bl	8002d98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	691b      	ldr	r3, [r3, #16]
 800891a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800891e:	2b80      	cmp	r3, #128	; 0x80
 8008920:	d10e      	bne.n	8008940 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	68db      	ldr	r3, [r3, #12]
 8008928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800892c:	2b80      	cmp	r3, #128	; 0x80
 800892e:	d107      	bne.n	8008940 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008938:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 fafe 	bl	8008f3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800894a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800894e:	d10e      	bne.n	800896e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800895a:	2b80      	cmp	r3, #128	; 0x80
 800895c:	d107      	bne.n	800896e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008966:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	f000 faf1 	bl	8008f50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008978:	2b40      	cmp	r3, #64	; 0x40
 800897a:	d10e      	bne.n	800899a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	68db      	ldr	r3, [r3, #12]
 8008982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008986:	2b40      	cmp	r3, #64	; 0x40
 8008988:	d107      	bne.n	800899a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008992:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f901 	bl	8008b9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	691b      	ldr	r3, [r3, #16]
 80089a0:	f003 0320 	and.w	r3, r3, #32
 80089a4:	2b20      	cmp	r3, #32
 80089a6:	d10e      	bne.n	80089c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	f003 0320 	and.w	r3, r3, #32
 80089b2:	2b20      	cmp	r3, #32
 80089b4:	d107      	bne.n	80089c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f06f 0220 	mvn.w	r2, #32
 80089be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 fab1 	bl	8008f28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089c6:	bf00      	nop
 80089c8:	3708      	adds	r7, #8
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089ce:	b580      	push	{r7, lr}
 80089d0:	b084      	sub	sp, #16
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
 80089d6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089d8:	2300      	movs	r3, #0
 80089da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089e2:	2b01      	cmp	r3, #1
 80089e4:	d101      	bne.n	80089ea <HAL_TIM_ConfigClockSource+0x1c>
 80089e6:	2302      	movs	r3, #2
 80089e8:	e0b6      	b.n	8008b58 <HAL_TIM_ConfigClockSource+0x18a>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2201      	movs	r2, #1
 80089ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2202      	movs	r2, #2
 80089f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a08:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008a0c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a14:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68ba      	ldr	r2, [r7, #8]
 8008a1c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a26:	d03e      	beq.n	8008aa6 <HAL_TIM_ConfigClockSource+0xd8>
 8008a28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a2c:	f200 8087 	bhi.w	8008b3e <HAL_TIM_ConfigClockSource+0x170>
 8008a30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a34:	f000 8086 	beq.w	8008b44 <HAL_TIM_ConfigClockSource+0x176>
 8008a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a3c:	d87f      	bhi.n	8008b3e <HAL_TIM_ConfigClockSource+0x170>
 8008a3e:	2b70      	cmp	r3, #112	; 0x70
 8008a40:	d01a      	beq.n	8008a78 <HAL_TIM_ConfigClockSource+0xaa>
 8008a42:	2b70      	cmp	r3, #112	; 0x70
 8008a44:	d87b      	bhi.n	8008b3e <HAL_TIM_ConfigClockSource+0x170>
 8008a46:	2b60      	cmp	r3, #96	; 0x60
 8008a48:	d050      	beq.n	8008aec <HAL_TIM_ConfigClockSource+0x11e>
 8008a4a:	2b60      	cmp	r3, #96	; 0x60
 8008a4c:	d877      	bhi.n	8008b3e <HAL_TIM_ConfigClockSource+0x170>
 8008a4e:	2b50      	cmp	r3, #80	; 0x50
 8008a50:	d03c      	beq.n	8008acc <HAL_TIM_ConfigClockSource+0xfe>
 8008a52:	2b50      	cmp	r3, #80	; 0x50
 8008a54:	d873      	bhi.n	8008b3e <HAL_TIM_ConfigClockSource+0x170>
 8008a56:	2b40      	cmp	r3, #64	; 0x40
 8008a58:	d058      	beq.n	8008b0c <HAL_TIM_ConfigClockSource+0x13e>
 8008a5a:	2b40      	cmp	r3, #64	; 0x40
 8008a5c:	d86f      	bhi.n	8008b3e <HAL_TIM_ConfigClockSource+0x170>
 8008a5e:	2b30      	cmp	r3, #48	; 0x30
 8008a60:	d064      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x15e>
 8008a62:	2b30      	cmp	r3, #48	; 0x30
 8008a64:	d86b      	bhi.n	8008b3e <HAL_TIM_ConfigClockSource+0x170>
 8008a66:	2b20      	cmp	r3, #32
 8008a68:	d060      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x15e>
 8008a6a:	2b20      	cmp	r3, #32
 8008a6c:	d867      	bhi.n	8008b3e <HAL_TIM_ConfigClockSource+0x170>
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d05c      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x15e>
 8008a72:	2b10      	cmp	r3, #16
 8008a74:	d05a      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x15e>
 8008a76:	e062      	b.n	8008b3e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6818      	ldr	r0, [r3, #0]
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	6899      	ldr	r1, [r3, #8]
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	685a      	ldr	r2, [r3, #4]
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	f000 f9a6 	bl	8008dd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008a9a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68ba      	ldr	r2, [r7, #8]
 8008aa2:	609a      	str	r2, [r3, #8]
      break;
 8008aa4:	e04f      	b.n	8008b46 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6818      	ldr	r0, [r3, #0]
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	6899      	ldr	r1, [r3, #8]
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	685a      	ldr	r2, [r3, #4]
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	68db      	ldr	r3, [r3, #12]
 8008ab6:	f000 f98f 	bl	8008dd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	689a      	ldr	r2, [r3, #8]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ac8:	609a      	str	r2, [r3, #8]
      break;
 8008aca:	e03c      	b.n	8008b46 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6818      	ldr	r0, [r3, #0]
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	6859      	ldr	r1, [r3, #4]
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	461a      	mov	r2, r3
 8008ada:	f000 f903 	bl	8008ce4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2150      	movs	r1, #80	; 0x50
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f000 f95c 	bl	8008da2 <TIM_ITRx_SetConfig>
      break;
 8008aea:	e02c      	b.n	8008b46 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6818      	ldr	r0, [r3, #0]
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	6859      	ldr	r1, [r3, #4]
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	461a      	mov	r2, r3
 8008afa:	f000 f922 	bl	8008d42 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2160      	movs	r1, #96	; 0x60
 8008b04:	4618      	mov	r0, r3
 8008b06:	f000 f94c 	bl	8008da2 <TIM_ITRx_SetConfig>
      break;
 8008b0a:	e01c      	b.n	8008b46 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6818      	ldr	r0, [r3, #0]
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	6859      	ldr	r1, [r3, #4]
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	461a      	mov	r2, r3
 8008b1a:	f000 f8e3 	bl	8008ce4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2140      	movs	r1, #64	; 0x40
 8008b24:	4618      	mov	r0, r3
 8008b26:	f000 f93c 	bl	8008da2 <TIM_ITRx_SetConfig>
      break;
 8008b2a:	e00c      	b.n	8008b46 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681a      	ldr	r2, [r3, #0]
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4619      	mov	r1, r3
 8008b36:	4610      	mov	r0, r2
 8008b38:	f000 f933 	bl	8008da2 <TIM_ITRx_SetConfig>
      break;
 8008b3c:	e003      	b.n	8008b46 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	73fb      	strb	r3, [r7, #15]
      break;
 8008b42:	e000      	b.n	8008b46 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008b44:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2201      	movs	r2, #1
 8008b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2200      	movs	r2, #0
 8008b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b083      	sub	sp, #12
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b68:	bf00      	nop
 8008b6a:	370c      	adds	r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b7c:	bf00      	nop
 8008b7e:	370c      	adds	r7, #12
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr

08008b88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b083      	sub	sp, #12
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b90:	bf00      	nop
 8008b92:	370c      	adds	r7, #12
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr

08008b9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b083      	sub	sp, #12
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ba4:	bf00      	nop
 8008ba6:	370c      	adds	r7, #12
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr

08008bb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b085      	sub	sp, #20
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a40      	ldr	r2, [pc, #256]	; (8008cc4 <TIM_Base_SetConfig+0x114>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d013      	beq.n	8008bf0 <TIM_Base_SetConfig+0x40>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bce:	d00f      	beq.n	8008bf0 <TIM_Base_SetConfig+0x40>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a3d      	ldr	r2, [pc, #244]	; (8008cc8 <TIM_Base_SetConfig+0x118>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d00b      	beq.n	8008bf0 <TIM_Base_SetConfig+0x40>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a3c      	ldr	r2, [pc, #240]	; (8008ccc <TIM_Base_SetConfig+0x11c>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d007      	beq.n	8008bf0 <TIM_Base_SetConfig+0x40>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4a3b      	ldr	r2, [pc, #236]	; (8008cd0 <TIM_Base_SetConfig+0x120>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d003      	beq.n	8008bf0 <TIM_Base_SetConfig+0x40>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a3a      	ldr	r2, [pc, #232]	; (8008cd4 <TIM_Base_SetConfig+0x124>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d108      	bne.n	8008c02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bf6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a2f      	ldr	r2, [pc, #188]	; (8008cc4 <TIM_Base_SetConfig+0x114>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d01f      	beq.n	8008c4a <TIM_Base_SetConfig+0x9a>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c10:	d01b      	beq.n	8008c4a <TIM_Base_SetConfig+0x9a>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a2c      	ldr	r2, [pc, #176]	; (8008cc8 <TIM_Base_SetConfig+0x118>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d017      	beq.n	8008c4a <TIM_Base_SetConfig+0x9a>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4a2b      	ldr	r2, [pc, #172]	; (8008ccc <TIM_Base_SetConfig+0x11c>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d013      	beq.n	8008c4a <TIM_Base_SetConfig+0x9a>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a2a      	ldr	r2, [pc, #168]	; (8008cd0 <TIM_Base_SetConfig+0x120>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d00f      	beq.n	8008c4a <TIM_Base_SetConfig+0x9a>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a29      	ldr	r2, [pc, #164]	; (8008cd4 <TIM_Base_SetConfig+0x124>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d00b      	beq.n	8008c4a <TIM_Base_SetConfig+0x9a>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4a28      	ldr	r2, [pc, #160]	; (8008cd8 <TIM_Base_SetConfig+0x128>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d007      	beq.n	8008c4a <TIM_Base_SetConfig+0x9a>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a27      	ldr	r2, [pc, #156]	; (8008cdc <TIM_Base_SetConfig+0x12c>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d003      	beq.n	8008c4a <TIM_Base_SetConfig+0x9a>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a26      	ldr	r2, [pc, #152]	; (8008ce0 <TIM_Base_SetConfig+0x130>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d108      	bne.n	8008c5c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	68db      	ldr	r3, [r3, #12]
 8008c56:	68fa      	ldr	r2, [r7, #12]
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	695b      	ldr	r3, [r3, #20]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	689a      	ldr	r2, [r3, #8]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	4a10      	ldr	r2, [pc, #64]	; (8008cc4 <TIM_Base_SetConfig+0x114>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d00f      	beq.n	8008ca8 <TIM_Base_SetConfig+0xf8>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	4a12      	ldr	r2, [pc, #72]	; (8008cd4 <TIM_Base_SetConfig+0x124>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d00b      	beq.n	8008ca8 <TIM_Base_SetConfig+0xf8>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	4a11      	ldr	r2, [pc, #68]	; (8008cd8 <TIM_Base_SetConfig+0x128>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d007      	beq.n	8008ca8 <TIM_Base_SetConfig+0xf8>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	4a10      	ldr	r2, [pc, #64]	; (8008cdc <TIM_Base_SetConfig+0x12c>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d003      	beq.n	8008ca8 <TIM_Base_SetConfig+0xf8>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	4a0f      	ldr	r2, [pc, #60]	; (8008ce0 <TIM_Base_SetConfig+0x130>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d103      	bne.n	8008cb0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	691a      	ldr	r2, [r3, #16]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	615a      	str	r2, [r3, #20]
}
 8008cb6:	bf00      	nop
 8008cb8:	3714      	adds	r7, #20
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
 8008cc2:	bf00      	nop
 8008cc4:	40012c00 	.word	0x40012c00
 8008cc8:	40000400 	.word	0x40000400
 8008ccc:	40000800 	.word	0x40000800
 8008cd0:	40000c00 	.word	0x40000c00
 8008cd4:	40013400 	.word	0x40013400
 8008cd8:	40014000 	.word	0x40014000
 8008cdc:	40014400 	.word	0x40014400
 8008ce0:	40014800 	.word	0x40014800

08008ce4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b087      	sub	sp, #28
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	60f8      	str	r0, [r7, #12]
 8008cec:	60b9      	str	r1, [r7, #8]
 8008cee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	6a1b      	ldr	r3, [r3, #32]
 8008cf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	6a1b      	ldr	r3, [r3, #32]
 8008cfa:	f023 0201 	bic.w	r2, r3, #1
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	699b      	ldr	r3, [r3, #24]
 8008d06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	011b      	lsls	r3, r3, #4
 8008d14:	693a      	ldr	r2, [r7, #16]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	f023 030a 	bic.w	r3, r3, #10
 8008d20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d22:	697a      	ldr	r2, [r7, #20]
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	4313      	orrs	r3, r2
 8008d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	693a      	ldr	r2, [r7, #16]
 8008d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	697a      	ldr	r2, [r7, #20]
 8008d34:	621a      	str	r2, [r3, #32]
}
 8008d36:	bf00      	nop
 8008d38:	371c      	adds	r7, #28
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr

08008d42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d42:	b480      	push	{r7}
 8008d44:	b087      	sub	sp, #28
 8008d46:	af00      	add	r7, sp, #0
 8008d48:	60f8      	str	r0, [r7, #12]
 8008d4a:	60b9      	str	r1, [r7, #8]
 8008d4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6a1b      	ldr	r3, [r3, #32]
 8008d52:	f023 0210 	bic.w	r2, r3, #16
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	699b      	ldr	r3, [r3, #24]
 8008d5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6a1b      	ldr	r3, [r3, #32]
 8008d64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	031b      	lsls	r3, r3, #12
 8008d72:	697a      	ldr	r2, [r7, #20]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008d7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	011b      	lsls	r3, r3, #4
 8008d84:	693a      	ldr	r2, [r7, #16]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	697a      	ldr	r2, [r7, #20]
 8008d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	693a      	ldr	r2, [r7, #16]
 8008d94:	621a      	str	r2, [r3, #32]
}
 8008d96:	bf00      	nop
 8008d98:	371c      	adds	r7, #28
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr

08008da2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008da2:	b480      	push	{r7}
 8008da4:	b085      	sub	sp, #20
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	6078      	str	r0, [r7, #4]
 8008daa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008db8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008dba:	683a      	ldr	r2, [r7, #0]
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	f043 0307 	orr.w	r3, r3, #7
 8008dc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	68fa      	ldr	r2, [r7, #12]
 8008dca:	609a      	str	r2, [r3, #8]
}
 8008dcc:	bf00      	nop
 8008dce:	3714      	adds	r7, #20
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b087      	sub	sp, #28
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]
 8008de4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008df2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	021a      	lsls	r2, r3, #8
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	431a      	orrs	r2, r3
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	697a      	ldr	r2, [r7, #20]
 8008e02:	4313      	orrs	r3, r2
 8008e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	697a      	ldr	r2, [r7, #20]
 8008e0a:	609a      	str	r2, [r3, #8]
}
 8008e0c:	bf00      	nop
 8008e0e:	371c      	adds	r7, #28
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b085      	sub	sp, #20
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d101      	bne.n	8008e30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e2c:	2302      	movs	r3, #2
 8008e2e:	e068      	b.n	8008f02 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2201      	movs	r2, #1
 8008e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2202      	movs	r2, #2
 8008e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a2e      	ldr	r2, [pc, #184]	; (8008f10 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d004      	beq.n	8008e64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a2d      	ldr	r2, [pc, #180]	; (8008f14 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d108      	bne.n	8008e76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008e6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	68fa      	ldr	r2, [r7, #12]
 8008e72:	4313      	orrs	r3, r2
 8008e74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a1e      	ldr	r2, [pc, #120]	; (8008f10 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d01d      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ea2:	d018      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a1b      	ldr	r2, [pc, #108]	; (8008f18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d013      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a1a      	ldr	r2, [pc, #104]	; (8008f1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d00e      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a18      	ldr	r2, [pc, #96]	; (8008f20 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d009      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a13      	ldr	r2, [pc, #76]	; (8008f14 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d004      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a14      	ldr	r2, [pc, #80]	; (8008f24 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d10c      	bne.n	8008ef0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008edc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	68ba      	ldr	r2, [r7, #8]
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f00:	2300      	movs	r3, #0
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3714      	adds	r7, #20
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	40012c00 	.word	0x40012c00
 8008f14:	40013400 	.word	0x40013400
 8008f18:	40000400 	.word	0x40000400
 8008f1c:	40000800 	.word	0x40000800
 8008f20:	40000c00 	.word	0x40000c00
 8008f24:	40014000 	.word	0x40014000

08008f28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f30:	bf00      	nop
 8008f32:	370c      	adds	r7, #12
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr

08008f3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f44:	bf00      	nop
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008f58:	bf00      	nop
 8008f5a:	370c      	adds	r7, #12
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d101      	bne.n	8008f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e040      	b.n	8008ff8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d106      	bne.n	8008f8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f7fa fdc8 	bl	8003b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2224      	movs	r2, #36	; 0x24
 8008f90:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f022 0201 	bic.w	r2, r2, #1
 8008fa0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 f8c0 	bl	8009128 <UART_SetConfig>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d101      	bne.n	8008fb2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	e022      	b.n	8008ff8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d002      	beq.n	8008fc0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fb3e 	bl	800963c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	685a      	ldr	r2, [r3, #4]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008fce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	689a      	ldr	r2, [r3, #8]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008fde:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f042 0201 	orr.w	r2, r2, #1
 8008fee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f000 fbc5 	bl	8009780 <UART_CheckIdleState>
 8008ff6:	4603      	mov	r3, r0
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3708      	adds	r7, #8
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b08a      	sub	sp, #40	; 0x28
 8009004:	af02      	add	r7, sp, #8
 8009006:	60f8      	str	r0, [r7, #12]
 8009008:	60b9      	str	r1, [r7, #8]
 800900a:	603b      	str	r3, [r7, #0]
 800900c:	4613      	mov	r3, r2
 800900e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009014:	2b20      	cmp	r3, #32
 8009016:	f040 8082 	bne.w	800911e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d002      	beq.n	8009026 <HAL_UART_Transmit+0x26>
 8009020:	88fb      	ldrh	r3, [r7, #6]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d101      	bne.n	800902a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	e07a      	b.n	8009120 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8009030:	2b01      	cmp	r3, #1
 8009032:	d101      	bne.n	8009038 <HAL_UART_Transmit+0x38>
 8009034:	2302      	movs	r3, #2
 8009036:	e073      	b.n	8009120 <HAL_UART_Transmit+0x120>
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2200      	movs	r2, #0
 8009044:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	2221      	movs	r2, #33	; 0x21
 800904c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800904e:	f7fb fcb1 	bl	80049b4 <HAL_GetTick>
 8009052:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	88fa      	ldrh	r2, [r7, #6]
 8009058:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	88fa      	ldrh	r2, [r7, #6]
 8009060:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800906c:	d108      	bne.n	8009080 <HAL_UART_Transmit+0x80>
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	691b      	ldr	r3, [r3, #16]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d104      	bne.n	8009080 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8009076:	2300      	movs	r3, #0
 8009078:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	61bb      	str	r3, [r7, #24]
 800907e:	e003      	b.n	8009088 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009084:	2300      	movs	r3, #0
 8009086:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8009090:	e02d      	b.n	80090ee <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	9300      	str	r3, [sp, #0]
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	2200      	movs	r2, #0
 800909a:	2180      	movs	r1, #128	; 0x80
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f000 fbb8 	bl	8009812 <UART_WaitOnFlagUntilTimeout>
 80090a2:	4603      	mov	r3, r0
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d001      	beq.n	80090ac <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80090a8:	2303      	movs	r3, #3
 80090aa:	e039      	b.n	8009120 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10b      	bne.n	80090ca <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	881a      	ldrh	r2, [r3, #0]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090be:	b292      	uxth	r2, r2
 80090c0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	3302      	adds	r3, #2
 80090c6:	61bb      	str	r3, [r7, #24]
 80090c8:	e008      	b.n	80090dc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80090ca:	69fb      	ldr	r3, [r7, #28]
 80090cc:	781a      	ldrb	r2, [r3, #0]
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	b292      	uxth	r2, r2
 80090d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	3301      	adds	r3, #1
 80090da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	3b01      	subs	r3, #1
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1cb      	bne.n	8009092 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	2200      	movs	r2, #0
 8009102:	2140      	movs	r1, #64	; 0x40
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	f000 fb84 	bl	8009812 <UART_WaitOnFlagUntilTimeout>
 800910a:	4603      	mov	r3, r0
 800910c:	2b00      	cmp	r3, #0
 800910e:	d001      	beq.n	8009114 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e005      	b.n	8009120 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2220      	movs	r2, #32
 8009118:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800911a:	2300      	movs	r3, #0
 800911c:	e000      	b.n	8009120 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800911e:	2302      	movs	r3, #2
  }
}
 8009120:	4618      	mov	r0, r3
 8009122:	3720      	adds	r7, #32
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}

08009128 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009128:	b5b0      	push	{r4, r5, r7, lr}
 800912a:	b088      	sub	sp, #32
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009130:	2300      	movs	r3, #0
 8009132:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	689a      	ldr	r2, [r3, #8]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	691b      	ldr	r3, [r3, #16]
 800913c:	431a      	orrs	r2, r3
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	695b      	ldr	r3, [r3, #20]
 8009142:	431a      	orrs	r2, r3
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	69db      	ldr	r3, [r3, #28]
 8009148:	4313      	orrs	r3, r2
 800914a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	4bad      	ldr	r3, [pc, #692]	; (8009408 <UART_SetConfig+0x2e0>)
 8009154:	4013      	ands	r3, r2
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	6812      	ldr	r2, [r2, #0]
 800915a:	69f9      	ldr	r1, [r7, #28]
 800915c:	430b      	orrs	r3, r1
 800915e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	685b      	ldr	r3, [r3, #4]
 8009166:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	68da      	ldr	r2, [r3, #12]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	430a      	orrs	r2, r1
 8009174:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	699b      	ldr	r3, [r3, #24]
 800917a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4aa2      	ldr	r2, [pc, #648]	; (800940c <UART_SetConfig+0x2e4>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d004      	beq.n	8009190 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6a1b      	ldr	r3, [r3, #32]
 800918a:	69fa      	ldr	r2, [r7, #28]
 800918c:	4313      	orrs	r3, r2
 800918e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	69fa      	ldr	r2, [r7, #28]
 80091a0:	430a      	orrs	r2, r1
 80091a2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4a99      	ldr	r2, [pc, #612]	; (8009410 <UART_SetConfig+0x2e8>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d121      	bne.n	80091f2 <UART_SetConfig+0xca>
 80091ae:	4b99      	ldr	r3, [pc, #612]	; (8009414 <UART_SetConfig+0x2ec>)
 80091b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091b4:	f003 0303 	and.w	r3, r3, #3
 80091b8:	2b03      	cmp	r3, #3
 80091ba:	d817      	bhi.n	80091ec <UART_SetConfig+0xc4>
 80091bc:	a201      	add	r2, pc, #4	; (adr r2, 80091c4 <UART_SetConfig+0x9c>)
 80091be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091c2:	bf00      	nop
 80091c4:	080091d5 	.word	0x080091d5
 80091c8:	080091e1 	.word	0x080091e1
 80091cc:	080091db 	.word	0x080091db
 80091d0:	080091e7 	.word	0x080091e7
 80091d4:	2301      	movs	r3, #1
 80091d6:	76fb      	strb	r3, [r7, #27]
 80091d8:	e0e7      	b.n	80093aa <UART_SetConfig+0x282>
 80091da:	2302      	movs	r3, #2
 80091dc:	76fb      	strb	r3, [r7, #27]
 80091de:	e0e4      	b.n	80093aa <UART_SetConfig+0x282>
 80091e0:	2304      	movs	r3, #4
 80091e2:	76fb      	strb	r3, [r7, #27]
 80091e4:	e0e1      	b.n	80093aa <UART_SetConfig+0x282>
 80091e6:	2308      	movs	r3, #8
 80091e8:	76fb      	strb	r3, [r7, #27]
 80091ea:	e0de      	b.n	80093aa <UART_SetConfig+0x282>
 80091ec:	2310      	movs	r3, #16
 80091ee:	76fb      	strb	r3, [r7, #27]
 80091f0:	e0db      	b.n	80093aa <UART_SetConfig+0x282>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4a88      	ldr	r2, [pc, #544]	; (8009418 <UART_SetConfig+0x2f0>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d132      	bne.n	8009262 <UART_SetConfig+0x13a>
 80091fc:	4b85      	ldr	r3, [pc, #532]	; (8009414 <UART_SetConfig+0x2ec>)
 80091fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009202:	f003 030c 	and.w	r3, r3, #12
 8009206:	2b0c      	cmp	r3, #12
 8009208:	d828      	bhi.n	800925c <UART_SetConfig+0x134>
 800920a:	a201      	add	r2, pc, #4	; (adr r2, 8009210 <UART_SetConfig+0xe8>)
 800920c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009210:	08009245 	.word	0x08009245
 8009214:	0800925d 	.word	0x0800925d
 8009218:	0800925d 	.word	0x0800925d
 800921c:	0800925d 	.word	0x0800925d
 8009220:	08009251 	.word	0x08009251
 8009224:	0800925d 	.word	0x0800925d
 8009228:	0800925d 	.word	0x0800925d
 800922c:	0800925d 	.word	0x0800925d
 8009230:	0800924b 	.word	0x0800924b
 8009234:	0800925d 	.word	0x0800925d
 8009238:	0800925d 	.word	0x0800925d
 800923c:	0800925d 	.word	0x0800925d
 8009240:	08009257 	.word	0x08009257
 8009244:	2300      	movs	r3, #0
 8009246:	76fb      	strb	r3, [r7, #27]
 8009248:	e0af      	b.n	80093aa <UART_SetConfig+0x282>
 800924a:	2302      	movs	r3, #2
 800924c:	76fb      	strb	r3, [r7, #27]
 800924e:	e0ac      	b.n	80093aa <UART_SetConfig+0x282>
 8009250:	2304      	movs	r3, #4
 8009252:	76fb      	strb	r3, [r7, #27]
 8009254:	e0a9      	b.n	80093aa <UART_SetConfig+0x282>
 8009256:	2308      	movs	r3, #8
 8009258:	76fb      	strb	r3, [r7, #27]
 800925a:	e0a6      	b.n	80093aa <UART_SetConfig+0x282>
 800925c:	2310      	movs	r3, #16
 800925e:	76fb      	strb	r3, [r7, #27]
 8009260:	e0a3      	b.n	80093aa <UART_SetConfig+0x282>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a6d      	ldr	r2, [pc, #436]	; (800941c <UART_SetConfig+0x2f4>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d120      	bne.n	80092ae <UART_SetConfig+0x186>
 800926c:	4b69      	ldr	r3, [pc, #420]	; (8009414 <UART_SetConfig+0x2ec>)
 800926e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009272:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009276:	2b30      	cmp	r3, #48	; 0x30
 8009278:	d013      	beq.n	80092a2 <UART_SetConfig+0x17a>
 800927a:	2b30      	cmp	r3, #48	; 0x30
 800927c:	d814      	bhi.n	80092a8 <UART_SetConfig+0x180>
 800927e:	2b20      	cmp	r3, #32
 8009280:	d009      	beq.n	8009296 <UART_SetConfig+0x16e>
 8009282:	2b20      	cmp	r3, #32
 8009284:	d810      	bhi.n	80092a8 <UART_SetConfig+0x180>
 8009286:	2b00      	cmp	r3, #0
 8009288:	d002      	beq.n	8009290 <UART_SetConfig+0x168>
 800928a:	2b10      	cmp	r3, #16
 800928c:	d006      	beq.n	800929c <UART_SetConfig+0x174>
 800928e:	e00b      	b.n	80092a8 <UART_SetConfig+0x180>
 8009290:	2300      	movs	r3, #0
 8009292:	76fb      	strb	r3, [r7, #27]
 8009294:	e089      	b.n	80093aa <UART_SetConfig+0x282>
 8009296:	2302      	movs	r3, #2
 8009298:	76fb      	strb	r3, [r7, #27]
 800929a:	e086      	b.n	80093aa <UART_SetConfig+0x282>
 800929c:	2304      	movs	r3, #4
 800929e:	76fb      	strb	r3, [r7, #27]
 80092a0:	e083      	b.n	80093aa <UART_SetConfig+0x282>
 80092a2:	2308      	movs	r3, #8
 80092a4:	76fb      	strb	r3, [r7, #27]
 80092a6:	e080      	b.n	80093aa <UART_SetConfig+0x282>
 80092a8:	2310      	movs	r3, #16
 80092aa:	76fb      	strb	r3, [r7, #27]
 80092ac:	e07d      	b.n	80093aa <UART_SetConfig+0x282>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a5b      	ldr	r2, [pc, #364]	; (8009420 <UART_SetConfig+0x2f8>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d120      	bne.n	80092fa <UART_SetConfig+0x1d2>
 80092b8:	4b56      	ldr	r3, [pc, #344]	; (8009414 <UART_SetConfig+0x2ec>)
 80092ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80092c2:	2bc0      	cmp	r3, #192	; 0xc0
 80092c4:	d013      	beq.n	80092ee <UART_SetConfig+0x1c6>
 80092c6:	2bc0      	cmp	r3, #192	; 0xc0
 80092c8:	d814      	bhi.n	80092f4 <UART_SetConfig+0x1cc>
 80092ca:	2b80      	cmp	r3, #128	; 0x80
 80092cc:	d009      	beq.n	80092e2 <UART_SetConfig+0x1ba>
 80092ce:	2b80      	cmp	r3, #128	; 0x80
 80092d0:	d810      	bhi.n	80092f4 <UART_SetConfig+0x1cc>
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d002      	beq.n	80092dc <UART_SetConfig+0x1b4>
 80092d6:	2b40      	cmp	r3, #64	; 0x40
 80092d8:	d006      	beq.n	80092e8 <UART_SetConfig+0x1c0>
 80092da:	e00b      	b.n	80092f4 <UART_SetConfig+0x1cc>
 80092dc:	2300      	movs	r3, #0
 80092de:	76fb      	strb	r3, [r7, #27]
 80092e0:	e063      	b.n	80093aa <UART_SetConfig+0x282>
 80092e2:	2302      	movs	r3, #2
 80092e4:	76fb      	strb	r3, [r7, #27]
 80092e6:	e060      	b.n	80093aa <UART_SetConfig+0x282>
 80092e8:	2304      	movs	r3, #4
 80092ea:	76fb      	strb	r3, [r7, #27]
 80092ec:	e05d      	b.n	80093aa <UART_SetConfig+0x282>
 80092ee:	2308      	movs	r3, #8
 80092f0:	76fb      	strb	r3, [r7, #27]
 80092f2:	e05a      	b.n	80093aa <UART_SetConfig+0x282>
 80092f4:	2310      	movs	r3, #16
 80092f6:	76fb      	strb	r3, [r7, #27]
 80092f8:	e057      	b.n	80093aa <UART_SetConfig+0x282>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a49      	ldr	r2, [pc, #292]	; (8009424 <UART_SetConfig+0x2fc>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d125      	bne.n	8009350 <UART_SetConfig+0x228>
 8009304:	4b43      	ldr	r3, [pc, #268]	; (8009414 <UART_SetConfig+0x2ec>)
 8009306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800930a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800930e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009312:	d017      	beq.n	8009344 <UART_SetConfig+0x21c>
 8009314:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009318:	d817      	bhi.n	800934a <UART_SetConfig+0x222>
 800931a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800931e:	d00b      	beq.n	8009338 <UART_SetConfig+0x210>
 8009320:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009324:	d811      	bhi.n	800934a <UART_SetConfig+0x222>
 8009326:	2b00      	cmp	r3, #0
 8009328:	d003      	beq.n	8009332 <UART_SetConfig+0x20a>
 800932a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800932e:	d006      	beq.n	800933e <UART_SetConfig+0x216>
 8009330:	e00b      	b.n	800934a <UART_SetConfig+0x222>
 8009332:	2300      	movs	r3, #0
 8009334:	76fb      	strb	r3, [r7, #27]
 8009336:	e038      	b.n	80093aa <UART_SetConfig+0x282>
 8009338:	2302      	movs	r3, #2
 800933a:	76fb      	strb	r3, [r7, #27]
 800933c:	e035      	b.n	80093aa <UART_SetConfig+0x282>
 800933e:	2304      	movs	r3, #4
 8009340:	76fb      	strb	r3, [r7, #27]
 8009342:	e032      	b.n	80093aa <UART_SetConfig+0x282>
 8009344:	2308      	movs	r3, #8
 8009346:	76fb      	strb	r3, [r7, #27]
 8009348:	e02f      	b.n	80093aa <UART_SetConfig+0x282>
 800934a:	2310      	movs	r3, #16
 800934c:	76fb      	strb	r3, [r7, #27]
 800934e:	e02c      	b.n	80093aa <UART_SetConfig+0x282>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4a2d      	ldr	r2, [pc, #180]	; (800940c <UART_SetConfig+0x2e4>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d125      	bne.n	80093a6 <UART_SetConfig+0x27e>
 800935a:	4b2e      	ldr	r3, [pc, #184]	; (8009414 <UART_SetConfig+0x2ec>)
 800935c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009360:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009364:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009368:	d017      	beq.n	800939a <UART_SetConfig+0x272>
 800936a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800936e:	d817      	bhi.n	80093a0 <UART_SetConfig+0x278>
 8009370:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009374:	d00b      	beq.n	800938e <UART_SetConfig+0x266>
 8009376:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800937a:	d811      	bhi.n	80093a0 <UART_SetConfig+0x278>
 800937c:	2b00      	cmp	r3, #0
 800937e:	d003      	beq.n	8009388 <UART_SetConfig+0x260>
 8009380:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009384:	d006      	beq.n	8009394 <UART_SetConfig+0x26c>
 8009386:	e00b      	b.n	80093a0 <UART_SetConfig+0x278>
 8009388:	2300      	movs	r3, #0
 800938a:	76fb      	strb	r3, [r7, #27]
 800938c:	e00d      	b.n	80093aa <UART_SetConfig+0x282>
 800938e:	2302      	movs	r3, #2
 8009390:	76fb      	strb	r3, [r7, #27]
 8009392:	e00a      	b.n	80093aa <UART_SetConfig+0x282>
 8009394:	2304      	movs	r3, #4
 8009396:	76fb      	strb	r3, [r7, #27]
 8009398:	e007      	b.n	80093aa <UART_SetConfig+0x282>
 800939a:	2308      	movs	r3, #8
 800939c:	76fb      	strb	r3, [r7, #27]
 800939e:	e004      	b.n	80093aa <UART_SetConfig+0x282>
 80093a0:	2310      	movs	r3, #16
 80093a2:	76fb      	strb	r3, [r7, #27]
 80093a4:	e001      	b.n	80093aa <UART_SetConfig+0x282>
 80093a6:	2310      	movs	r3, #16
 80093a8:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4a17      	ldr	r2, [pc, #92]	; (800940c <UART_SetConfig+0x2e4>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	f040 8087 	bne.w	80094c4 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80093b6:	7efb      	ldrb	r3, [r7, #27]
 80093b8:	2b08      	cmp	r3, #8
 80093ba:	d837      	bhi.n	800942c <UART_SetConfig+0x304>
 80093bc:	a201      	add	r2, pc, #4	; (adr r2, 80093c4 <UART_SetConfig+0x29c>)
 80093be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093c2:	bf00      	nop
 80093c4:	080093e9 	.word	0x080093e9
 80093c8:	0800942d 	.word	0x0800942d
 80093cc:	080093f1 	.word	0x080093f1
 80093d0:	0800942d 	.word	0x0800942d
 80093d4:	080093f7 	.word	0x080093f7
 80093d8:	0800942d 	.word	0x0800942d
 80093dc:	0800942d 	.word	0x0800942d
 80093e0:	0800942d 	.word	0x0800942d
 80093e4:	080093ff 	.word	0x080093ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093e8:	f7fe fb90 	bl	8007b0c <HAL_RCC_GetPCLK1Freq>
 80093ec:	6178      	str	r0, [r7, #20]
        break;
 80093ee:	e022      	b.n	8009436 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093f0:	4b0d      	ldr	r3, [pc, #52]	; (8009428 <UART_SetConfig+0x300>)
 80093f2:	617b      	str	r3, [r7, #20]
        break;
 80093f4:	e01f      	b.n	8009436 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093f6:	f7fe faf1 	bl	80079dc <HAL_RCC_GetSysClockFreq>
 80093fa:	6178      	str	r0, [r7, #20]
        break;
 80093fc:	e01b      	b.n	8009436 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009402:	617b      	str	r3, [r7, #20]
        break;
 8009404:	e017      	b.n	8009436 <UART_SetConfig+0x30e>
 8009406:	bf00      	nop
 8009408:	efff69f3 	.word	0xefff69f3
 800940c:	40008000 	.word	0x40008000
 8009410:	40013800 	.word	0x40013800
 8009414:	40021000 	.word	0x40021000
 8009418:	40004400 	.word	0x40004400
 800941c:	40004800 	.word	0x40004800
 8009420:	40004c00 	.word	0x40004c00
 8009424:	40005000 	.word	0x40005000
 8009428:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800942c:	2300      	movs	r3, #0
 800942e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	76bb      	strb	r3, [r7, #26]
        break;
 8009434:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	2b00      	cmp	r3, #0
 800943a:	f000 80f1 	beq.w	8009620 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	685a      	ldr	r2, [r3, #4]
 8009442:	4613      	mov	r3, r2
 8009444:	005b      	lsls	r3, r3, #1
 8009446:	4413      	add	r3, r2
 8009448:	697a      	ldr	r2, [r7, #20]
 800944a:	429a      	cmp	r2, r3
 800944c:	d305      	bcc.n	800945a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009454:	697a      	ldr	r2, [r7, #20]
 8009456:	429a      	cmp	r2, r3
 8009458:	d902      	bls.n	8009460 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800945a:	2301      	movs	r3, #1
 800945c:	76bb      	strb	r3, [r7, #26]
 800945e:	e0df      	b.n	8009620 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	4618      	mov	r0, r3
 8009464:	f04f 0100 	mov.w	r1, #0
 8009468:	f04f 0200 	mov.w	r2, #0
 800946c:	f04f 0300 	mov.w	r3, #0
 8009470:	020b      	lsls	r3, r1, #8
 8009472:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009476:	0202      	lsls	r2, r0, #8
 8009478:	6879      	ldr	r1, [r7, #4]
 800947a:	6849      	ldr	r1, [r1, #4]
 800947c:	0849      	lsrs	r1, r1, #1
 800947e:	4608      	mov	r0, r1
 8009480:	f04f 0100 	mov.w	r1, #0
 8009484:	1814      	adds	r4, r2, r0
 8009486:	eb43 0501 	adc.w	r5, r3, r1
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	685b      	ldr	r3, [r3, #4]
 800948e:	461a      	mov	r2, r3
 8009490:	f04f 0300 	mov.w	r3, #0
 8009494:	4620      	mov	r0, r4
 8009496:	4629      	mov	r1, r5
 8009498:	f7f7 fbd6 	bl	8000c48 <__aeabi_uldivmod>
 800949c:	4602      	mov	r2, r0
 800949e:	460b      	mov	r3, r1
 80094a0:	4613      	mov	r3, r2
 80094a2:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80094aa:	d308      	bcc.n	80094be <UART_SetConfig+0x396>
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80094b2:	d204      	bcs.n	80094be <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	693a      	ldr	r2, [r7, #16]
 80094ba:	60da      	str	r2, [r3, #12]
 80094bc:	e0b0      	b.n	8009620 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80094be:	2301      	movs	r3, #1
 80094c0:	76bb      	strb	r3, [r7, #26]
 80094c2:	e0ad      	b.n	8009620 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	69db      	ldr	r3, [r3, #28]
 80094c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094cc:	d15b      	bne.n	8009586 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 80094ce:	7efb      	ldrb	r3, [r7, #27]
 80094d0:	2b08      	cmp	r3, #8
 80094d2:	d828      	bhi.n	8009526 <UART_SetConfig+0x3fe>
 80094d4:	a201      	add	r2, pc, #4	; (adr r2, 80094dc <UART_SetConfig+0x3b4>)
 80094d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094da:	bf00      	nop
 80094dc:	08009501 	.word	0x08009501
 80094e0:	08009509 	.word	0x08009509
 80094e4:	08009511 	.word	0x08009511
 80094e8:	08009527 	.word	0x08009527
 80094ec:	08009517 	.word	0x08009517
 80094f0:	08009527 	.word	0x08009527
 80094f4:	08009527 	.word	0x08009527
 80094f8:	08009527 	.word	0x08009527
 80094fc:	0800951f 	.word	0x0800951f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009500:	f7fe fb04 	bl	8007b0c <HAL_RCC_GetPCLK1Freq>
 8009504:	6178      	str	r0, [r7, #20]
        break;
 8009506:	e013      	b.n	8009530 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009508:	f7fe fb16 	bl	8007b38 <HAL_RCC_GetPCLK2Freq>
 800950c:	6178      	str	r0, [r7, #20]
        break;
 800950e:	e00f      	b.n	8009530 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009510:	4b49      	ldr	r3, [pc, #292]	; (8009638 <UART_SetConfig+0x510>)
 8009512:	617b      	str	r3, [r7, #20]
        break;
 8009514:	e00c      	b.n	8009530 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009516:	f7fe fa61 	bl	80079dc <HAL_RCC_GetSysClockFreq>
 800951a:	6178      	str	r0, [r7, #20]
        break;
 800951c:	e008      	b.n	8009530 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800951e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009522:	617b      	str	r3, [r7, #20]
        break;
 8009524:	e004      	b.n	8009530 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8009526:	2300      	movs	r3, #0
 8009528:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800952a:	2301      	movs	r3, #1
 800952c:	76bb      	strb	r3, [r7, #26]
        break;
 800952e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d074      	beq.n	8009620 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	005a      	lsls	r2, r3, #1
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	085b      	lsrs	r3, r3, #1
 8009540:	441a      	add	r2, r3
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	fbb2 f3f3 	udiv	r3, r2, r3
 800954a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	2b0f      	cmp	r3, #15
 8009550:	d916      	bls.n	8009580 <UART_SetConfig+0x458>
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009558:	d212      	bcs.n	8009580 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	b29b      	uxth	r3, r3
 800955e:	f023 030f 	bic.w	r3, r3, #15
 8009562:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	085b      	lsrs	r3, r3, #1
 8009568:	b29b      	uxth	r3, r3
 800956a:	f003 0307 	and.w	r3, r3, #7
 800956e:	b29a      	uxth	r2, r3
 8009570:	89fb      	ldrh	r3, [r7, #14]
 8009572:	4313      	orrs	r3, r2
 8009574:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	89fa      	ldrh	r2, [r7, #14]
 800957c:	60da      	str	r2, [r3, #12]
 800957e:	e04f      	b.n	8009620 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	76bb      	strb	r3, [r7, #26]
 8009584:	e04c      	b.n	8009620 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009586:	7efb      	ldrb	r3, [r7, #27]
 8009588:	2b08      	cmp	r3, #8
 800958a:	d828      	bhi.n	80095de <UART_SetConfig+0x4b6>
 800958c:	a201      	add	r2, pc, #4	; (adr r2, 8009594 <UART_SetConfig+0x46c>)
 800958e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009592:	bf00      	nop
 8009594:	080095b9 	.word	0x080095b9
 8009598:	080095c1 	.word	0x080095c1
 800959c:	080095c9 	.word	0x080095c9
 80095a0:	080095df 	.word	0x080095df
 80095a4:	080095cf 	.word	0x080095cf
 80095a8:	080095df 	.word	0x080095df
 80095ac:	080095df 	.word	0x080095df
 80095b0:	080095df 	.word	0x080095df
 80095b4:	080095d7 	.word	0x080095d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095b8:	f7fe faa8 	bl	8007b0c <HAL_RCC_GetPCLK1Freq>
 80095bc:	6178      	str	r0, [r7, #20]
        break;
 80095be:	e013      	b.n	80095e8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095c0:	f7fe faba 	bl	8007b38 <HAL_RCC_GetPCLK2Freq>
 80095c4:	6178      	str	r0, [r7, #20]
        break;
 80095c6:	e00f      	b.n	80095e8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095c8:	4b1b      	ldr	r3, [pc, #108]	; (8009638 <UART_SetConfig+0x510>)
 80095ca:	617b      	str	r3, [r7, #20]
        break;
 80095cc:	e00c      	b.n	80095e8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095ce:	f7fe fa05 	bl	80079dc <HAL_RCC_GetSysClockFreq>
 80095d2:	6178      	str	r0, [r7, #20]
        break;
 80095d4:	e008      	b.n	80095e8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095da:	617b      	str	r3, [r7, #20]
        break;
 80095dc:	e004      	b.n	80095e8 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80095de:	2300      	movs	r3, #0
 80095e0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80095e2:	2301      	movs	r3, #1
 80095e4:	76bb      	strb	r3, [r7, #26]
        break;
 80095e6:	bf00      	nop
    }

    if (pclk != 0U)
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d018      	beq.n	8009620 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	085a      	lsrs	r2, r3, #1
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	441a      	add	r2, r3
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009600:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	2b0f      	cmp	r3, #15
 8009606:	d909      	bls.n	800961c <UART_SetConfig+0x4f4>
 8009608:	693b      	ldr	r3, [r7, #16]
 800960a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800960e:	d205      	bcs.n	800961c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	b29a      	uxth	r2, r3
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	60da      	str	r2, [r3, #12]
 800961a:	e001      	b.n	8009620 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2200      	movs	r2, #0
 8009624:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2200      	movs	r2, #0
 800962a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800962c:	7ebb      	ldrb	r3, [r7, #26]
}
 800962e:	4618      	mov	r0, r3
 8009630:	3720      	adds	r7, #32
 8009632:	46bd      	mov	sp, r7
 8009634:	bdb0      	pop	{r4, r5, r7, pc}
 8009636:	bf00      	nop
 8009638:	00f42400 	.word	0x00f42400

0800963c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800963c:	b480      	push	{r7}
 800963e:	b083      	sub	sp, #12
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009648:	f003 0301 	and.w	r3, r3, #1
 800964c:	2b00      	cmp	r3, #0
 800964e:	d00a      	beq.n	8009666 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	685b      	ldr	r3, [r3, #4]
 8009656:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	430a      	orrs	r2, r1
 8009664:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800966a:	f003 0302 	and.w	r3, r3, #2
 800966e:	2b00      	cmp	r3, #0
 8009670:	d00a      	beq.n	8009688 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	685b      	ldr	r3, [r3, #4]
 8009678:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	430a      	orrs	r2, r1
 8009686:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800968c:	f003 0304 	and.w	r3, r3, #4
 8009690:	2b00      	cmp	r3, #0
 8009692:	d00a      	beq.n	80096aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	430a      	orrs	r2, r1
 80096a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ae:	f003 0308 	and.w	r3, r3, #8
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d00a      	beq.n	80096cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	685b      	ldr	r3, [r3, #4]
 80096bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	430a      	orrs	r2, r1
 80096ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d0:	f003 0310 	and.w	r3, r3, #16
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d00a      	beq.n	80096ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	689b      	ldr	r3, [r3, #8]
 80096de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	430a      	orrs	r2, r1
 80096ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096f2:	f003 0320 	and.w	r3, r3, #32
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d00a      	beq.n	8009710 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	430a      	orrs	r2, r1
 800970e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009718:	2b00      	cmp	r3, #0
 800971a:	d01a      	beq.n	8009752 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	430a      	orrs	r2, r1
 8009730:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009736:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800973a:	d10a      	bne.n	8009752 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	430a      	orrs	r2, r1
 8009750:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800975a:	2b00      	cmp	r3, #0
 800975c:	d00a      	beq.n	8009774 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	430a      	orrs	r2, r1
 8009772:	605a      	str	r2, [r3, #4]
  }
}
 8009774:	bf00      	nop
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af02      	add	r7, sp, #8
 8009786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009790:	f7fb f910 	bl	80049b4 <HAL_GetTick>
 8009794:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f003 0308 	and.w	r3, r3, #8
 80097a0:	2b08      	cmp	r3, #8
 80097a2:	d10e      	bne.n	80097c2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80097a8:	9300      	str	r3, [sp, #0]
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 f82d 	bl	8009812 <UART_WaitOnFlagUntilTimeout>
 80097b8:	4603      	mov	r3, r0
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d001      	beq.n	80097c2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097be:	2303      	movs	r3, #3
 80097c0:	e023      	b.n	800980a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f003 0304 	and.w	r3, r3, #4
 80097cc:	2b04      	cmp	r3, #4
 80097ce:	d10e      	bne.n	80097ee <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80097d4:	9300      	str	r3, [sp, #0]
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2200      	movs	r2, #0
 80097da:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f000 f817 	bl	8009812 <UART_WaitOnFlagUntilTimeout>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d001      	beq.n	80097ee <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097ea:	2303      	movs	r3, #3
 80097ec:	e00d      	b.n	800980a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2220      	movs	r2, #32
 80097f2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2220      	movs	r2, #32
 80097f8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2200      	movs	r2, #0
 80097fe:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2200      	movs	r2, #0
 8009804:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009808:	2300      	movs	r3, #0
}
 800980a:	4618      	mov	r0, r3
 800980c:	3710      	adds	r7, #16
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009812:	b580      	push	{r7, lr}
 8009814:	b09c      	sub	sp, #112	; 0x70
 8009816:	af00      	add	r7, sp, #0
 8009818:	60f8      	str	r0, [r7, #12]
 800981a:	60b9      	str	r1, [r7, #8]
 800981c:	603b      	str	r3, [r7, #0]
 800981e:	4613      	mov	r3, r2
 8009820:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009822:	e0a5      	b.n	8009970 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009824:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800982a:	f000 80a1 	beq.w	8009970 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800982e:	f7fb f8c1 	bl	80049b4 <HAL_GetTick>
 8009832:	4602      	mov	r2, r0
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	1ad3      	subs	r3, r2, r3
 8009838:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800983a:	429a      	cmp	r2, r3
 800983c:	d302      	bcc.n	8009844 <UART_WaitOnFlagUntilTimeout+0x32>
 800983e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009840:	2b00      	cmp	r3, #0
 8009842:	d13e      	bne.n	80098c2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800984a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800984c:	e853 3f00 	ldrex	r3, [r3]
 8009850:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009852:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009854:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009858:	667b      	str	r3, [r7, #100]	; 0x64
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	461a      	mov	r2, r3
 8009860:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009862:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009864:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009866:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009868:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800986a:	e841 2300 	strex	r3, r2, [r1]
 800986e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009870:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009872:	2b00      	cmp	r3, #0
 8009874:	d1e6      	bne.n	8009844 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	3308      	adds	r3, #8
 800987c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800987e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009880:	e853 3f00 	ldrex	r3, [r3]
 8009884:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009888:	f023 0301 	bic.w	r3, r3, #1
 800988c:	663b      	str	r3, [r7, #96]	; 0x60
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	3308      	adds	r3, #8
 8009894:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009896:	64ba      	str	r2, [r7, #72]	; 0x48
 8009898:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800989c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800989e:	e841 2300 	strex	r3, r2, [r1]
 80098a2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80098a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d1e5      	bne.n	8009876 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	2220      	movs	r2, #32
 80098ae:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2220      	movs	r2, #32
 80098b4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80098be:	2303      	movs	r3, #3
 80098c0:	e067      	b.n	8009992 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f003 0304 	and.w	r3, r3, #4
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d04f      	beq.n	8009970 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	69db      	ldr	r3, [r3, #28]
 80098d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80098da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80098de:	d147      	bne.n	8009970 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80098e8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098f2:	e853 3f00 	ldrex	r3, [r3]
 80098f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80098f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80098fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	461a      	mov	r2, r3
 8009906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009908:	637b      	str	r3, [r7, #52]	; 0x34
 800990a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800990e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009910:	e841 2300 	strex	r3, r2, [r1]
 8009914:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009918:	2b00      	cmp	r3, #0
 800991a:	d1e6      	bne.n	80098ea <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	3308      	adds	r3, #8
 8009922:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	e853 3f00 	ldrex	r3, [r3]
 800992a:	613b      	str	r3, [r7, #16]
   return(result);
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	f023 0301 	bic.w	r3, r3, #1
 8009932:	66bb      	str	r3, [r7, #104]	; 0x68
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	3308      	adds	r3, #8
 800993a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800993c:	623a      	str	r2, [r7, #32]
 800993e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009940:	69f9      	ldr	r1, [r7, #28]
 8009942:	6a3a      	ldr	r2, [r7, #32]
 8009944:	e841 2300 	strex	r3, r2, [r1]
 8009948:	61bb      	str	r3, [r7, #24]
   return(result);
 800994a:	69bb      	ldr	r3, [r7, #24]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d1e5      	bne.n	800991c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2220      	movs	r2, #32
 8009954:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2220      	movs	r2, #32
 800995a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2220      	movs	r2, #32
 8009960:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2200      	movs	r2, #0
 8009968:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800996c:	2303      	movs	r3, #3
 800996e:	e010      	b.n	8009992 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	69da      	ldr	r2, [r3, #28]
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	4013      	ands	r3, r2
 800997a:	68ba      	ldr	r2, [r7, #8]
 800997c:	429a      	cmp	r2, r3
 800997e:	bf0c      	ite	eq
 8009980:	2301      	moveq	r3, #1
 8009982:	2300      	movne	r3, #0
 8009984:	b2db      	uxtb	r3, r3
 8009986:	461a      	mov	r2, r3
 8009988:	79fb      	ldrb	r3, [r7, #7]
 800998a:	429a      	cmp	r2, r3
 800998c:	f43f af4a 	beq.w	8009824 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009990:	2300      	movs	r3, #0
}
 8009992:	4618      	mov	r0, r3
 8009994:	3770      	adds	r7, #112	; 0x70
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
	...

0800999c <arm_copy_q7>:
 800999c:	0893      	lsrs	r3, r2, #2
 800999e:	d050      	beq.n	8009a42 <arm_copy_q7+0xa6>
 80099a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099a4:	f101 0408 	add.w	r4, r1, #8
 80099a8:	f100 0708 	add.w	r7, r0, #8
 80099ac:	4625      	mov	r5, r4
 80099ae:	42b9      	cmp	r1, r7
 80099b0:	bf38      	it	cc
 80099b2:	42a8      	cmpcc	r0, r5
 80099b4:	ea41 0600 	orr.w	r6, r1, r0
 80099b8:	463c      	mov	r4, r7
 80099ba:	bf2c      	ite	cs
 80099bc:	2401      	movcs	r4, #1
 80099be:	2400      	movcc	r4, #0
 80099c0:	f016 0f07 	tst.w	r6, #7
 80099c4:	bf18      	it	ne
 80099c6:	2400      	movne	r4, #0
 80099c8:	b384      	cbz	r4, 8009a2c <arm_copy_q7+0x90>
 80099ca:	1e5c      	subs	r4, r3, #1
 80099cc:	2c0b      	cmp	r4, #11
 80099ce:	d92d      	bls.n	8009a2c <arm_copy_q7+0x90>
 80099d0:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
 80099d4:	ea4f 0cce 	mov.w	ip, lr, lsl #3
 80099d8:	eb01 080c 	add.w	r8, r1, ip
 80099dc:	f1a0 0508 	sub.w	r5, r0, #8
 80099e0:	460c      	mov	r4, r1
 80099e2:	e9f5 6702 	ldrd	r6, r7, [r5, #8]!
 80099e6:	e8e4 6702 	strd	r6, r7, [r4], #8
 80099ea:	4544      	cmp	r4, r8
 80099ec:	d1f9      	bne.n	80099e2 <arm_copy_q7+0x46>
 80099ee:	eb00 040c 	add.w	r4, r0, ip
 80099f2:	ebb3 0f4e 	cmp.w	r3, lr, lsl #1
 80099f6:	bf1b      	ittet	ne
 80099f8:	6824      	ldrne	r4, [r4, #0]
 80099fa:	f841 403e 	strne.w	r4, [r1, lr, lsl #3]
 80099fe:	ea4f 03ce 	moveq.w	r3, lr, lsl #3
 8009a02:	009b      	lslne	r3, r3, #2
 8009a04:	f012 0203 	ands.w	r2, r2, #3
 8009a08:	4418      	add	r0, r3
 8009a0a:	4419      	add	r1, r3
 8009a0c:	d00c      	beq.n	8009a28 <arm_copy_q7+0x8c>
 8009a0e:	f990 3000 	ldrsb.w	r3, [r0]
 8009a12:	700b      	strb	r3, [r1, #0]
 8009a14:	3a01      	subs	r2, #1
 8009a16:	d007      	beq.n	8009a28 <arm_copy_q7+0x8c>
 8009a18:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8009a1c:	704b      	strb	r3, [r1, #1]
 8009a1e:	2a01      	cmp	r2, #1
 8009a20:	bf1c      	itt	ne
 8009a22:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 8009a26:	708b      	strbne	r3, [r1, #2]
 8009a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	18c7      	adds	r7, r0, r3
 8009a30:	460d      	mov	r5, r1
 8009a32:	4604      	mov	r4, r0
 8009a34:	f854 6b04 	ldr.w	r6, [r4], #4
 8009a38:	f845 6b04 	str.w	r6, [r5], #4
 8009a3c:	42bc      	cmp	r4, r7
 8009a3e:	d1f9      	bne.n	8009a34 <arm_copy_q7+0x98>
 8009a40:	e7e0      	b.n	8009a04 <arm_copy_q7+0x68>
 8009a42:	f012 0203 	ands.w	r2, r2, #3
 8009a46:	d00d      	beq.n	8009a64 <arm_copy_q7+0xc8>
 8009a48:	f990 3000 	ldrsb.w	r3, [r0]
 8009a4c:	700b      	strb	r3, [r1, #0]
 8009a4e:	3a01      	subs	r2, #1
 8009a50:	d008      	beq.n	8009a64 <arm_copy_q7+0xc8>
 8009a52:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8009a56:	704b      	strb	r3, [r1, #1]
 8009a58:	2a01      	cmp	r2, #1
 8009a5a:	d003      	beq.n	8009a64 <arm_copy_q7+0xc8>
 8009a5c:	f990 3002 	ldrsb.w	r3, [r0, #2]
 8009a60:	708b      	strb	r3, [r1, #2]
 8009a62:	4770      	bx	lr
 8009a64:	4770      	bx	lr
 8009a66:	bf00      	nop

08009a68 <arm_rfft_32_fast_init_f32>:
 8009a68:	b178      	cbz	r0, 8009a8a <arm_rfft_32_fast_init_f32+0x22>
 8009a6a:	b430      	push	{r4, r5}
 8009a6c:	4908      	ldr	r1, [pc, #32]	; (8009a90 <arm_rfft_32_fast_init_f32+0x28>)
 8009a6e:	4a09      	ldr	r2, [pc, #36]	; (8009a94 <arm_rfft_32_fast_init_f32+0x2c>)
 8009a70:	2310      	movs	r3, #16
 8009a72:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009a76:	8003      	strh	r3, [r0, #0]
 8009a78:	2520      	movs	r5, #32
 8009a7a:	2414      	movs	r4, #20
 8009a7c:	4b06      	ldr	r3, [pc, #24]	; (8009a98 <arm_rfft_32_fast_init_f32+0x30>)
 8009a7e:	8205      	strh	r5, [r0, #16]
 8009a80:	8184      	strh	r4, [r0, #12]
 8009a82:	6143      	str	r3, [r0, #20]
 8009a84:	bc30      	pop	{r4, r5}
 8009a86:	2000      	movs	r0, #0
 8009a88:	4770      	bx	lr
 8009a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a8e:	4770      	bx	lr
 8009a90:	08022430 	.word	0x08022430
 8009a94:	08026d68 	.word	0x08026d68
 8009a98:	0802fae8 	.word	0x0802fae8

08009a9c <arm_rfft_64_fast_init_f32>:
 8009a9c:	b178      	cbz	r0, 8009abe <arm_rfft_64_fast_init_f32+0x22>
 8009a9e:	b430      	push	{r4, r5}
 8009aa0:	4908      	ldr	r1, [pc, #32]	; (8009ac4 <arm_rfft_64_fast_init_f32+0x28>)
 8009aa2:	4a09      	ldr	r2, [pc, #36]	; (8009ac8 <arm_rfft_64_fast_init_f32+0x2c>)
 8009aa4:	2320      	movs	r3, #32
 8009aa6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009aaa:	8003      	strh	r3, [r0, #0]
 8009aac:	2540      	movs	r5, #64	; 0x40
 8009aae:	2430      	movs	r4, #48	; 0x30
 8009ab0:	4b06      	ldr	r3, [pc, #24]	; (8009acc <arm_rfft_64_fast_init_f32+0x30>)
 8009ab2:	8205      	strh	r5, [r0, #16]
 8009ab4:	8184      	strh	r4, [r0, #12]
 8009ab6:	6143      	str	r3, [r0, #20]
 8009ab8:	bc30      	pop	{r4, r5}
 8009aba:	2000      	movs	r0, #0
 8009abc:	4770      	bx	lr
 8009abe:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac2:	4770      	bx	lr
 8009ac4:	08024588 	.word	0x08024588
 8009ac8:	0802b5e8 	.word	0x0802b5e8
 8009acc:	08034368 	.word	0x08034368

08009ad0 <arm_rfft_256_fast_init_f32>:
 8009ad0:	b180      	cbz	r0, 8009af4 <arm_rfft_256_fast_init_f32+0x24>
 8009ad2:	b430      	push	{r4, r5}
 8009ad4:	4909      	ldr	r1, [pc, #36]	; (8009afc <arm_rfft_256_fast_init_f32+0x2c>)
 8009ad6:	4a0a      	ldr	r2, [pc, #40]	; (8009b00 <arm_rfft_256_fast_init_f32+0x30>)
 8009ad8:	2380      	movs	r3, #128	; 0x80
 8009ada:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009ade:	8003      	strh	r3, [r0, #0]
 8009ae0:	f44f 7580 	mov.w	r5, #256	; 0x100
 8009ae4:	24d0      	movs	r4, #208	; 0xd0
 8009ae6:	4b07      	ldr	r3, [pc, #28]	; (8009b04 <arm_rfft_256_fast_init_f32+0x34>)
 8009ae8:	8205      	strh	r5, [r0, #16]
 8009aea:	8184      	strh	r4, [r0, #12]
 8009aec:	6143      	str	r3, [r0, #20]
 8009aee:	bc30      	pop	{r4, r5}
 8009af0:	2000      	movs	r0, #0
 8009af2:	4770      	bx	lr
 8009af4:	f04f 30ff 	mov.w	r0, #4294967295
 8009af8:	4770      	bx	lr
 8009afa:	bf00      	nop
 8009afc:	08022290 	.word	0x08022290
 8009b00:	08026968 	.word	0x08026968
 8009b04:	0802f6e8 	.word	0x0802f6e8

08009b08 <arm_rfft_512_fast_init_f32>:
 8009b08:	b190      	cbz	r0, 8009b30 <arm_rfft_512_fast_init_f32+0x28>
 8009b0a:	b430      	push	{r4, r5}
 8009b0c:	490a      	ldr	r1, [pc, #40]	; (8009b38 <arm_rfft_512_fast_init_f32+0x30>)
 8009b0e:	4a0b      	ldr	r2, [pc, #44]	; (8009b3c <arm_rfft_512_fast_init_f32+0x34>)
 8009b10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b14:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009b18:	8003      	strh	r3, [r0, #0]
 8009b1a:	f44f 7500 	mov.w	r5, #512	; 0x200
 8009b1e:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8009b22:	4b07      	ldr	r3, [pc, #28]	; (8009b40 <arm_rfft_512_fast_init_f32+0x38>)
 8009b24:	8205      	strh	r5, [r0, #16]
 8009b26:	8184      	strh	r4, [r0, #12]
 8009b28:	6143      	str	r3, [r0, #20]
 8009b2a:	bc30      	pop	{r4, r5}
 8009b2c:	2000      	movs	r0, #0
 8009b2e:	4770      	bx	lr
 8009b30:	f04f 30ff 	mov.w	r0, #4294967295
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop
 8009b38:	08024218 	.word	0x08024218
 8009b3c:	0802ade8 	.word	0x0802ade8
 8009b40:	08033b68 	.word	0x08033b68

08009b44 <arm_rfft_1024_fast_init_f32>:
 8009b44:	b190      	cbz	r0, 8009b6c <arm_rfft_1024_fast_init_f32+0x28>
 8009b46:	b430      	push	{r4, r5}
 8009b48:	490a      	ldr	r1, [pc, #40]	; (8009b74 <arm_rfft_1024_fast_init_f32+0x30>)
 8009b4a:	4a0b      	ldr	r2, [pc, #44]	; (8009b78 <arm_rfft_1024_fast_init_f32+0x34>)
 8009b4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009b50:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009b54:	8003      	strh	r3, [r0, #0]
 8009b56:	f44f 6580 	mov.w	r5, #1024	; 0x400
 8009b5a:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8009b5e:	4b07      	ldr	r3, [pc, #28]	; (8009b7c <arm_rfft_1024_fast_init_f32+0x38>)
 8009b60:	8205      	strh	r5, [r0, #16]
 8009b62:	8184      	strh	r4, [r0, #12]
 8009b64:	6143      	str	r3, [r0, #20]
 8009b66:	bc30      	pop	{r4, r5}
 8009b68:	2000      	movs	r0, #0
 8009b6a:	4770      	bx	lr
 8009b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b70:	4770      	bx	lr
 8009b72:	bf00      	nop
 8009b74:	080245e8 	.word	0x080245e8
 8009b78:	0802b6e8 	.word	0x0802b6e8
 8009b7c:	0802c6e8 	.word	0x0802c6e8

08009b80 <arm_rfft_2048_fast_init_f32>:
 8009b80:	b190      	cbz	r0, 8009ba8 <arm_rfft_2048_fast_init_f32+0x28>
 8009b82:	b430      	push	{r4, r5}
 8009b84:	490a      	ldr	r1, [pc, #40]	; (8009bb0 <arm_rfft_2048_fast_init_f32+0x30>)
 8009b86:	4a0b      	ldr	r2, [pc, #44]	; (8009bb4 <arm_rfft_2048_fast_init_f32+0x34>)
 8009b88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b8c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009b90:	8003      	strh	r3, [r0, #0]
 8009b92:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8009b96:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8009b9a:	4b07      	ldr	r3, [pc, #28]	; (8009bb8 <arm_rfft_2048_fast_init_f32+0x38>)
 8009b9c:	8205      	strh	r5, [r0, #16]
 8009b9e:	8184      	strh	r4, [r0, #12]
 8009ba0:	6143      	str	r3, [r0, #20]
 8009ba2:	bc30      	pop	{r4, r5}
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	4770      	bx	lr
 8009ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bac:	4770      	bx	lr
 8009bae:	bf00      	nop
 8009bb0:	08021480 	.word	0x08021480
 8009bb4:	08024968 	.word	0x08024968
 8009bb8:	0802d6e8 	.word	0x0802d6e8

08009bbc <arm_rfft_4096_fast_init_f32>:
 8009bbc:	b190      	cbz	r0, 8009be4 <arm_rfft_4096_fast_init_f32+0x28>
 8009bbe:	b430      	push	{r4, r5}
 8009bc0:	490a      	ldr	r1, [pc, #40]	; (8009bec <arm_rfft_4096_fast_init_f32+0x30>)
 8009bc2:	4a0b      	ldr	r2, [pc, #44]	; (8009bf0 <arm_rfft_4096_fast_init_f32+0x34>)
 8009bc4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009bc8:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009bcc:	8003      	strh	r3, [r0, #0]
 8009bce:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8009bd2:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8009bd6:	4b07      	ldr	r3, [pc, #28]	; (8009bf4 <arm_rfft_4096_fast_init_f32+0x38>)
 8009bd8:	8205      	strh	r5, [r0, #16]
 8009bda:	8184      	strh	r4, [r0, #12]
 8009bdc:	6143      	str	r3, [r0, #20]
 8009bde:	bc30      	pop	{r4, r5}
 8009be0:	2000      	movs	r0, #0
 8009be2:	4770      	bx	lr
 8009be4:	f04f 30ff 	mov.w	r0, #4294967295
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	08022458 	.word	0x08022458
 8009bf0:	08026de8 	.word	0x08026de8
 8009bf4:	0802fb68 	.word	0x0802fb68

08009bf8 <arm_rfft_fast_init_f32>:
 8009bf8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009bfc:	d01f      	beq.n	8009c3e <arm_rfft_fast_init_f32+0x46>
 8009bfe:	d90b      	bls.n	8009c18 <arm_rfft_fast_init_f32+0x20>
 8009c00:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8009c04:	d019      	beq.n	8009c3a <arm_rfft_fast_init_f32+0x42>
 8009c06:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8009c0a:	d012      	beq.n	8009c32 <arm_rfft_fast_init_f32+0x3a>
 8009c0c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009c10:	d00d      	beq.n	8009c2e <arm_rfft_fast_init_f32+0x36>
 8009c12:	f04f 30ff 	mov.w	r0, #4294967295
 8009c16:	4770      	bx	lr
 8009c18:	2940      	cmp	r1, #64	; 0x40
 8009c1a:	d00c      	beq.n	8009c36 <arm_rfft_fast_init_f32+0x3e>
 8009c1c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8009c20:	d003      	beq.n	8009c2a <arm_rfft_fast_init_f32+0x32>
 8009c22:	2920      	cmp	r1, #32
 8009c24:	d1f5      	bne.n	8009c12 <arm_rfft_fast_init_f32+0x1a>
 8009c26:	4b07      	ldr	r3, [pc, #28]	; (8009c44 <arm_rfft_fast_init_f32+0x4c>)
 8009c28:	4718      	bx	r3
 8009c2a:	4b07      	ldr	r3, [pc, #28]	; (8009c48 <arm_rfft_fast_init_f32+0x50>)
 8009c2c:	4718      	bx	r3
 8009c2e:	4b07      	ldr	r3, [pc, #28]	; (8009c4c <arm_rfft_fast_init_f32+0x54>)
 8009c30:	4718      	bx	r3
 8009c32:	4b07      	ldr	r3, [pc, #28]	; (8009c50 <arm_rfft_fast_init_f32+0x58>)
 8009c34:	4718      	bx	r3
 8009c36:	4b07      	ldr	r3, [pc, #28]	; (8009c54 <arm_rfft_fast_init_f32+0x5c>)
 8009c38:	e7f6      	b.n	8009c28 <arm_rfft_fast_init_f32+0x30>
 8009c3a:	4b07      	ldr	r3, [pc, #28]	; (8009c58 <arm_rfft_fast_init_f32+0x60>)
 8009c3c:	e7f4      	b.n	8009c28 <arm_rfft_fast_init_f32+0x30>
 8009c3e:	4b07      	ldr	r3, [pc, #28]	; (8009c5c <arm_rfft_fast_init_f32+0x64>)
 8009c40:	e7f2      	b.n	8009c28 <arm_rfft_fast_init_f32+0x30>
 8009c42:	bf00      	nop
 8009c44:	08009a69 	.word	0x08009a69
 8009c48:	08009ad1 	.word	0x08009ad1
 8009c4c:	08009b45 	.word	0x08009b45
 8009c50:	08009bbd 	.word	0x08009bbd
 8009c54:	08009a9d 	.word	0x08009a9d
 8009c58:	08009b81 	.word	0x08009b81
 8009c5c:	08009b09 	.word	0x08009b09

08009c60 <stage_rfft_f32>:
 8009c60:	b410      	push	{r4}
 8009c62:	edd1 7a00 	vldr	s15, [r1]
 8009c66:	ed91 7a01 	vldr	s14, [r1, #4]
 8009c6a:	8804      	ldrh	r4, [r0, #0]
 8009c6c:	6940      	ldr	r0, [r0, #20]
 8009c6e:	ee37 7a07 	vadd.f32	s14, s14, s14
 8009c72:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009c76:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8009c7a:	ee77 6a87 	vadd.f32	s13, s15, s14
 8009c7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009c82:	3c01      	subs	r4, #1
 8009c84:	ee26 7a84 	vmul.f32	s14, s13, s8
 8009c88:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009c8c:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8009c90:	ed82 7a00 	vstr	s14, [r2]
 8009c94:	edc2 7a01 	vstr	s15, [r2, #4]
 8009c98:	3010      	adds	r0, #16
 8009c9a:	3210      	adds	r2, #16
 8009c9c:	3b08      	subs	r3, #8
 8009c9e:	3110      	adds	r1, #16
 8009ca0:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009ca4:	ed93 7a02 	vldr	s14, [r3, #8]
 8009ca8:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009cac:	edd3 4a03 	vldr	s9, [r3, #12]
 8009cb0:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009cb4:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009cb8:	ee77 5a45 	vsub.f32	s11, s14, s10
 8009cbc:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009cc0:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009cc4:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009cc8:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009ccc:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009cd0:	ee37 7a23 	vadd.f32	s14, s14, s7
 8009cd4:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009cd8:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009cdc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009ce0:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009ce4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009ce8:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009cec:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009cf0:	3c01      	subs	r4, #1
 8009cf2:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009cf6:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009cfa:	f1a3 0308 	sub.w	r3, r3, #8
 8009cfe:	f101 0108 	add.w	r1, r1, #8
 8009d02:	f100 0008 	add.w	r0, r0, #8
 8009d06:	f102 0208 	add.w	r2, r2, #8
 8009d0a:	d1c9      	bne.n	8009ca0 <stage_rfft_f32+0x40>
 8009d0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d10:	4770      	bx	lr
 8009d12:	bf00      	nop

08009d14 <merge_rfft_f32>:
 8009d14:	b410      	push	{r4}
 8009d16:	edd1 7a00 	vldr	s15, [r1]
 8009d1a:	edd1 6a01 	vldr	s13, [r1, #4]
 8009d1e:	8804      	ldrh	r4, [r0, #0]
 8009d20:	6940      	ldr	r0, [r0, #20]
 8009d22:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009d26:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009d2a:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8009d2e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009d32:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009d36:	3c01      	subs	r4, #1
 8009d38:	ed82 7a00 	vstr	s14, [r2]
 8009d3c:	edc2 7a01 	vstr	s15, [r2, #4]
 8009d40:	b3dc      	cbz	r4, 8009dba <merge_rfft_f32+0xa6>
 8009d42:	00e3      	lsls	r3, r4, #3
 8009d44:	3b08      	subs	r3, #8
 8009d46:	440b      	add	r3, r1
 8009d48:	3010      	adds	r0, #16
 8009d4a:	3210      	adds	r2, #16
 8009d4c:	3110      	adds	r1, #16
 8009d4e:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009d52:	ed93 7a02 	vldr	s14, [r3, #8]
 8009d56:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009d5a:	edd3 4a03 	vldr	s9, [r3, #12]
 8009d5e:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009d62:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009d66:	ee75 5a47 	vsub.f32	s11, s10, s14
 8009d6a:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009d6e:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009d72:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009d76:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009d7a:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009d7e:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009d82:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009d86:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009d8a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009d8e:	ee37 7a46 	vsub.f32	s14, s14, s12
 8009d92:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009d96:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009d9a:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009d9e:	3c01      	subs	r4, #1
 8009da0:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009da4:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009da8:	f1a3 0308 	sub.w	r3, r3, #8
 8009dac:	f101 0108 	add.w	r1, r1, #8
 8009db0:	f100 0008 	add.w	r0, r0, #8
 8009db4:	f102 0208 	add.w	r2, r2, #8
 8009db8:	d1c9      	bne.n	8009d4e <merge_rfft_f32+0x3a>
 8009dba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dbe:	4770      	bx	lr

08009dc0 <arm_rfft_fast_f32>:
 8009dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dc4:	8a05      	ldrh	r5, [r0, #16]
 8009dc6:	086d      	lsrs	r5, r5, #1
 8009dc8:	8005      	strh	r5, [r0, #0]
 8009dca:	4604      	mov	r4, r0
 8009dcc:	4616      	mov	r6, r2
 8009dce:	461d      	mov	r5, r3
 8009dd0:	b14b      	cbz	r3, 8009de6 <arm_rfft_fast_f32+0x26>
 8009dd2:	f7ff ff9f 	bl	8009d14 <merge_rfft_f32>
 8009dd6:	462a      	mov	r2, r5
 8009dd8:	4631      	mov	r1, r6
 8009dda:	4620      	mov	r0, r4
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009de2:	f000 bb33 	b.w	800a44c <arm_cfft_f32>
 8009de6:	460f      	mov	r7, r1
 8009de8:	461a      	mov	r2, r3
 8009dea:	2301      	movs	r3, #1
 8009dec:	f000 fb2e 	bl	800a44c <arm_cfft_f32>
 8009df0:	4632      	mov	r2, r6
 8009df2:	4639      	mov	r1, r7
 8009df4:	4620      	mov	r0, r4
 8009df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dfa:	f7ff bf31 	b.w	8009c60 <stage_rfft_f32>
 8009dfe:	bf00      	nop

08009e00 <arm_cfft_radix8by2_f32>:
 8009e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e04:	ed2d 8b08 	vpush	{d8-d11}
 8009e08:	4607      	mov	r7, r0
 8009e0a:	4608      	mov	r0, r1
 8009e0c:	f8b7 c000 	ldrh.w	ip, [r7]
 8009e10:	687a      	ldr	r2, [r7, #4]
 8009e12:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8009e16:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8009e1a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009e1e:	f000 80b0 	beq.w	8009f82 <arm_cfft_radix8by2_f32+0x182>
 8009e22:	008c      	lsls	r4, r1, #2
 8009e24:	3410      	adds	r4, #16
 8009e26:	f100 0310 	add.w	r3, r0, #16
 8009e2a:	1906      	adds	r6, r0, r4
 8009e2c:	3210      	adds	r2, #16
 8009e2e:	4444      	add	r4, r8
 8009e30:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8009e34:	f108 0510 	add.w	r5, r8, #16
 8009e38:	ed15 2a04 	vldr	s4, [r5, #-16]
 8009e3c:	ed55 2a03 	vldr	s5, [r5, #-12]
 8009e40:	ed54 4a04 	vldr	s9, [r4, #-16]
 8009e44:	ed14 4a03 	vldr	s8, [r4, #-12]
 8009e48:	ed14 6a02 	vldr	s12, [r4, #-8]
 8009e4c:	ed54 5a01 	vldr	s11, [r4, #-4]
 8009e50:	ed53 3a04 	vldr	s7, [r3, #-16]
 8009e54:	ed15 0a02 	vldr	s0, [r5, #-8]
 8009e58:	ed55 0a01 	vldr	s1, [r5, #-4]
 8009e5c:	ed56 6a04 	vldr	s13, [r6, #-16]
 8009e60:	ed16 3a03 	vldr	s6, [r6, #-12]
 8009e64:	ed13 7a03 	vldr	s14, [r3, #-12]
 8009e68:	ed13 5a02 	vldr	s10, [r3, #-8]
 8009e6c:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009e70:	ed16 1a02 	vldr	s2, [r6, #-8]
 8009e74:	ed56 1a01 	vldr	s3, [r6, #-4]
 8009e78:	ee73 ba82 	vadd.f32	s23, s7, s4
 8009e7c:	ee37 ba22 	vadd.f32	s22, s14, s5
 8009e80:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8009e84:	ee33 9a04 	vadd.f32	s18, s6, s8
 8009e88:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8009e8c:	ee75 aa00 	vadd.f32	s21, s10, s0
 8009e90:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8009e94:	ee71 8a06 	vadd.f32	s17, s2, s12
 8009e98:	ed43 ba04 	vstr	s23, [r3, #-16]
 8009e9c:	ed03 ba03 	vstr	s22, [r3, #-12]
 8009ea0:	ed43 aa02 	vstr	s21, [r3, #-8]
 8009ea4:	ed03 aa01 	vstr	s20, [r3, #-4]
 8009ea8:	ed06 8a01 	vstr	s16, [r6, #-4]
 8009eac:	ed46 9a04 	vstr	s19, [r6, #-16]
 8009eb0:	ed06 9a03 	vstr	s18, [r6, #-12]
 8009eb4:	ed46 8a02 	vstr	s17, [r6, #-8]
 8009eb8:	ee37 7a62 	vsub.f32	s14, s14, s5
 8009ebc:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8009ec0:	ee34 4a43 	vsub.f32	s8, s8, s6
 8009ec4:	ed52 6a03 	vldr	s13, [r2, #-12]
 8009ec8:	ed12 3a04 	vldr	s6, [r2, #-16]
 8009ecc:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8009ed0:	ee27 8a26 	vmul.f32	s16, s14, s13
 8009ed4:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8009ed8:	ee23 2a83 	vmul.f32	s4, s7, s6
 8009edc:	ee64 4a83 	vmul.f32	s9, s9, s6
 8009ee0:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8009ee4:	ee27 7a03 	vmul.f32	s14, s14, s6
 8009ee8:	ee64 6a26 	vmul.f32	s13, s8, s13
 8009eec:	ee24 4a03 	vmul.f32	s8, s8, s6
 8009ef0:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009ef4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009ef8:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8009efc:	ee32 3a08 	vadd.f32	s6, s4, s16
 8009f00:	ed05 7a03 	vstr	s14, [r5, #-12]
 8009f04:	ed05 3a04 	vstr	s6, [r5, #-16]
 8009f08:	ed04 4a04 	vstr	s8, [r4, #-16]
 8009f0c:	ed44 6a03 	vstr	s13, [r4, #-12]
 8009f10:	ed12 7a01 	vldr	s14, [r2, #-4]
 8009f14:	ee76 6a41 	vsub.f32	s13, s12, s2
 8009f18:	ee35 5a40 	vsub.f32	s10, s10, s0
 8009f1c:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8009f20:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8009f24:	ed52 5a02 	vldr	s11, [r2, #-8]
 8009f28:	ee67 3a87 	vmul.f32	s7, s15, s14
 8009f2c:	ee66 4a87 	vmul.f32	s9, s13, s14
 8009f30:	ee25 4a25 	vmul.f32	s8, s10, s11
 8009f34:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009f38:	ee25 5a07 	vmul.f32	s10, s10, s14
 8009f3c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009f40:	ee26 7a07 	vmul.f32	s14, s12, s14
 8009f44:	ee26 6a25 	vmul.f32	s12, s12, s11
 8009f48:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009f4c:	ee74 5a23 	vadd.f32	s11, s8, s7
 8009f50:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8009f54:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009f58:	3310      	adds	r3, #16
 8009f5a:	4563      	cmp	r3, ip
 8009f5c:	ed45 5a02 	vstr	s11, [r5, #-8]
 8009f60:	f106 0610 	add.w	r6, r6, #16
 8009f64:	ed45 7a01 	vstr	s15, [r5, #-4]
 8009f68:	f102 0210 	add.w	r2, r2, #16
 8009f6c:	ed04 6a02 	vstr	s12, [r4, #-8]
 8009f70:	ed04 7a01 	vstr	s14, [r4, #-4]
 8009f74:	f105 0510 	add.w	r5, r5, #16
 8009f78:	f104 0410 	add.w	r4, r4, #16
 8009f7c:	f47f af5c 	bne.w	8009e38 <arm_cfft_radix8by2_f32+0x38>
 8009f80:	687a      	ldr	r2, [r7, #4]
 8009f82:	b28c      	uxth	r4, r1
 8009f84:	4621      	mov	r1, r4
 8009f86:	2302      	movs	r3, #2
 8009f88:	f000 faf8 	bl	800a57c <arm_radix8_butterfly_f32>
 8009f8c:	ecbd 8b08 	vpop	{d8-d11}
 8009f90:	4621      	mov	r1, r4
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	4640      	mov	r0, r8
 8009f96:	2302      	movs	r3, #2
 8009f98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f9c:	f000 baee 	b.w	800a57c <arm_radix8_butterfly_f32>

08009fa0 <arm_cfft_radix8by4_f32>:
 8009fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa4:	ed2d 8b0a 	vpush	{d8-d12}
 8009fa8:	b08d      	sub	sp, #52	; 0x34
 8009faa:	460d      	mov	r5, r1
 8009fac:	910b      	str	r1, [sp, #44]	; 0x2c
 8009fae:	8801      	ldrh	r1, [r0, #0]
 8009fb0:	6842      	ldr	r2, [r0, #4]
 8009fb2:	900a      	str	r0, [sp, #40]	; 0x28
 8009fb4:	0849      	lsrs	r1, r1, #1
 8009fb6:	008b      	lsls	r3, r1, #2
 8009fb8:	18ee      	adds	r6, r5, r3
 8009fba:	18f0      	adds	r0, r6, r3
 8009fbc:	edd0 5a00 	vldr	s11, [r0]
 8009fc0:	edd5 7a00 	vldr	s15, [r5]
 8009fc4:	ed96 7a00 	vldr	s14, [r6]
 8009fc8:	edd0 3a01 	vldr	s7, [r0, #4]
 8009fcc:	ed96 4a01 	vldr	s8, [r6, #4]
 8009fd0:	ed95 5a01 	vldr	s10, [r5, #4]
 8009fd4:	9008      	str	r0, [sp, #32]
 8009fd6:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8009fda:	18c7      	adds	r7, r0, r3
 8009fdc:	edd7 4a00 	vldr	s9, [r7]
 8009fe0:	ed97 3a01 	vldr	s6, [r7, #4]
 8009fe4:	9701      	str	r7, [sp, #4]
 8009fe6:	ee77 6a06 	vadd.f32	s13, s14, s12
 8009fea:	462c      	mov	r4, r5
 8009fec:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009ff0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009ff4:	ee16 ca90 	vmov	ip, s13
 8009ff8:	f844 cb08 	str.w	ip, [r4], #8
 8009ffc:	ee75 6a23 	vadd.f32	s13, s10, s7
 800a000:	edd6 5a01 	vldr	s11, [r6, #4]
 800a004:	edd7 2a01 	vldr	s5, [r7, #4]
 800a008:	9404      	str	r4, [sp, #16]
 800a00a:	ee35 5a63 	vsub.f32	s10, s10, s7
 800a00e:	ee74 3a27 	vadd.f32	s7, s8, s15
 800a012:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a016:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800a01a:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800a01e:	0849      	lsrs	r1, r1, #1
 800a020:	f102 0e08 	add.w	lr, r2, #8
 800a024:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800a028:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800a02c:	9109      	str	r1, [sp, #36]	; 0x24
 800a02e:	ee35 4a47 	vsub.f32	s8, s10, s14
 800a032:	f1a1 0902 	sub.w	r9, r1, #2
 800a036:	f8cd e00c 	str.w	lr, [sp, #12]
 800a03a:	4631      	mov	r1, r6
 800a03c:	ee13 ea90 	vmov	lr, s7
 800a040:	ee36 6a64 	vsub.f32	s12, s12, s9
 800a044:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800a048:	4604      	mov	r4, r0
 800a04a:	edc5 5a01 	vstr	s11, [r5, #4]
 800a04e:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a052:	f841 eb08 	str.w	lr, [r1], #8
 800a056:	ee34 5a24 	vadd.f32	s10, s8, s9
 800a05a:	ee16 ea10 	vmov	lr, s12
 800a05e:	ed86 5a01 	vstr	s10, [r6, #4]
 800a062:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800a066:	f844 eb08 	str.w	lr, [r4], #8
 800a06a:	ee77 7a83 	vadd.f32	s15, s15, s6
 800a06e:	edc0 6a01 	vstr	s13, [r0, #4]
 800a072:	9405      	str	r4, [sp, #20]
 800a074:	4604      	mov	r4, r0
 800a076:	ee17 0a90 	vmov	r0, s15
 800a07a:	9106      	str	r1, [sp, #24]
 800a07c:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a080:	f102 0110 	add.w	r1, r2, #16
 800a084:	46bc      	mov	ip, r7
 800a086:	9100      	str	r1, [sp, #0]
 800a088:	f847 0b08 	str.w	r0, [r7], #8
 800a08c:	f102 0118 	add.w	r1, r2, #24
 800a090:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800a094:	9102      	str	r1, [sp, #8]
 800a096:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a09a:	9007      	str	r0, [sp, #28]
 800a09c:	f000 8134 	beq.w	800a308 <arm_cfft_radix8by4_f32+0x368>
 800a0a0:	f102 0920 	add.w	r9, r2, #32
 800a0a4:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800a0a8:	9a01      	ldr	r2, [sp, #4]
 800a0aa:	f8dd a000 	ldr.w	sl, [sp]
 800a0ae:	3b0c      	subs	r3, #12
 800a0b0:	4683      	mov	fp, r0
 800a0b2:	4463      	add	r3, ip
 800a0b4:	f105 0e10 	add.w	lr, r5, #16
 800a0b8:	f1a4 010c 	sub.w	r1, r4, #12
 800a0bc:	f104 0510 	add.w	r5, r4, #16
 800a0c0:	f1a6 0c0c 	sub.w	ip, r6, #12
 800a0c4:	f1a2 040c 	sub.w	r4, r2, #12
 800a0c8:	f106 0010 	add.w	r0, r6, #16
 800a0cc:	3210      	adds	r2, #16
 800a0ce:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800a0d2:	ed55 5a02 	vldr	s11, [r5, #-8]
 800a0d6:	ed50 7a02 	vldr	s15, [r0, #-8]
 800a0da:	ed52 1a02 	vldr	s3, [r2, #-8]
 800a0de:	ed55 6a01 	vldr	s13, [r5, #-4]
 800a0e2:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800a0e6:	ed12 1a01 	vldr	s2, [r2, #-4]
 800a0ea:	ed10 8a01 	vldr	s16, [r0, #-4]
 800a0ee:	ee35 4a25 	vadd.f32	s8, s10, s11
 800a0f2:	ee30 6a26 	vadd.f32	s12, s0, s13
 800a0f6:	ee37 7a84 	vadd.f32	s14, s15, s8
 800a0fa:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a0fe:	ee37 7a21 	vadd.f32	s14, s14, s3
 800a102:	ee75 5a65 	vsub.f32	s11, s10, s11
 800a106:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800a10a:	ed10 7a01 	vldr	s14, [r0, #-4]
 800a10e:	ed52 6a01 	vldr	s13, [r2, #-4]
 800a112:	ee36 7a07 	vadd.f32	s14, s12, s14
 800a116:	ee78 aa25 	vadd.f32	s21, s16, s11
 800a11a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a11e:	ee70 3a67 	vsub.f32	s7, s0, s15
 800a122:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800a126:	ed94 7a02 	vldr	s14, [r4, #8]
 800a12a:	ed9c 2a02 	vldr	s4, [ip, #8]
 800a12e:	ed91 ba02 	vldr	s22, [r1, #8]
 800a132:	edd3 9a02 	vldr	s19, [r3, #8]
 800a136:	edd4 2a01 	vldr	s5, [r4, #4]
 800a13a:	ed9c 9a01 	vldr	s18, [ip, #4]
 800a13e:	ed93 5a01 	vldr	s10, [r3, #4]
 800a142:	edd1 0a01 	vldr	s1, [r1, #4]
 800a146:	ee72 6a07 	vadd.f32	s13, s4, s14
 800a14a:	ee32 2a47 	vsub.f32	s4, s4, s14
 800a14e:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800a152:	ee79 4a22 	vadd.f32	s9, s18, s5
 800a156:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800a15a:	ee79 2a62 	vsub.f32	s5, s18, s5
 800a15e:	ed8c 7a02 	vstr	s14, [ip, #8]
 800a162:	ed91 7a01 	vldr	s14, [r1, #4]
 800a166:	edd3 8a01 	vldr	s17, [r3, #4]
 800a16a:	ee34 7a87 	vadd.f32	s14, s9, s14
 800a16e:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800a172:	ee37 7a28 	vadd.f32	s14, s14, s17
 800a176:	ee32 9a60 	vsub.f32	s18, s4, s1
 800a17a:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a17e:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800a182:	ed1a aa02 	vldr	s20, [sl, #-8]
 800a186:	ee73 8a22 	vadd.f32	s17, s6, s5
 800a18a:	ee39 9a05 	vadd.f32	s18, s18, s10
 800a18e:	ee7a aac1 	vsub.f32	s21, s21, s2
 800a192:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800a196:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800a19a:	ee69 ba07 	vmul.f32	s23, s18, s14
 800a19e:	ee6a aa87 	vmul.f32	s21, s21, s14
 800a1a2:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800a1a6:	ee63 ca87 	vmul.f32	s25, s7, s14
 800a1aa:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800a1ae:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800a1b2:	ee68 8a87 	vmul.f32	s17, s17, s14
 800a1b6:	ee73 3aea 	vsub.f32	s7, s7, s21
 800a1ba:	ee78 8a89 	vadd.f32	s17, s17, s18
 800a1be:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800a1c2:	ee3b aaca 	vsub.f32	s20, s23, s20
 800a1c6:	ee34 4a67 	vsub.f32	s8, s8, s15
 800a1ca:	ee76 6acb 	vsub.f32	s13, s13, s22
 800a1ce:	ee36 6a48 	vsub.f32	s12, s12, s16
 800a1d2:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800a1d6:	ed00 7a02 	vstr	s14, [r0, #-8]
 800a1da:	ed40 3a01 	vstr	s7, [r0, #-4]
 800a1de:	edc1 8a01 	vstr	s17, [r1, #4]
 800a1e2:	ed81 aa02 	vstr	s20, [r1, #8]
 800a1e6:	ed59 3a04 	vldr	s7, [r9, #-16]
 800a1ea:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800a1ee:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800a1f2:	ed59 6a03 	vldr	s13, [r9, #-12]
 800a1f6:	ee34 4a61 	vsub.f32	s8, s8, s3
 800a1fa:	ee36 6a41 	vsub.f32	s12, s12, s2
 800a1fe:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800a202:	ee66 9a26 	vmul.f32	s19, s12, s13
 800a206:	ee24 9a23 	vmul.f32	s18, s8, s7
 800a20a:	ee26 6a23 	vmul.f32	s12, s12, s7
 800a20e:	ee24 4a26 	vmul.f32	s8, s8, s13
 800a212:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a216:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800a21a:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800a21e:	ee36 6a44 	vsub.f32	s12, s12, s8
 800a222:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a226:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800a22a:	ee79 3a29 	vadd.f32	s7, s18, s19
 800a22e:	ee75 6a60 	vsub.f32	s13, s10, s1
 800a232:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800a236:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a23a:	ed45 3a02 	vstr	s7, [r5, #-8]
 800a23e:	ed05 6a01 	vstr	s12, [r5, #-4]
 800a242:	ed84 7a01 	vstr	s14, [r4, #4]
 800a246:	ed84 4a02 	vstr	s8, [r4, #8]
 800a24a:	ee35 6a81 	vadd.f32	s12, s11, s2
 800a24e:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800a252:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800a256:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800a25a:	ee33 3a62 	vsub.f32	s6, s6, s5
 800a25e:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800a262:	ee67 2a26 	vmul.f32	s5, s14, s13
 800a266:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800a26a:	ee26 5a25 	vmul.f32	s10, s12, s11
 800a26e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a272:	ee26 6a26 	vmul.f32	s12, s12, s13
 800a276:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a27a:	ee63 6a26 	vmul.f32	s13, s6, s13
 800a27e:	ee23 3a25 	vmul.f32	s6, s6, s11
 800a282:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a286:	ee75 5a24 	vadd.f32	s11, s10, s9
 800a28a:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800a28e:	ee36 7a87 	vadd.f32	s14, s13, s14
 800a292:	f1bb 0b01 	subs.w	fp, fp, #1
 800a296:	ed42 5a02 	vstr	s11, [r2, #-8]
 800a29a:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a29e:	f10e 0e08 	add.w	lr, lr, #8
 800a2a2:	ed83 3a02 	vstr	s6, [r3, #8]
 800a2a6:	ed83 7a01 	vstr	s14, [r3, #4]
 800a2aa:	f1ac 0c08 	sub.w	ip, ip, #8
 800a2ae:	f10a 0a08 	add.w	sl, sl, #8
 800a2b2:	f100 0008 	add.w	r0, r0, #8
 800a2b6:	f1a1 0108 	sub.w	r1, r1, #8
 800a2ba:	f109 0910 	add.w	r9, r9, #16
 800a2be:	f105 0508 	add.w	r5, r5, #8
 800a2c2:	f1a4 0408 	sub.w	r4, r4, #8
 800a2c6:	f108 0818 	add.w	r8, r8, #24
 800a2ca:	f102 0208 	add.w	r2, r2, #8
 800a2ce:	f1a3 0308 	sub.w	r3, r3, #8
 800a2d2:	f47f aefc 	bne.w	800a0ce <arm_cfft_radix8by4_f32+0x12e>
 800a2d6:	9907      	ldr	r1, [sp, #28]
 800a2d8:	9800      	ldr	r0, [sp, #0]
 800a2da:	00cb      	lsls	r3, r1, #3
 800a2dc:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800a2e0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800a2e4:	9100      	str	r1, [sp, #0]
 800a2e6:	9904      	ldr	r1, [sp, #16]
 800a2e8:	4419      	add	r1, r3
 800a2ea:	9104      	str	r1, [sp, #16]
 800a2ec:	9903      	ldr	r1, [sp, #12]
 800a2ee:	4419      	add	r1, r3
 800a2f0:	9103      	str	r1, [sp, #12]
 800a2f2:	9906      	ldr	r1, [sp, #24]
 800a2f4:	4419      	add	r1, r3
 800a2f6:	9106      	str	r1, [sp, #24]
 800a2f8:	9905      	ldr	r1, [sp, #20]
 800a2fa:	441f      	add	r7, r3
 800a2fc:	4419      	add	r1, r3
 800a2fe:	9b02      	ldr	r3, [sp, #8]
 800a300:	9105      	str	r1, [sp, #20]
 800a302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a306:	9302      	str	r3, [sp, #8]
 800a308:	9904      	ldr	r1, [sp, #16]
 800a30a:	9805      	ldr	r0, [sp, #20]
 800a30c:	ed91 4a00 	vldr	s8, [r1]
 800a310:	edd0 6a00 	vldr	s13, [r0]
 800a314:	9b06      	ldr	r3, [sp, #24]
 800a316:	ed97 3a00 	vldr	s6, [r7]
 800a31a:	edd3 7a00 	vldr	s15, [r3]
 800a31e:	edd0 4a01 	vldr	s9, [r0, #4]
 800a322:	edd1 3a01 	vldr	s7, [r1, #4]
 800a326:	ed97 2a01 	vldr	s4, [r7, #4]
 800a32a:	ed93 7a01 	vldr	s14, [r3, #4]
 800a32e:	9a03      	ldr	r2, [sp, #12]
 800a330:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800a334:	ee34 6a26 	vadd.f32	s12, s8, s13
 800a338:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800a33c:	ee37 5a86 	vadd.f32	s10, s15, s12
 800a340:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800a344:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a348:	ee74 6a66 	vsub.f32	s13, s8, s13
 800a34c:	ed81 5a00 	vstr	s10, [r1]
 800a350:	ed93 5a01 	vldr	s10, [r3, #4]
 800a354:	edd7 4a01 	vldr	s9, [r7, #4]
 800a358:	ee35 5a85 	vadd.f32	s10, s11, s10
 800a35c:	ee37 4a26 	vadd.f32	s8, s14, s13
 800a360:	ee35 5a24 	vadd.f32	s10, s10, s9
 800a364:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800a368:	ed81 5a01 	vstr	s10, [r1, #4]
 800a36c:	edd2 1a00 	vldr	s3, [r2]
 800a370:	edd2 2a01 	vldr	s5, [r2, #4]
 800a374:	ee34 5a83 	vadd.f32	s10, s9, s6
 800a378:	ee34 4a42 	vsub.f32	s8, s8, s4
 800a37c:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a380:	ee64 4a21 	vmul.f32	s9, s8, s3
 800a384:	ee24 4a22 	vmul.f32	s8, s8, s5
 800a388:	ee65 2a22 	vmul.f32	s5, s10, s5
 800a38c:	ee25 5a21 	vmul.f32	s10, s10, s3
 800a390:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800a394:	ee35 5a44 	vsub.f32	s10, s10, s8
 800a398:	edc3 2a00 	vstr	s5, [r3]
 800a39c:	ed83 5a01 	vstr	s10, [r3, #4]
 800a3a0:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800a3a4:	9b00      	ldr	r3, [sp, #0]
 800a3a6:	ee36 6a43 	vsub.f32	s12, s12, s6
 800a3aa:	ed93 4a01 	vldr	s8, [r3, #4]
 800a3ae:	ed93 5a00 	vldr	s10, [r3]
 800a3b2:	9b02      	ldr	r3, [sp, #8]
 800a3b4:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800a3b8:	ee66 4a05 	vmul.f32	s9, s12, s10
 800a3bc:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a3c0:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a3c4:	ee65 5a84 	vmul.f32	s11, s11, s8
 800a3c8:	ee35 6a46 	vsub.f32	s12, s10, s12
 800a3cc:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800a3d0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800a3d4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a3d8:	ed80 6a01 	vstr	s12, [r0, #4]
 800a3dc:	edc0 5a00 	vstr	s11, [r0]
 800a3e0:	edd3 5a01 	vldr	s11, [r3, #4]
 800a3e4:	edd3 6a00 	vldr	s13, [r3]
 800a3e8:	ee37 7a02 	vadd.f32	s14, s14, s4
 800a3ec:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800a3f0:	ee27 6a26 	vmul.f32	s12, s14, s13
 800a3f4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800a3f8:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a3fc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a400:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a404:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a408:	ed87 7a01 	vstr	s14, [r7, #4]
 800a40c:	edc7 7a00 	vstr	s15, [r7]
 800a410:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800a414:	4621      	mov	r1, r4
 800a416:	686a      	ldr	r2, [r5, #4]
 800a418:	2304      	movs	r3, #4
 800a41a:	f000 f8af 	bl	800a57c <arm_radix8_butterfly_f32>
 800a41e:	4630      	mov	r0, r6
 800a420:	4621      	mov	r1, r4
 800a422:	686a      	ldr	r2, [r5, #4]
 800a424:	2304      	movs	r3, #4
 800a426:	f000 f8a9 	bl	800a57c <arm_radix8_butterfly_f32>
 800a42a:	9808      	ldr	r0, [sp, #32]
 800a42c:	686a      	ldr	r2, [r5, #4]
 800a42e:	4621      	mov	r1, r4
 800a430:	2304      	movs	r3, #4
 800a432:	f000 f8a3 	bl	800a57c <arm_radix8_butterfly_f32>
 800a436:	686a      	ldr	r2, [r5, #4]
 800a438:	9801      	ldr	r0, [sp, #4]
 800a43a:	4621      	mov	r1, r4
 800a43c:	2304      	movs	r3, #4
 800a43e:	b00d      	add	sp, #52	; 0x34
 800a440:	ecbd 8b0a 	vpop	{d8-d12}
 800a444:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a448:	f000 b898 	b.w	800a57c <arm_radix8_butterfly_f32>

0800a44c <arm_cfft_f32>:
 800a44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a450:	2a01      	cmp	r2, #1
 800a452:	4606      	mov	r6, r0
 800a454:	4617      	mov	r7, r2
 800a456:	460c      	mov	r4, r1
 800a458:	4698      	mov	r8, r3
 800a45a:	8805      	ldrh	r5, [r0, #0]
 800a45c:	d056      	beq.n	800a50c <arm_cfft_f32+0xc0>
 800a45e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800a462:	d063      	beq.n	800a52c <arm_cfft_f32+0xe0>
 800a464:	d916      	bls.n	800a494 <arm_cfft_f32+0x48>
 800a466:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800a46a:	d01a      	beq.n	800a4a2 <arm_cfft_f32+0x56>
 800a46c:	d947      	bls.n	800a4fe <arm_cfft_f32+0xb2>
 800a46e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800a472:	d05b      	beq.n	800a52c <arm_cfft_f32+0xe0>
 800a474:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800a478:	d105      	bne.n	800a486 <arm_cfft_f32+0x3a>
 800a47a:	2301      	movs	r3, #1
 800a47c:	6872      	ldr	r2, [r6, #4]
 800a47e:	4629      	mov	r1, r5
 800a480:	4620      	mov	r0, r4
 800a482:	f000 f87b 	bl	800a57c <arm_radix8_butterfly_f32>
 800a486:	f1b8 0f00 	cmp.w	r8, #0
 800a48a:	d111      	bne.n	800a4b0 <arm_cfft_f32+0x64>
 800a48c:	2f01      	cmp	r7, #1
 800a48e:	d016      	beq.n	800a4be <arm_cfft_f32+0x72>
 800a490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a494:	2d20      	cmp	r5, #32
 800a496:	d049      	beq.n	800a52c <arm_cfft_f32+0xe0>
 800a498:	d935      	bls.n	800a506 <arm_cfft_f32+0xba>
 800a49a:	2d40      	cmp	r5, #64	; 0x40
 800a49c:	d0ed      	beq.n	800a47a <arm_cfft_f32+0x2e>
 800a49e:	2d80      	cmp	r5, #128	; 0x80
 800a4a0:	d1f1      	bne.n	800a486 <arm_cfft_f32+0x3a>
 800a4a2:	4621      	mov	r1, r4
 800a4a4:	4630      	mov	r0, r6
 800a4a6:	f7ff fcab 	bl	8009e00 <arm_cfft_radix8by2_f32>
 800a4aa:	f1b8 0f00 	cmp.w	r8, #0
 800a4ae:	d0ed      	beq.n	800a48c <arm_cfft_f32+0x40>
 800a4b0:	68b2      	ldr	r2, [r6, #8]
 800a4b2:	89b1      	ldrh	r1, [r6, #12]
 800a4b4:	4620      	mov	r0, r4
 800a4b6:	f000 f841 	bl	800a53c <arm_bitreversal_32>
 800a4ba:	2f01      	cmp	r7, #1
 800a4bc:	d1e8      	bne.n	800a490 <arm_cfft_f32+0x44>
 800a4be:	ee07 5a90 	vmov	s15, r5
 800a4c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a4ca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a4ce:	2d00      	cmp	r5, #0
 800a4d0:	d0de      	beq.n	800a490 <arm_cfft_f32+0x44>
 800a4d2:	f104 0108 	add.w	r1, r4, #8
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	3301      	adds	r3, #1
 800a4da:	429d      	cmp	r5, r3
 800a4dc:	f101 0108 	add.w	r1, r1, #8
 800a4e0:	ed11 7a04 	vldr	s14, [r1, #-16]
 800a4e4:	ed51 7a03 	vldr	s15, [r1, #-12]
 800a4e8:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a4ec:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a4f0:	ed01 7a04 	vstr	s14, [r1, #-16]
 800a4f4:	ed41 7a03 	vstr	s15, [r1, #-12]
 800a4f8:	d1ee      	bne.n	800a4d8 <arm_cfft_f32+0x8c>
 800a4fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4fe:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800a502:	d0ba      	beq.n	800a47a <arm_cfft_f32+0x2e>
 800a504:	e7bf      	b.n	800a486 <arm_cfft_f32+0x3a>
 800a506:	2d10      	cmp	r5, #16
 800a508:	d0cb      	beq.n	800a4a2 <arm_cfft_f32+0x56>
 800a50a:	e7bc      	b.n	800a486 <arm_cfft_f32+0x3a>
 800a50c:	b19d      	cbz	r5, 800a536 <arm_cfft_f32+0xea>
 800a50e:	f101 030c 	add.w	r3, r1, #12
 800a512:	2200      	movs	r2, #0
 800a514:	ed53 7a02 	vldr	s15, [r3, #-8]
 800a518:	3201      	adds	r2, #1
 800a51a:	eef1 7a67 	vneg.f32	s15, s15
 800a51e:	4295      	cmp	r5, r2
 800a520:	ed43 7a02 	vstr	s15, [r3, #-8]
 800a524:	f103 0308 	add.w	r3, r3, #8
 800a528:	d1f4      	bne.n	800a514 <arm_cfft_f32+0xc8>
 800a52a:	e798      	b.n	800a45e <arm_cfft_f32+0x12>
 800a52c:	4621      	mov	r1, r4
 800a52e:	4630      	mov	r0, r6
 800a530:	f7ff fd36 	bl	8009fa0 <arm_cfft_radix8by4_f32>
 800a534:	e7a7      	b.n	800a486 <arm_cfft_f32+0x3a>
 800a536:	2b00      	cmp	r3, #0
 800a538:	d0aa      	beq.n	800a490 <arm_cfft_f32+0x44>
 800a53a:	e7b9      	b.n	800a4b0 <arm_cfft_f32+0x64>

0800a53c <arm_bitreversal_32>:
 800a53c:	b1e9      	cbz	r1, 800a57a <arm_bitreversal_32+0x3e>
 800a53e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a540:	2500      	movs	r5, #0
 800a542:	f102 0e02 	add.w	lr, r2, #2
 800a546:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800a54a:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800a54e:	08a4      	lsrs	r4, r4, #2
 800a550:	089b      	lsrs	r3, r3, #2
 800a552:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800a556:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800a55a:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800a55e:	00a6      	lsls	r6, r4, #2
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800a566:	3304      	adds	r3, #4
 800a568:	1d34      	adds	r4, r6, #4
 800a56a:	3502      	adds	r5, #2
 800a56c:	58c6      	ldr	r6, [r0, r3]
 800a56e:	5907      	ldr	r7, [r0, r4]
 800a570:	50c7      	str	r7, [r0, r3]
 800a572:	428d      	cmp	r5, r1
 800a574:	5106      	str	r6, [r0, r4]
 800a576:	d3e6      	bcc.n	800a546 <arm_bitreversal_32+0xa>
 800a578:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a57a:	4770      	bx	lr

0800a57c <arm_radix8_butterfly_f32>:
 800a57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a580:	ed2d 8b10 	vpush	{d8-d15}
 800a584:	b095      	sub	sp, #84	; 0x54
 800a586:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800a58a:	4603      	mov	r3, r0
 800a58c:	3304      	adds	r3, #4
 800a58e:	ed9f bab9 	vldr	s22, [pc, #740]	; 800a874 <arm_radix8_butterfly_f32+0x2f8>
 800a592:	9012      	str	r0, [sp, #72]	; 0x48
 800a594:	468b      	mov	fp, r1
 800a596:	9313      	str	r3, [sp, #76]	; 0x4c
 800a598:	4689      	mov	r9, r1
 800a59a:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800a59e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a5a0:	960f      	str	r6, [sp, #60]	; 0x3c
 800a5a2:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800a5a6:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800a5aa:	eb03 0508 	add.w	r5, r3, r8
 800a5ae:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800a5b2:	eb05 040e 	add.w	r4, r5, lr
 800a5b6:	0137      	lsls	r7, r6, #4
 800a5b8:	eba6 030a 	sub.w	r3, r6, sl
 800a5bc:	eb04 000e 	add.w	r0, r4, lr
 800a5c0:	44b2      	add	sl, r6
 800a5c2:	1d3a      	adds	r2, r7, #4
 800a5c4:	9702      	str	r7, [sp, #8]
 800a5c6:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800a5ca:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800a5ce:	ebae 0c06 	sub.w	ip, lr, r6
 800a5d2:	9703      	str	r7, [sp, #12]
 800a5d4:	eb03 0708 	add.w	r7, r3, r8
 800a5d8:	9701      	str	r7, [sp, #4]
 800a5da:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800a5de:	9706      	str	r7, [sp, #24]
 800a5e0:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a5e2:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800a5e6:	f10e 0104 	add.w	r1, lr, #4
 800a5ea:	4439      	add	r1, r7
 800a5ec:	443a      	add	r2, r7
 800a5ee:	0137      	lsls	r7, r6, #4
 800a5f0:	00f6      	lsls	r6, r6, #3
 800a5f2:	9704      	str	r7, [sp, #16]
 800a5f4:	9605      	str	r6, [sp, #20]
 800a5f6:	9f01      	ldr	r7, [sp, #4]
 800a5f8:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800a5fa:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800a5fe:	f04f 0c00 	mov.w	ip, #0
 800a602:	edd4 6a00 	vldr	s13, [r4]
 800a606:	edd7 1a00 	vldr	s3, [r7]
 800a60a:	ed16 aa01 	vldr	s20, [r6, #-4]
 800a60e:	edd5 5a00 	vldr	s11, [r5]
 800a612:	ed52 9a01 	vldr	s19, [r2, #-4]
 800a616:	ed90 6a00 	vldr	s12, [r0]
 800a61a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a61e:	ed93 3a00 	vldr	s6, [r3]
 800a622:	ee39 0a86 	vadd.f32	s0, s19, s12
 800a626:	ee33 2a21 	vadd.f32	s4, s6, s3
 800a62a:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800a62e:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800a632:	ee35 7a02 	vadd.f32	s14, s10, s4
 800a636:	ee34 4a80 	vadd.f32	s8, s9, s0
 800a63a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a63e:	ee74 6a07 	vadd.f32	s13, s8, s14
 800a642:	ee34 4a47 	vsub.f32	s8, s8, s14
 800a646:	ed46 6a01 	vstr	s13, [r6, #-4]
 800a64a:	ed85 4a00 	vstr	s8, [r5]
 800a64e:	edd1 6a00 	vldr	s13, [r1]
 800a652:	ed94 9a01 	vldr	s18, [r4, #4]
 800a656:	edd3 2a01 	vldr	s5, [r3, #4]
 800a65a:	edd7 8a01 	vldr	s17, [r7, #4]
 800a65e:	edd6 0a00 	vldr	s1, [r6]
 800a662:	edd5 3a01 	vldr	s7, [r5, #4]
 800a666:	ed90 8a01 	vldr	s16, [r0, #4]
 800a66a:	ed92 7a00 	vldr	s14, [r2]
 800a66e:	ee33 3a61 	vsub.f32	s6, s6, s3
 800a672:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800a676:	ee72 aae8 	vsub.f32	s21, s5, s17
 800a67a:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800a67e:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800a682:	ee77 7a83 	vadd.f32	s15, s15, s6
 800a686:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800a68a:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800a68e:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800a692:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800a696:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800a69a:	ee77 0a08 	vadd.f32	s1, s14, s16
 800a69e:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800a6a2:	ee37 7a48 	vsub.f32	s14, s14, s16
 800a6a6:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800a6aa:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800a6ae:	ee76 6a89 	vadd.f32	s13, s13, s18
 800a6b2:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800a6b6:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800a6ba:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800a6be:	ee35 5a42 	vsub.f32	s10, s10, s4
 800a6c2:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800a6c6:	ee33 2a20 	vadd.f32	s4, s6, s1
 800a6ca:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800a6ce:	ee33 3a60 	vsub.f32	s6, s6, s1
 800a6d2:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800a6d6:	ee77 0a01 	vadd.f32	s1, s14, s2
 800a6da:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800a6de:	ee37 7a41 	vsub.f32	s14, s14, s2
 800a6e2:	ee73 1a84 	vadd.f32	s3, s7, s8
 800a6e6:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800a6ea:	ee76 3a27 	vadd.f32	s7, s12, s15
 800a6ee:	ee76 7a67 	vsub.f32	s15, s12, s15
 800a6f2:	ee32 8a00 	vadd.f32	s16, s4, s0
 800a6f6:	ee33 1a45 	vsub.f32	s2, s6, s10
 800a6fa:	ee32 2a40 	vsub.f32	s4, s4, s0
 800a6fe:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a702:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800a706:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800a70a:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800a70e:	ee34 6a67 	vsub.f32	s12, s8, s15
 800a712:	ee75 4a87 	vadd.f32	s9, s11, s14
 800a716:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800a71a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800a71e:	ee77 7a84 	vadd.f32	s15, s15, s8
 800a722:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800a726:	44dc      	add	ip, fp
 800a728:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800a72c:	45e1      	cmp	r9, ip
 800a72e:	ed86 8a00 	vstr	s16, [r6]
 800a732:	ed85 2a01 	vstr	s4, [r5, #4]
 800a736:	4456      	add	r6, sl
 800a738:	ed02 0a01 	vstr	s0, [r2, #-4]
 800a73c:	4455      	add	r5, sl
 800a73e:	edc0 6a00 	vstr	s13, [r0]
 800a742:	ed82 1a00 	vstr	s2, [r2]
 800a746:	ed80 5a01 	vstr	s10, [r0, #4]
 800a74a:	4452      	add	r2, sl
 800a74c:	ed01 3a01 	vstr	s6, [r1, #-4]
 800a750:	4450      	add	r0, sl
 800a752:	edc7 2a00 	vstr	s5, [r7]
 800a756:	edc4 4a00 	vstr	s9, [r4]
 800a75a:	ed83 7a00 	vstr	s14, [r3]
 800a75e:	edc1 5a00 	vstr	s11, [r1]
 800a762:	edc7 3a01 	vstr	s7, [r7, #4]
 800a766:	4451      	add	r1, sl
 800a768:	ed84 6a01 	vstr	s12, [r4, #4]
 800a76c:	4457      	add	r7, sl
 800a76e:	edc3 7a01 	vstr	s15, [r3, #4]
 800a772:	4454      	add	r4, sl
 800a774:	4453      	add	r3, sl
 800a776:	f63f af44 	bhi.w	800a602 <arm_radix8_butterfly_f32+0x86>
 800a77a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a77c:	2b07      	cmp	r3, #7
 800a77e:	f240 81b7 	bls.w	800aaf0 <arm_radix8_butterfly_f32+0x574>
 800a782:	9b06      	ldr	r3, [sp, #24]
 800a784:	9903      	ldr	r1, [sp, #12]
 800a786:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a788:	9e05      	ldr	r6, [sp, #20]
 800a78a:	9a04      	ldr	r2, [sp, #16]
 800a78c:	f103 0c08 	add.w	ip, r3, #8
 800a790:	9b02      	ldr	r3, [sp, #8]
 800a792:	3108      	adds	r1, #8
 800a794:	f108 0808 	add.w	r8, r8, #8
 800a798:	1841      	adds	r1, r0, r1
 800a79a:	3608      	adds	r6, #8
 800a79c:	330c      	adds	r3, #12
 800a79e:	4604      	mov	r4, r0
 800a7a0:	4444      	add	r4, r8
 800a7a2:	18c3      	adds	r3, r0, r3
 800a7a4:	9109      	str	r1, [sp, #36]	; 0x24
 800a7a6:	1981      	adds	r1, r0, r6
 800a7a8:	f10e 0e08 	add.w	lr, lr, #8
 800a7ac:	3208      	adds	r2, #8
 800a7ae:	940b      	str	r4, [sp, #44]	; 0x2c
 800a7b0:	9107      	str	r1, [sp, #28]
 800a7b2:	4604      	mov	r4, r0
 800a7b4:	4601      	mov	r1, r0
 800a7b6:	9304      	str	r3, [sp, #16]
 800a7b8:	f100 030c 	add.w	r3, r0, #12
 800a7bc:	4474      	add	r4, lr
 800a7be:	f04f 0801 	mov.w	r8, #1
 800a7c2:	1882      	adds	r2, r0, r2
 800a7c4:	4461      	add	r1, ip
 800a7c6:	9305      	str	r3, [sp, #20]
 800a7c8:	464b      	mov	r3, r9
 800a7ca:	940a      	str	r4, [sp, #40]	; 0x28
 800a7cc:	46c1      	mov	r9, r8
 800a7ce:	9208      	str	r2, [sp, #32]
 800a7d0:	46d8      	mov	r8, fp
 800a7d2:	9106      	str	r1, [sp, #24]
 800a7d4:	f04f 0e00 	mov.w	lr, #0
 800a7d8:	469b      	mov	fp, r3
 800a7da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a7dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a7de:	449e      	add	lr, r3
 800a7e0:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800a7e4:	441a      	add	r2, r3
 800a7e6:	920e      	str	r2, [sp, #56]	; 0x38
 800a7e8:	441a      	add	r2, r3
 800a7ea:	18d4      	adds	r4, r2, r3
 800a7ec:	18e5      	adds	r5, r4, r3
 800a7ee:	18ee      	adds	r6, r5, r3
 800a7f0:	18f7      	adds	r7, r6, r3
 800a7f2:	eb07 0c03 	add.w	ip, r7, r3
 800a7f6:	920d      	str	r2, [sp, #52]	; 0x34
 800a7f8:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800a7fc:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800a800:	910c      	str	r1, [sp, #48]	; 0x30
 800a802:	4419      	add	r1, r3
 800a804:	9103      	str	r1, [sp, #12]
 800a806:	4419      	add	r1, r3
 800a808:	18ca      	adds	r2, r1, r3
 800a80a:	9202      	str	r2, [sp, #8]
 800a80c:	441a      	add	r2, r3
 800a80e:	18d0      	adds	r0, r2, r3
 800a810:	ed92 ea01 	vldr	s28, [r2, #4]
 800a814:	9a02      	ldr	r2, [sp, #8]
 800a816:	edd4 7a00 	vldr	s15, [r4]
 800a81a:	edd2 da01 	vldr	s27, [r2, #4]
 800a81e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a820:	ed91 da01 	vldr	s26, [r1, #4]
 800a824:	ed92 ca01 	vldr	s24, [r2, #4]
 800a828:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a82a:	9903      	ldr	r1, [sp, #12]
 800a82c:	edcd 7a03 	vstr	s15, [sp, #12]
 800a830:	edd2 7a00 	vldr	s15, [r2]
 800a834:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a836:	edcd 7a02 	vstr	s15, [sp, #8]
 800a83a:	edd2 7a00 	vldr	s15, [r2]
 800a83e:	edd0 ea01 	vldr	s29, [r0, #4]
 800a842:	edd1 ca01 	vldr	s25, [r1, #4]
 800a846:	eddc ba00 	vldr	s23, [ip]
 800a84a:	edd7 aa00 	vldr	s21, [r7]
 800a84e:	ed96 aa00 	vldr	s20, [r6]
 800a852:	edd5 9a00 	vldr	s19, [r5]
 800a856:	edcd 7a01 	vstr	s15, [sp, #4]
 800a85a:	4403      	add	r3, r0
 800a85c:	ed93 fa01 	vldr	s30, [r3, #4]
 800a860:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800a864:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800a868:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a86c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a870:	46cc      	mov	ip, r9
 800a872:	e001      	b.n	800a878 <arm_radix8_butterfly_f32+0x2fc>
 800a874:	3f3504f3 	.word	0x3f3504f3
 800a878:	ed91 6a00 	vldr	s12, [r1]
 800a87c:	ed93 5a00 	vldr	s10, [r3]
 800a880:	edd0 fa00 	vldr	s31, [r0]
 800a884:	edd4 7a00 	vldr	s15, [r4]
 800a888:	ed95 7a00 	vldr	s14, [r5]
 800a88c:	ed56 3a01 	vldr	s7, [r6, #-4]
 800a890:	ed17 3a01 	vldr	s6, [r7, #-4]
 800a894:	ed92 2a00 	vldr	s4, [r2]
 800a898:	ed96 0a00 	vldr	s0, [r6]
 800a89c:	ee33 8a85 	vadd.f32	s16, s7, s10
 800a8a0:	ee32 1a06 	vadd.f32	s2, s4, s12
 800a8a4:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800a8a8:	ee77 4a87 	vadd.f32	s9, s15, s14
 800a8ac:	ee78 1a04 	vadd.f32	s3, s16, s8
 800a8b0:	ee71 6a24 	vadd.f32	s13, s2, s9
 800a8b4:	ee32 2a46 	vsub.f32	s4, s4, s12
 800a8b8:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800a8bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a8c0:	ed06 6a01 	vstr	s12, [r6, #-4]
 800a8c4:	edd4 8a01 	vldr	s17, [r4, #4]
 800a8c8:	ed92 9a01 	vldr	s18, [r2, #4]
 800a8cc:	edd7 0a00 	vldr	s1, [r7]
 800a8d0:	edd1 2a01 	vldr	s5, [r1, #4]
 800a8d4:	ed95 7a01 	vldr	s14, [r5, #4]
 800a8d8:	ed93 6a01 	vldr	s12, [r3, #4]
 800a8dc:	edd0 5a01 	vldr	s11, [r0, #4]
 800a8e0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800a8e4:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800a8e8:	ee39 5a62 	vsub.f32	s10, s18, s5
 800a8ec:	ee78 fac7 	vsub.f32	s31, s17, s14
 800a8f0:	ee38 4a44 	vsub.f32	s8, s16, s8
 800a8f4:	ee38 7a87 	vadd.f32	s14, s17, s14
 800a8f8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800a8fc:	ee79 2a22 	vadd.f32	s5, s18, s5
 800a900:	ee32 9a27 	vadd.f32	s18, s4, s15
 800a904:	ee72 7a67 	vsub.f32	s15, s4, s15
 800a908:	ee30 2a06 	vadd.f32	s4, s0, s12
 800a90c:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800a910:	ee71 4a64 	vsub.f32	s9, s2, s9
 800a914:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800a918:	ee32 1a08 	vadd.f32	s2, s4, s16
 800a91c:	ee72 fa87 	vadd.f32	s31, s5, s14
 800a920:	ee32 2a48 	vsub.f32	s4, s4, s16
 800a924:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800a928:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800a92c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800a930:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800a934:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800a938:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800a93c:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800a940:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800a944:	ee30 6a46 	vsub.f32	s12, s0, s12
 800a948:	ee74 0a22 	vadd.f32	s1, s8, s5
 800a94c:	ee36 0a28 	vadd.f32	s0, s12, s17
 800a950:	ee74 2a62 	vsub.f32	s5, s8, s5
 800a954:	ee36 6a68 	vsub.f32	s12, s12, s17
 800a958:	ee32 4a64 	vsub.f32	s8, s4, s9
 800a95c:	ee73 8a09 	vadd.f32	s17, s6, s18
 800a960:	ee74 4a82 	vadd.f32	s9, s9, s4
 800a964:	ee33 9a49 	vsub.f32	s18, s6, s18
 800a968:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800a96c:	ee35 3a85 	vadd.f32	s6, s11, s10
 800a970:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800a974:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800a978:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800a97c:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800a980:	ee30 7a68 	vsub.f32	s14, s0, s17
 800a984:	ee35 8a03 	vadd.f32	s16, s10, s6
 800a988:	ee38 0a80 	vadd.f32	s0, s17, s0
 800a98c:	ee73 3a82 	vadd.f32	s7, s7, s4
 800a990:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800a994:	ed9d 2a01 	vldr	s4, [sp, #4]
 800a998:	eddd 1a02 	vldr	s3, [sp, #8]
 800a99c:	ee35 5a43 	vsub.f32	s10, s10, s6
 800a9a0:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800a9a4:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800a9a8:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800a9ac:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a9b0:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800a9b4:	ee76 5a49 	vsub.f32	s11, s12, s18
 800a9b8:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800a9bc:	ee39 6a06 	vadd.f32	s12, s18, s12
 800a9c0:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800a9c4:	ee21 4a84 	vmul.f32	s8, s3, s8
 800a9c8:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800a9cc:	ee22 7a07 	vmul.f32	s14, s4, s14
 800a9d0:	ee22 2a08 	vmul.f32	s4, s4, s16
 800a9d4:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800a9d8:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800a9dc:	ee31 1a09 	vadd.f32	s2, s2, s18
 800a9e0:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800a9e4:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800a9e8:	ee74 0a60 	vsub.f32	s1, s8, s1
 800a9ec:	ee37 7a48 	vsub.f32	s14, s14, s16
 800a9f0:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800a9f4:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800a9f8:	ee72 1a21 	vadd.f32	s3, s4, s3
 800a9fc:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800aa00:	ee38 2a89 	vadd.f32	s4, s17, s18
 800aa04:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800aa08:	ee38 8a04 	vadd.f32	s16, s16, s8
 800aa0c:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800aa10:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800aa14:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800aa18:	eddd 5a03 	vldr	s11, [sp, #12]
 800aa1c:	edc6 fa00 	vstr	s31, [r6]
 800aa20:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800aa24:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800aa28:	ee30 0a45 	vsub.f32	s0, s0, s10
 800aa2c:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800aa30:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800aa34:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800aa38:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800aa3c:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800aa40:	ee25 6a86 	vmul.f32	s12, s11, s12
 800aa44:	ee74 4a89 	vadd.f32	s9, s9, s18
 800aa48:	ee34 3a43 	vsub.f32	s6, s8, s6
 800aa4c:	ee78 8a85 	vadd.f32	s17, s17, s10
 800aa50:	ee36 6a67 	vsub.f32	s12, s12, s15
 800aa54:	44c4      	add	ip, r8
 800aa56:	45e3      	cmp	fp, ip
 800aa58:	edc3 3a00 	vstr	s7, [r3]
 800aa5c:	edc3 6a01 	vstr	s13, [r3, #4]
 800aa60:	4456      	add	r6, sl
 800aa62:	ed07 1a01 	vstr	s2, [r7, #-4]
 800aa66:	edc7 0a00 	vstr	s1, [r7]
 800aa6a:	4453      	add	r3, sl
 800aa6c:	ed80 2a00 	vstr	s4, [r0]
 800aa70:	edc0 2a01 	vstr	s5, [r0, #4]
 800aa74:	4457      	add	r7, sl
 800aa76:	edc2 1a00 	vstr	s3, [r2]
 800aa7a:	ed82 7a01 	vstr	s14, [r2, #4]
 800aa7e:	4450      	add	r0, sl
 800aa80:	ed85 8a00 	vstr	s16, [r5]
 800aa84:	ed85 0a01 	vstr	s0, [r5, #4]
 800aa88:	4452      	add	r2, sl
 800aa8a:	edc1 4a00 	vstr	s9, [r1]
 800aa8e:	4455      	add	r5, sl
 800aa90:	ed81 3a01 	vstr	s6, [r1, #4]
 800aa94:	edc4 8a00 	vstr	s17, [r4]
 800aa98:	ed84 6a01 	vstr	s12, [r4, #4]
 800aa9c:	4451      	add	r1, sl
 800aa9e:	4454      	add	r4, sl
 800aaa0:	f63f aeea 	bhi.w	800a878 <arm_radix8_butterfly_f32+0x2fc>
 800aaa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aaa6:	3308      	adds	r3, #8
 800aaa8:	930b      	str	r3, [sp, #44]	; 0x2c
 800aaaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaac:	3308      	adds	r3, #8
 800aaae:	930a      	str	r3, [sp, #40]	; 0x28
 800aab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aab2:	3308      	adds	r3, #8
 800aab4:	9309      	str	r3, [sp, #36]	; 0x24
 800aab6:	9b08      	ldr	r3, [sp, #32]
 800aab8:	3308      	adds	r3, #8
 800aaba:	9308      	str	r3, [sp, #32]
 800aabc:	9b07      	ldr	r3, [sp, #28]
 800aabe:	3308      	adds	r3, #8
 800aac0:	9307      	str	r3, [sp, #28]
 800aac2:	9b06      	ldr	r3, [sp, #24]
 800aac4:	3308      	adds	r3, #8
 800aac6:	9306      	str	r3, [sp, #24]
 800aac8:	9b05      	ldr	r3, [sp, #20]
 800aaca:	3308      	adds	r3, #8
 800aacc:	9305      	str	r3, [sp, #20]
 800aace:	9b04      	ldr	r3, [sp, #16]
 800aad0:	3308      	adds	r3, #8
 800aad2:	9304      	str	r3, [sp, #16]
 800aad4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aad6:	f109 0901 	add.w	r9, r9, #1
 800aada:	454b      	cmp	r3, r9
 800aadc:	f47f ae7d 	bne.w	800a7da <arm_radix8_butterfly_f32+0x25e>
 800aae0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aae2:	00db      	lsls	r3, r3, #3
 800aae4:	b29b      	uxth	r3, r3
 800aae6:	46d9      	mov	r9, fp
 800aae8:	9310      	str	r3, [sp, #64]	; 0x40
 800aaea:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800aaee:	e554      	b.n	800a59a <arm_radix8_butterfly_f32+0x1e>
 800aaf0:	b015      	add	sp, #84	; 0x54
 800aaf2:	ecbd 8b10 	vpop	{d8-d15}
 800aaf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aafa:	bf00      	nop

0800aafc <_ZdlPvj>:
 800aafc:	f000 b818 	b.w	800ab30 <_ZdlPv>

0800ab00 <_ZdaPv>:
 800ab00:	f000 b816 	b.w	800ab30 <_ZdlPv>

0800ab04 <_Znwj>:
 800ab04:	2801      	cmp	r0, #1
 800ab06:	bf38      	it	cc
 800ab08:	2001      	movcc	r0, #1
 800ab0a:	b510      	push	{r4, lr}
 800ab0c:	4604      	mov	r4, r0
 800ab0e:	4620      	mov	r0, r4
 800ab10:	f002 fbc4 	bl	800d29c <malloc>
 800ab14:	b930      	cbnz	r0, 800ab24 <_Znwj+0x20>
 800ab16:	f000 f81f 	bl	800ab58 <_ZSt15get_new_handlerv>
 800ab1a:	b908      	cbnz	r0, 800ab20 <_Znwj+0x1c>
 800ab1c:	f002 fb84 	bl	800d228 <abort>
 800ab20:	4780      	blx	r0
 800ab22:	e7f4      	b.n	800ab0e <_Znwj+0xa>
 800ab24:	bd10      	pop	{r4, pc}

0800ab26 <_Znaj>:
 800ab26:	f7ff bfed 	b.w	800ab04 <_Znwj>

0800ab2a <__cxa_pure_virtual>:
 800ab2a:	b508      	push	{r3, lr}
 800ab2c:	f000 f80e 	bl	800ab4c <_ZSt9terminatev>

0800ab30 <_ZdlPv>:
 800ab30:	f002 bbbc 	b.w	800d2ac <free>

0800ab34 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800ab34:	b508      	push	{r3, lr}
 800ab36:	4780      	blx	r0
 800ab38:	f002 fb76 	bl	800d228 <abort>

0800ab3c <_ZSt13get_terminatev>:
 800ab3c:	4b02      	ldr	r3, [pc, #8]	; (800ab48 <_ZSt13get_terminatev+0xc>)
 800ab3e:	6818      	ldr	r0, [r3, #0]
 800ab40:	f3bf 8f5b 	dmb	ish
 800ab44:	4770      	bx	lr
 800ab46:	bf00      	nop
 800ab48:	20000014 	.word	0x20000014

0800ab4c <_ZSt9terminatev>:
 800ab4c:	b508      	push	{r3, lr}
 800ab4e:	f7ff fff5 	bl	800ab3c <_ZSt13get_terminatev>
 800ab52:	f7ff ffef 	bl	800ab34 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800ab58 <_ZSt15get_new_handlerv>:
 800ab58:	4b02      	ldr	r3, [pc, #8]	; (800ab64 <_ZSt15get_new_handlerv+0xc>)
 800ab5a:	6818      	ldr	r0, [r3, #0]
 800ab5c:	f3bf 8f5b 	dmb	ish
 800ab60:	4770      	bx	lr
 800ab62:	bf00      	nop
 800ab64:	200003a8 	.word	0x200003a8

0800ab68 <ceil>:
 800ab68:	ec51 0b10 	vmov	r0, r1, d0
 800ab6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab70:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ab74:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ab78:	2e13      	cmp	r6, #19
 800ab7a:	ee10 5a10 	vmov	r5, s0
 800ab7e:	ee10 8a10 	vmov	r8, s0
 800ab82:	460c      	mov	r4, r1
 800ab84:	dc30      	bgt.n	800abe8 <ceil+0x80>
 800ab86:	2e00      	cmp	r6, #0
 800ab88:	da12      	bge.n	800abb0 <ceil+0x48>
 800ab8a:	a335      	add	r3, pc, #212	; (adr r3, 800ac60 <ceil+0xf8>)
 800ab8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab90:	f7f5 fb7c 	bl	800028c <__adddf3>
 800ab94:	2200      	movs	r2, #0
 800ab96:	2300      	movs	r3, #0
 800ab98:	f7f5 ffbe 	bl	8000b18 <__aeabi_dcmpgt>
 800ab9c:	b128      	cbz	r0, 800abaa <ceil+0x42>
 800ab9e:	2c00      	cmp	r4, #0
 800aba0:	db55      	blt.n	800ac4e <ceil+0xe6>
 800aba2:	432c      	orrs	r4, r5
 800aba4:	d057      	beq.n	800ac56 <ceil+0xee>
 800aba6:	4c30      	ldr	r4, [pc, #192]	; (800ac68 <ceil+0x100>)
 800aba8:	2500      	movs	r5, #0
 800abaa:	4621      	mov	r1, r4
 800abac:	4628      	mov	r0, r5
 800abae:	e025      	b.n	800abfc <ceil+0x94>
 800abb0:	4f2e      	ldr	r7, [pc, #184]	; (800ac6c <ceil+0x104>)
 800abb2:	4137      	asrs	r7, r6
 800abb4:	ea01 0307 	and.w	r3, r1, r7
 800abb8:	4303      	orrs	r3, r0
 800abba:	d01f      	beq.n	800abfc <ceil+0x94>
 800abbc:	a328      	add	r3, pc, #160	; (adr r3, 800ac60 <ceil+0xf8>)
 800abbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc2:	f7f5 fb63 	bl	800028c <__adddf3>
 800abc6:	2200      	movs	r2, #0
 800abc8:	2300      	movs	r3, #0
 800abca:	f7f5 ffa5 	bl	8000b18 <__aeabi_dcmpgt>
 800abce:	2800      	cmp	r0, #0
 800abd0:	d0eb      	beq.n	800abaa <ceil+0x42>
 800abd2:	2c00      	cmp	r4, #0
 800abd4:	bfc2      	ittt	gt
 800abd6:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 800abda:	fa43 f606 	asrgt.w	r6, r3, r6
 800abde:	19a4      	addgt	r4, r4, r6
 800abe0:	ea24 0407 	bic.w	r4, r4, r7
 800abe4:	2500      	movs	r5, #0
 800abe6:	e7e0      	b.n	800abaa <ceil+0x42>
 800abe8:	2e33      	cmp	r6, #51	; 0x33
 800abea:	dd0b      	ble.n	800ac04 <ceil+0x9c>
 800abec:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800abf0:	d104      	bne.n	800abfc <ceil+0x94>
 800abf2:	ee10 2a10 	vmov	r2, s0
 800abf6:	460b      	mov	r3, r1
 800abf8:	f7f5 fb48 	bl	800028c <__adddf3>
 800abfc:	ec41 0b10 	vmov	d0, r0, r1
 800ac00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac04:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ac08:	f04f 33ff 	mov.w	r3, #4294967295
 800ac0c:	fa23 f707 	lsr.w	r7, r3, r7
 800ac10:	4207      	tst	r7, r0
 800ac12:	d0f3      	beq.n	800abfc <ceil+0x94>
 800ac14:	a312      	add	r3, pc, #72	; (adr r3, 800ac60 <ceil+0xf8>)
 800ac16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac1a:	f7f5 fb37 	bl	800028c <__adddf3>
 800ac1e:	2200      	movs	r2, #0
 800ac20:	2300      	movs	r3, #0
 800ac22:	f7f5 ff79 	bl	8000b18 <__aeabi_dcmpgt>
 800ac26:	2800      	cmp	r0, #0
 800ac28:	d0bf      	beq.n	800abaa <ceil+0x42>
 800ac2a:	2c00      	cmp	r4, #0
 800ac2c:	dd02      	ble.n	800ac34 <ceil+0xcc>
 800ac2e:	2e14      	cmp	r6, #20
 800ac30:	d103      	bne.n	800ac3a <ceil+0xd2>
 800ac32:	3401      	adds	r4, #1
 800ac34:	ea25 0507 	bic.w	r5, r5, r7
 800ac38:	e7b7      	b.n	800abaa <ceil+0x42>
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ac40:	fa03 f606 	lsl.w	r6, r3, r6
 800ac44:	4435      	add	r5, r6
 800ac46:	4545      	cmp	r5, r8
 800ac48:	bf38      	it	cc
 800ac4a:	18e4      	addcc	r4, r4, r3
 800ac4c:	e7f2      	b.n	800ac34 <ceil+0xcc>
 800ac4e:	2500      	movs	r5, #0
 800ac50:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ac54:	e7a9      	b.n	800abaa <ceil+0x42>
 800ac56:	4625      	mov	r5, r4
 800ac58:	e7a7      	b.n	800abaa <ceil+0x42>
 800ac5a:	bf00      	nop
 800ac5c:	f3af 8000 	nop.w
 800ac60:	8800759c 	.word	0x8800759c
 800ac64:	7e37e43c 	.word	0x7e37e43c
 800ac68:	3ff00000 	.word	0x3ff00000
 800ac6c:	000fffff 	.word	0x000fffff

0800ac70 <cos>:
 800ac70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac72:	ec53 2b10 	vmov	r2, r3, d0
 800ac76:	4824      	ldr	r0, [pc, #144]	; (800ad08 <cos+0x98>)
 800ac78:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ac7c:	4281      	cmp	r1, r0
 800ac7e:	dc06      	bgt.n	800ac8e <cos+0x1e>
 800ac80:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800ad00 <cos+0x90>
 800ac84:	f001 fc54 	bl	800c530 <__kernel_cos>
 800ac88:	ec51 0b10 	vmov	r0, r1, d0
 800ac8c:	e007      	b.n	800ac9e <cos+0x2e>
 800ac8e:	481f      	ldr	r0, [pc, #124]	; (800ad0c <cos+0x9c>)
 800ac90:	4281      	cmp	r1, r0
 800ac92:	dd09      	ble.n	800aca8 <cos+0x38>
 800ac94:	ee10 0a10 	vmov	r0, s0
 800ac98:	4619      	mov	r1, r3
 800ac9a:	f7f5 faf5 	bl	8000288 <__aeabi_dsub>
 800ac9e:	ec41 0b10 	vmov	d0, r0, r1
 800aca2:	b005      	add	sp, #20
 800aca4:	f85d fb04 	ldr.w	pc, [sp], #4
 800aca8:	4668      	mov	r0, sp
 800acaa:	f001 f88d 	bl	800bdc8 <__ieee754_rem_pio2>
 800acae:	f000 0003 	and.w	r0, r0, #3
 800acb2:	2801      	cmp	r0, #1
 800acb4:	d007      	beq.n	800acc6 <cos+0x56>
 800acb6:	2802      	cmp	r0, #2
 800acb8:	d012      	beq.n	800ace0 <cos+0x70>
 800acba:	b9c0      	cbnz	r0, 800acee <cos+0x7e>
 800acbc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800acc0:	ed9d 0b00 	vldr	d0, [sp]
 800acc4:	e7de      	b.n	800ac84 <cos+0x14>
 800acc6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800acca:	ed9d 0b00 	vldr	d0, [sp]
 800acce:	f002 f837 	bl	800cd40 <__kernel_sin>
 800acd2:	ec53 2b10 	vmov	r2, r3, d0
 800acd6:	ee10 0a10 	vmov	r0, s0
 800acda:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800acde:	e7de      	b.n	800ac9e <cos+0x2e>
 800ace0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ace4:	ed9d 0b00 	vldr	d0, [sp]
 800ace8:	f001 fc22 	bl	800c530 <__kernel_cos>
 800acec:	e7f1      	b.n	800acd2 <cos+0x62>
 800acee:	ed9d 1b02 	vldr	d1, [sp, #8]
 800acf2:	ed9d 0b00 	vldr	d0, [sp]
 800acf6:	2001      	movs	r0, #1
 800acf8:	f002 f822 	bl	800cd40 <__kernel_sin>
 800acfc:	e7c4      	b.n	800ac88 <cos+0x18>
 800acfe:	bf00      	nop
	...
 800ad08:	3fe921fb 	.word	0x3fe921fb
 800ad0c:	7fefffff 	.word	0x7fefffff

0800ad10 <roundf>:
 800ad10:	ee10 0a10 	vmov	r0, s0
 800ad14:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ad18:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 800ad1c:	2a16      	cmp	r2, #22
 800ad1e:	dc15      	bgt.n	800ad4c <roundf+0x3c>
 800ad20:	2a00      	cmp	r2, #0
 800ad22:	da08      	bge.n	800ad36 <roundf+0x26>
 800ad24:	3201      	adds	r2, #1
 800ad26:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800ad2a:	d101      	bne.n	800ad30 <roundf+0x20>
 800ad2c:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800ad30:	ee00 3a10 	vmov	s0, r3
 800ad34:	4770      	bx	lr
 800ad36:	4908      	ldr	r1, [pc, #32]	; (800ad58 <roundf+0x48>)
 800ad38:	4111      	asrs	r1, r2
 800ad3a:	4208      	tst	r0, r1
 800ad3c:	d0fa      	beq.n	800ad34 <roundf+0x24>
 800ad3e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ad42:	4113      	asrs	r3, r2
 800ad44:	4403      	add	r3, r0
 800ad46:	ea23 0301 	bic.w	r3, r3, r1
 800ad4a:	e7f1      	b.n	800ad30 <roundf+0x20>
 800ad4c:	2a80      	cmp	r2, #128	; 0x80
 800ad4e:	d1f1      	bne.n	800ad34 <roundf+0x24>
 800ad50:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ad54:	4770      	bx	lr
 800ad56:	bf00      	nop
 800ad58:	007fffff 	.word	0x007fffff
 800ad5c:	00000000 	.word	0x00000000

0800ad60 <log>:
 800ad60:	b538      	push	{r3, r4, r5, lr}
 800ad62:	ed2d 8b02 	vpush	{d8}
 800ad66:	ec55 4b10 	vmov	r4, r5, d0
 800ad6a:	f000 f94d 	bl	800b008 <__ieee754_log>
 800ad6e:	4b1e      	ldr	r3, [pc, #120]	; (800ade8 <log+0x88>)
 800ad70:	eeb0 8a40 	vmov.f32	s16, s0
 800ad74:	eef0 8a60 	vmov.f32	s17, s1
 800ad78:	f993 3000 	ldrsb.w	r3, [r3]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	d01a      	beq.n	800adb6 <log+0x56>
 800ad80:	4622      	mov	r2, r4
 800ad82:	462b      	mov	r3, r5
 800ad84:	4620      	mov	r0, r4
 800ad86:	4629      	mov	r1, r5
 800ad88:	f7f5 fed0 	bl	8000b2c <__aeabi_dcmpun>
 800ad8c:	b998      	cbnz	r0, 800adb6 <log+0x56>
 800ad8e:	2200      	movs	r2, #0
 800ad90:	2300      	movs	r3, #0
 800ad92:	4620      	mov	r0, r4
 800ad94:	4629      	mov	r1, r5
 800ad96:	f7f5 febf 	bl	8000b18 <__aeabi_dcmpgt>
 800ad9a:	b960      	cbnz	r0, 800adb6 <log+0x56>
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	2300      	movs	r3, #0
 800ada0:	4620      	mov	r0, r4
 800ada2:	4629      	mov	r1, r5
 800ada4:	f7f5 fe90 	bl	8000ac8 <__aeabi_dcmpeq>
 800ada8:	b160      	cbz	r0, 800adc4 <log+0x64>
 800adaa:	f002 fa4d 	bl	800d248 <__errno>
 800adae:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 800ade0 <log+0x80>
 800adb2:	2322      	movs	r3, #34	; 0x22
 800adb4:	6003      	str	r3, [r0, #0]
 800adb6:	eeb0 0a48 	vmov.f32	s0, s16
 800adba:	eef0 0a68 	vmov.f32	s1, s17
 800adbe:	ecbd 8b02 	vpop	{d8}
 800adc2:	bd38      	pop	{r3, r4, r5, pc}
 800adc4:	f002 fa40 	bl	800d248 <__errno>
 800adc8:	ecbd 8b02 	vpop	{d8}
 800adcc:	2321      	movs	r3, #33	; 0x21
 800adce:	6003      	str	r3, [r0, #0]
 800add0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800add4:	4805      	ldr	r0, [pc, #20]	; (800adec <log+0x8c>)
 800add6:	f002 b907 	b.w	800cfe8 <nan>
 800adda:	bf00      	nop
 800addc:	f3af 8000 	nop.w
 800ade0:	00000000 	.word	0x00000000
 800ade4:	fff00000 	.word	0xfff00000
 800ade8:	20000018 	.word	0x20000018
 800adec:	08034685 	.word	0x08034685

0800adf0 <pow>:
 800adf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adf4:	ec59 8b10 	vmov	r8, r9, d0
 800adf8:	ec57 6b11 	vmov	r6, r7, d1
 800adfc:	f000 fac0 	bl	800b380 <__ieee754_pow>
 800ae00:	4b4e      	ldr	r3, [pc, #312]	; (800af3c <pow+0x14c>)
 800ae02:	f993 3000 	ldrsb.w	r3, [r3]
 800ae06:	3301      	adds	r3, #1
 800ae08:	ec55 4b10 	vmov	r4, r5, d0
 800ae0c:	d015      	beq.n	800ae3a <pow+0x4a>
 800ae0e:	4632      	mov	r2, r6
 800ae10:	463b      	mov	r3, r7
 800ae12:	4630      	mov	r0, r6
 800ae14:	4639      	mov	r1, r7
 800ae16:	f7f5 fe89 	bl	8000b2c <__aeabi_dcmpun>
 800ae1a:	b970      	cbnz	r0, 800ae3a <pow+0x4a>
 800ae1c:	4642      	mov	r2, r8
 800ae1e:	464b      	mov	r3, r9
 800ae20:	4640      	mov	r0, r8
 800ae22:	4649      	mov	r1, r9
 800ae24:	f7f5 fe82 	bl	8000b2c <__aeabi_dcmpun>
 800ae28:	2200      	movs	r2, #0
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	b148      	cbz	r0, 800ae42 <pow+0x52>
 800ae2e:	4630      	mov	r0, r6
 800ae30:	4639      	mov	r1, r7
 800ae32:	f7f5 fe49 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae36:	2800      	cmp	r0, #0
 800ae38:	d17d      	bne.n	800af36 <pow+0x146>
 800ae3a:	ec45 4b10 	vmov	d0, r4, r5
 800ae3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae42:	4640      	mov	r0, r8
 800ae44:	4649      	mov	r1, r9
 800ae46:	f7f5 fe3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae4a:	b1e0      	cbz	r0, 800ae86 <pow+0x96>
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	2300      	movs	r3, #0
 800ae50:	4630      	mov	r0, r6
 800ae52:	4639      	mov	r1, r7
 800ae54:	f7f5 fe38 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae58:	2800      	cmp	r0, #0
 800ae5a:	d16c      	bne.n	800af36 <pow+0x146>
 800ae5c:	ec47 6b10 	vmov	d0, r6, r7
 800ae60:	f002 f835 	bl	800cece <finite>
 800ae64:	2800      	cmp	r0, #0
 800ae66:	d0e8      	beq.n	800ae3a <pow+0x4a>
 800ae68:	2200      	movs	r2, #0
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	4630      	mov	r0, r6
 800ae6e:	4639      	mov	r1, r7
 800ae70:	f7f5 fe34 	bl	8000adc <__aeabi_dcmplt>
 800ae74:	2800      	cmp	r0, #0
 800ae76:	d0e0      	beq.n	800ae3a <pow+0x4a>
 800ae78:	f002 f9e6 	bl	800d248 <__errno>
 800ae7c:	2321      	movs	r3, #33	; 0x21
 800ae7e:	6003      	str	r3, [r0, #0]
 800ae80:	2400      	movs	r4, #0
 800ae82:	4d2f      	ldr	r5, [pc, #188]	; (800af40 <pow+0x150>)
 800ae84:	e7d9      	b.n	800ae3a <pow+0x4a>
 800ae86:	ec45 4b10 	vmov	d0, r4, r5
 800ae8a:	f002 f820 	bl	800cece <finite>
 800ae8e:	bbb8      	cbnz	r0, 800af00 <pow+0x110>
 800ae90:	ec49 8b10 	vmov	d0, r8, r9
 800ae94:	f002 f81b 	bl	800cece <finite>
 800ae98:	b390      	cbz	r0, 800af00 <pow+0x110>
 800ae9a:	ec47 6b10 	vmov	d0, r6, r7
 800ae9e:	f002 f816 	bl	800cece <finite>
 800aea2:	b368      	cbz	r0, 800af00 <pow+0x110>
 800aea4:	4622      	mov	r2, r4
 800aea6:	462b      	mov	r3, r5
 800aea8:	4620      	mov	r0, r4
 800aeaa:	4629      	mov	r1, r5
 800aeac:	f7f5 fe3e 	bl	8000b2c <__aeabi_dcmpun>
 800aeb0:	b160      	cbz	r0, 800aecc <pow+0xdc>
 800aeb2:	f002 f9c9 	bl	800d248 <__errno>
 800aeb6:	2321      	movs	r3, #33	; 0x21
 800aeb8:	6003      	str	r3, [r0, #0]
 800aeba:	2200      	movs	r2, #0
 800aebc:	2300      	movs	r3, #0
 800aebe:	4610      	mov	r0, r2
 800aec0:	4619      	mov	r1, r3
 800aec2:	f7f5 fcc3 	bl	800084c <__aeabi_ddiv>
 800aec6:	4604      	mov	r4, r0
 800aec8:	460d      	mov	r5, r1
 800aeca:	e7b6      	b.n	800ae3a <pow+0x4a>
 800aecc:	f002 f9bc 	bl	800d248 <__errno>
 800aed0:	2322      	movs	r3, #34	; 0x22
 800aed2:	6003      	str	r3, [r0, #0]
 800aed4:	2200      	movs	r2, #0
 800aed6:	2300      	movs	r3, #0
 800aed8:	4640      	mov	r0, r8
 800aeda:	4649      	mov	r1, r9
 800aedc:	f7f5 fdfe 	bl	8000adc <__aeabi_dcmplt>
 800aee0:	2400      	movs	r4, #0
 800aee2:	b158      	cbz	r0, 800aefc <pow+0x10c>
 800aee4:	ec47 6b10 	vmov	d0, r6, r7
 800aee8:	f002 f886 	bl	800cff8 <rint>
 800aeec:	4632      	mov	r2, r6
 800aeee:	ec51 0b10 	vmov	r0, r1, d0
 800aef2:	463b      	mov	r3, r7
 800aef4:	f7f5 fde8 	bl	8000ac8 <__aeabi_dcmpeq>
 800aef8:	2800      	cmp	r0, #0
 800aefa:	d0c2      	beq.n	800ae82 <pow+0x92>
 800aefc:	4d11      	ldr	r5, [pc, #68]	; (800af44 <pow+0x154>)
 800aefe:	e79c      	b.n	800ae3a <pow+0x4a>
 800af00:	2200      	movs	r2, #0
 800af02:	2300      	movs	r3, #0
 800af04:	4620      	mov	r0, r4
 800af06:	4629      	mov	r1, r5
 800af08:	f7f5 fdde 	bl	8000ac8 <__aeabi_dcmpeq>
 800af0c:	2800      	cmp	r0, #0
 800af0e:	d094      	beq.n	800ae3a <pow+0x4a>
 800af10:	ec49 8b10 	vmov	d0, r8, r9
 800af14:	f001 ffdb 	bl	800cece <finite>
 800af18:	2800      	cmp	r0, #0
 800af1a:	d08e      	beq.n	800ae3a <pow+0x4a>
 800af1c:	ec47 6b10 	vmov	d0, r6, r7
 800af20:	f001 ffd5 	bl	800cece <finite>
 800af24:	2800      	cmp	r0, #0
 800af26:	d088      	beq.n	800ae3a <pow+0x4a>
 800af28:	f002 f98e 	bl	800d248 <__errno>
 800af2c:	2322      	movs	r3, #34	; 0x22
 800af2e:	6003      	str	r3, [r0, #0]
 800af30:	2400      	movs	r4, #0
 800af32:	2500      	movs	r5, #0
 800af34:	e781      	b.n	800ae3a <pow+0x4a>
 800af36:	4d04      	ldr	r5, [pc, #16]	; (800af48 <pow+0x158>)
 800af38:	2400      	movs	r4, #0
 800af3a:	e77e      	b.n	800ae3a <pow+0x4a>
 800af3c:	20000018 	.word	0x20000018
 800af40:	fff00000 	.word	0xfff00000
 800af44:	7ff00000 	.word	0x7ff00000
 800af48:	3ff00000 	.word	0x3ff00000

0800af4c <logf>:
 800af4c:	b508      	push	{r3, lr}
 800af4e:	ed2d 8b02 	vpush	{d8}
 800af52:	eeb0 8a40 	vmov.f32	s16, s0
 800af56:	f001 f9f5 	bl	800c344 <__ieee754_logf>
 800af5a:	4b14      	ldr	r3, [pc, #80]	; (800afac <logf+0x60>)
 800af5c:	f993 3000 	ldrsb.w	r3, [r3]
 800af60:	3301      	adds	r3, #1
 800af62:	d014      	beq.n	800af8e <logf+0x42>
 800af64:	eeb4 8a48 	vcmp.f32	s16, s16
 800af68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af6c:	d60f      	bvs.n	800af8e <logf+0x42>
 800af6e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800af72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af76:	dc0a      	bgt.n	800af8e <logf+0x42>
 800af78:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800af7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af80:	d108      	bne.n	800af94 <logf+0x48>
 800af82:	f002 f961 	bl	800d248 <__errno>
 800af86:	2322      	movs	r3, #34	; 0x22
 800af88:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800afb0 <logf+0x64>
 800af8c:	6003      	str	r3, [r0, #0]
 800af8e:	ecbd 8b02 	vpop	{d8}
 800af92:	bd08      	pop	{r3, pc}
 800af94:	f002 f958 	bl	800d248 <__errno>
 800af98:	ecbd 8b02 	vpop	{d8}
 800af9c:	2321      	movs	r3, #33	; 0x21
 800af9e:	6003      	str	r3, [r0, #0]
 800afa0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800afa4:	4803      	ldr	r0, [pc, #12]	; (800afb4 <logf+0x68>)
 800afa6:	f002 b939 	b.w	800d21c <nanf>
 800afaa:	bf00      	nop
 800afac:	20000018 	.word	0x20000018
 800afb0:	ff800000 	.word	0xff800000
 800afb4:	08034685 	.word	0x08034685

0800afb8 <sqrtf>:
 800afb8:	b508      	push	{r3, lr}
 800afba:	ed2d 8b02 	vpush	{d8}
 800afbe:	eeb0 8a40 	vmov.f32	s16, s0
 800afc2:	f001 faaf 	bl	800c524 <__ieee754_sqrtf>
 800afc6:	4b0d      	ldr	r3, [pc, #52]	; (800affc <sqrtf+0x44>)
 800afc8:	f993 3000 	ldrsb.w	r3, [r3]
 800afcc:	3301      	adds	r3, #1
 800afce:	d011      	beq.n	800aff4 <sqrtf+0x3c>
 800afd0:	eeb4 8a48 	vcmp.f32	s16, s16
 800afd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afd8:	d60c      	bvs.n	800aff4 <sqrtf+0x3c>
 800afda:	eddf 8a09 	vldr	s17, [pc, #36]	; 800b000 <sqrtf+0x48>
 800afde:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800afe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afe6:	d505      	bpl.n	800aff4 <sqrtf+0x3c>
 800afe8:	f002 f92e 	bl	800d248 <__errno>
 800afec:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800aff0:	2321      	movs	r3, #33	; 0x21
 800aff2:	6003      	str	r3, [r0, #0]
 800aff4:	ecbd 8b02 	vpop	{d8}
 800aff8:	bd08      	pop	{r3, pc}
 800affa:	bf00      	nop
 800affc:	20000018 	.word	0x20000018
	...

0800b008 <__ieee754_log>:
 800b008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00c:	ec51 0b10 	vmov	r0, r1, d0
 800b010:	ed2d 8b04 	vpush	{d8-d9}
 800b014:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b018:	b083      	sub	sp, #12
 800b01a:	460d      	mov	r5, r1
 800b01c:	da29      	bge.n	800b072 <__ieee754_log+0x6a>
 800b01e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b022:	4303      	orrs	r3, r0
 800b024:	ee10 2a10 	vmov	r2, s0
 800b028:	d10c      	bne.n	800b044 <__ieee754_log+0x3c>
 800b02a:	49cf      	ldr	r1, [pc, #828]	; (800b368 <__ieee754_log+0x360>)
 800b02c:	2200      	movs	r2, #0
 800b02e:	2300      	movs	r3, #0
 800b030:	2000      	movs	r0, #0
 800b032:	f7f5 fc0b 	bl	800084c <__aeabi_ddiv>
 800b036:	ec41 0b10 	vmov	d0, r0, r1
 800b03a:	b003      	add	sp, #12
 800b03c:	ecbd 8b04 	vpop	{d8-d9}
 800b040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b044:	2900      	cmp	r1, #0
 800b046:	da05      	bge.n	800b054 <__ieee754_log+0x4c>
 800b048:	460b      	mov	r3, r1
 800b04a:	f7f5 f91d 	bl	8000288 <__aeabi_dsub>
 800b04e:	2200      	movs	r2, #0
 800b050:	2300      	movs	r3, #0
 800b052:	e7ee      	b.n	800b032 <__ieee754_log+0x2a>
 800b054:	4bc5      	ldr	r3, [pc, #788]	; (800b36c <__ieee754_log+0x364>)
 800b056:	2200      	movs	r2, #0
 800b058:	f7f5 face 	bl	80005f8 <__aeabi_dmul>
 800b05c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800b060:	460d      	mov	r5, r1
 800b062:	4ac3      	ldr	r2, [pc, #780]	; (800b370 <__ieee754_log+0x368>)
 800b064:	4295      	cmp	r5, r2
 800b066:	dd06      	ble.n	800b076 <__ieee754_log+0x6e>
 800b068:	4602      	mov	r2, r0
 800b06a:	460b      	mov	r3, r1
 800b06c:	f7f5 f90e 	bl	800028c <__adddf3>
 800b070:	e7e1      	b.n	800b036 <__ieee754_log+0x2e>
 800b072:	2300      	movs	r3, #0
 800b074:	e7f5      	b.n	800b062 <__ieee754_log+0x5a>
 800b076:	152c      	asrs	r4, r5, #20
 800b078:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800b07c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800b080:	441c      	add	r4, r3
 800b082:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800b086:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800b08a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b08e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800b092:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800b096:	ea42 0105 	orr.w	r1, r2, r5
 800b09a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800b09e:	2200      	movs	r2, #0
 800b0a0:	4bb4      	ldr	r3, [pc, #720]	; (800b374 <__ieee754_log+0x36c>)
 800b0a2:	f7f5 f8f1 	bl	8000288 <__aeabi_dsub>
 800b0a6:	1cab      	adds	r3, r5, #2
 800b0a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0ac:	2b02      	cmp	r3, #2
 800b0ae:	4682      	mov	sl, r0
 800b0b0:	468b      	mov	fp, r1
 800b0b2:	f04f 0200 	mov.w	r2, #0
 800b0b6:	dc53      	bgt.n	800b160 <__ieee754_log+0x158>
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	f7f5 fd05 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0be:	b1d0      	cbz	r0, 800b0f6 <__ieee754_log+0xee>
 800b0c0:	2c00      	cmp	r4, #0
 800b0c2:	f000 8122 	beq.w	800b30a <__ieee754_log+0x302>
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	f7f5 fa2c 	bl	8000524 <__aeabi_i2d>
 800b0cc:	a390      	add	r3, pc, #576	; (adr r3, 800b310 <__ieee754_log+0x308>)
 800b0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d2:	4606      	mov	r6, r0
 800b0d4:	460f      	mov	r7, r1
 800b0d6:	f7f5 fa8f 	bl	80005f8 <__aeabi_dmul>
 800b0da:	a38f      	add	r3, pc, #572	; (adr r3, 800b318 <__ieee754_log+0x310>)
 800b0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e0:	4604      	mov	r4, r0
 800b0e2:	460d      	mov	r5, r1
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	4639      	mov	r1, r7
 800b0e8:	f7f5 fa86 	bl	80005f8 <__aeabi_dmul>
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	460b      	mov	r3, r1
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	4629      	mov	r1, r5
 800b0f4:	e7ba      	b.n	800b06c <__ieee754_log+0x64>
 800b0f6:	a38a      	add	r3, pc, #552	; (adr r3, 800b320 <__ieee754_log+0x318>)
 800b0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0fc:	4650      	mov	r0, sl
 800b0fe:	4659      	mov	r1, fp
 800b100:	f7f5 fa7a 	bl	80005f8 <__aeabi_dmul>
 800b104:	4602      	mov	r2, r0
 800b106:	460b      	mov	r3, r1
 800b108:	2000      	movs	r0, #0
 800b10a:	499b      	ldr	r1, [pc, #620]	; (800b378 <__ieee754_log+0x370>)
 800b10c:	f7f5 f8bc 	bl	8000288 <__aeabi_dsub>
 800b110:	4652      	mov	r2, sl
 800b112:	4606      	mov	r6, r0
 800b114:	460f      	mov	r7, r1
 800b116:	465b      	mov	r3, fp
 800b118:	4650      	mov	r0, sl
 800b11a:	4659      	mov	r1, fp
 800b11c:	f7f5 fa6c 	bl	80005f8 <__aeabi_dmul>
 800b120:	4602      	mov	r2, r0
 800b122:	460b      	mov	r3, r1
 800b124:	4630      	mov	r0, r6
 800b126:	4639      	mov	r1, r7
 800b128:	f7f5 fa66 	bl	80005f8 <__aeabi_dmul>
 800b12c:	4606      	mov	r6, r0
 800b12e:	460f      	mov	r7, r1
 800b130:	b914      	cbnz	r4, 800b138 <__ieee754_log+0x130>
 800b132:	4632      	mov	r2, r6
 800b134:	463b      	mov	r3, r7
 800b136:	e0a2      	b.n	800b27e <__ieee754_log+0x276>
 800b138:	4620      	mov	r0, r4
 800b13a:	f7f5 f9f3 	bl	8000524 <__aeabi_i2d>
 800b13e:	a374      	add	r3, pc, #464	; (adr r3, 800b310 <__ieee754_log+0x308>)
 800b140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b144:	4680      	mov	r8, r0
 800b146:	4689      	mov	r9, r1
 800b148:	f7f5 fa56 	bl	80005f8 <__aeabi_dmul>
 800b14c:	a372      	add	r3, pc, #456	; (adr r3, 800b318 <__ieee754_log+0x310>)
 800b14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b152:	4604      	mov	r4, r0
 800b154:	460d      	mov	r5, r1
 800b156:	4640      	mov	r0, r8
 800b158:	4649      	mov	r1, r9
 800b15a:	f7f5 fa4d 	bl	80005f8 <__aeabi_dmul>
 800b15e:	e0a7      	b.n	800b2b0 <__ieee754_log+0x2a8>
 800b160:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b164:	f7f5 f892 	bl	800028c <__adddf3>
 800b168:	4602      	mov	r2, r0
 800b16a:	460b      	mov	r3, r1
 800b16c:	4650      	mov	r0, sl
 800b16e:	4659      	mov	r1, fp
 800b170:	f7f5 fb6c 	bl	800084c <__aeabi_ddiv>
 800b174:	ec41 0b18 	vmov	d8, r0, r1
 800b178:	4620      	mov	r0, r4
 800b17a:	f7f5 f9d3 	bl	8000524 <__aeabi_i2d>
 800b17e:	ec53 2b18 	vmov	r2, r3, d8
 800b182:	ec41 0b19 	vmov	d9, r0, r1
 800b186:	ec51 0b18 	vmov	r0, r1, d8
 800b18a:	f7f5 fa35 	bl	80005f8 <__aeabi_dmul>
 800b18e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800b192:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800b196:	9301      	str	r3, [sp, #4]
 800b198:	4602      	mov	r2, r0
 800b19a:	460b      	mov	r3, r1
 800b19c:	4680      	mov	r8, r0
 800b19e:	4689      	mov	r9, r1
 800b1a0:	f7f5 fa2a 	bl	80005f8 <__aeabi_dmul>
 800b1a4:	a360      	add	r3, pc, #384	; (adr r3, 800b328 <__ieee754_log+0x320>)
 800b1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1aa:	4606      	mov	r6, r0
 800b1ac:	460f      	mov	r7, r1
 800b1ae:	f7f5 fa23 	bl	80005f8 <__aeabi_dmul>
 800b1b2:	a35f      	add	r3, pc, #380	; (adr r3, 800b330 <__ieee754_log+0x328>)
 800b1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b8:	f7f5 f868 	bl	800028c <__adddf3>
 800b1bc:	4632      	mov	r2, r6
 800b1be:	463b      	mov	r3, r7
 800b1c0:	f7f5 fa1a 	bl	80005f8 <__aeabi_dmul>
 800b1c4:	a35c      	add	r3, pc, #368	; (adr r3, 800b338 <__ieee754_log+0x330>)
 800b1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ca:	f7f5 f85f 	bl	800028c <__adddf3>
 800b1ce:	4632      	mov	r2, r6
 800b1d0:	463b      	mov	r3, r7
 800b1d2:	f7f5 fa11 	bl	80005f8 <__aeabi_dmul>
 800b1d6:	a35a      	add	r3, pc, #360	; (adr r3, 800b340 <__ieee754_log+0x338>)
 800b1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1dc:	f7f5 f856 	bl	800028c <__adddf3>
 800b1e0:	4642      	mov	r2, r8
 800b1e2:	464b      	mov	r3, r9
 800b1e4:	f7f5 fa08 	bl	80005f8 <__aeabi_dmul>
 800b1e8:	a357      	add	r3, pc, #348	; (adr r3, 800b348 <__ieee754_log+0x340>)
 800b1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ee:	4680      	mov	r8, r0
 800b1f0:	4689      	mov	r9, r1
 800b1f2:	4630      	mov	r0, r6
 800b1f4:	4639      	mov	r1, r7
 800b1f6:	f7f5 f9ff 	bl	80005f8 <__aeabi_dmul>
 800b1fa:	a355      	add	r3, pc, #340	; (adr r3, 800b350 <__ieee754_log+0x348>)
 800b1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b200:	f7f5 f844 	bl	800028c <__adddf3>
 800b204:	4632      	mov	r2, r6
 800b206:	463b      	mov	r3, r7
 800b208:	f7f5 f9f6 	bl	80005f8 <__aeabi_dmul>
 800b20c:	a352      	add	r3, pc, #328	; (adr r3, 800b358 <__ieee754_log+0x350>)
 800b20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b212:	f7f5 f83b 	bl	800028c <__adddf3>
 800b216:	4632      	mov	r2, r6
 800b218:	463b      	mov	r3, r7
 800b21a:	f7f5 f9ed 	bl	80005f8 <__aeabi_dmul>
 800b21e:	460b      	mov	r3, r1
 800b220:	4602      	mov	r2, r0
 800b222:	4649      	mov	r1, r9
 800b224:	4640      	mov	r0, r8
 800b226:	f7f5 f831 	bl	800028c <__adddf3>
 800b22a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800b22e:	9b01      	ldr	r3, [sp, #4]
 800b230:	3551      	adds	r5, #81	; 0x51
 800b232:	431d      	orrs	r5, r3
 800b234:	2d00      	cmp	r5, #0
 800b236:	4680      	mov	r8, r0
 800b238:	4689      	mov	r9, r1
 800b23a:	dd48      	ble.n	800b2ce <__ieee754_log+0x2c6>
 800b23c:	4b4e      	ldr	r3, [pc, #312]	; (800b378 <__ieee754_log+0x370>)
 800b23e:	2200      	movs	r2, #0
 800b240:	4650      	mov	r0, sl
 800b242:	4659      	mov	r1, fp
 800b244:	f7f5 f9d8 	bl	80005f8 <__aeabi_dmul>
 800b248:	4652      	mov	r2, sl
 800b24a:	465b      	mov	r3, fp
 800b24c:	f7f5 f9d4 	bl	80005f8 <__aeabi_dmul>
 800b250:	4602      	mov	r2, r0
 800b252:	460b      	mov	r3, r1
 800b254:	4606      	mov	r6, r0
 800b256:	460f      	mov	r7, r1
 800b258:	4640      	mov	r0, r8
 800b25a:	4649      	mov	r1, r9
 800b25c:	f7f5 f816 	bl	800028c <__adddf3>
 800b260:	ec53 2b18 	vmov	r2, r3, d8
 800b264:	f7f5 f9c8 	bl	80005f8 <__aeabi_dmul>
 800b268:	4680      	mov	r8, r0
 800b26a:	4689      	mov	r9, r1
 800b26c:	b964      	cbnz	r4, 800b288 <__ieee754_log+0x280>
 800b26e:	4602      	mov	r2, r0
 800b270:	460b      	mov	r3, r1
 800b272:	4630      	mov	r0, r6
 800b274:	4639      	mov	r1, r7
 800b276:	f7f5 f807 	bl	8000288 <__aeabi_dsub>
 800b27a:	4602      	mov	r2, r0
 800b27c:	460b      	mov	r3, r1
 800b27e:	4650      	mov	r0, sl
 800b280:	4659      	mov	r1, fp
 800b282:	f7f5 f801 	bl	8000288 <__aeabi_dsub>
 800b286:	e6d6      	b.n	800b036 <__ieee754_log+0x2e>
 800b288:	a321      	add	r3, pc, #132	; (adr r3, 800b310 <__ieee754_log+0x308>)
 800b28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b28e:	ec51 0b19 	vmov	r0, r1, d9
 800b292:	f7f5 f9b1 	bl	80005f8 <__aeabi_dmul>
 800b296:	a320      	add	r3, pc, #128	; (adr r3, 800b318 <__ieee754_log+0x310>)
 800b298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29c:	4604      	mov	r4, r0
 800b29e:	460d      	mov	r5, r1
 800b2a0:	ec51 0b19 	vmov	r0, r1, d9
 800b2a4:	f7f5 f9a8 	bl	80005f8 <__aeabi_dmul>
 800b2a8:	4642      	mov	r2, r8
 800b2aa:	464b      	mov	r3, r9
 800b2ac:	f7f4 ffee 	bl	800028c <__adddf3>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	460b      	mov	r3, r1
 800b2b4:	4630      	mov	r0, r6
 800b2b6:	4639      	mov	r1, r7
 800b2b8:	f7f4 ffe6 	bl	8000288 <__aeabi_dsub>
 800b2bc:	4652      	mov	r2, sl
 800b2be:	465b      	mov	r3, fp
 800b2c0:	f7f4 ffe2 	bl	8000288 <__aeabi_dsub>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	460b      	mov	r3, r1
 800b2c8:	4620      	mov	r0, r4
 800b2ca:	4629      	mov	r1, r5
 800b2cc:	e7d9      	b.n	800b282 <__ieee754_log+0x27a>
 800b2ce:	4602      	mov	r2, r0
 800b2d0:	460b      	mov	r3, r1
 800b2d2:	4650      	mov	r0, sl
 800b2d4:	4659      	mov	r1, fp
 800b2d6:	f7f4 ffd7 	bl	8000288 <__aeabi_dsub>
 800b2da:	ec53 2b18 	vmov	r2, r3, d8
 800b2de:	f7f5 f98b 	bl	80005f8 <__aeabi_dmul>
 800b2e2:	4606      	mov	r6, r0
 800b2e4:	460f      	mov	r7, r1
 800b2e6:	2c00      	cmp	r4, #0
 800b2e8:	f43f af23 	beq.w	800b132 <__ieee754_log+0x12a>
 800b2ec:	a308      	add	r3, pc, #32	; (adr r3, 800b310 <__ieee754_log+0x308>)
 800b2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f2:	ec51 0b19 	vmov	r0, r1, d9
 800b2f6:	f7f5 f97f 	bl	80005f8 <__aeabi_dmul>
 800b2fa:	a307      	add	r3, pc, #28	; (adr r3, 800b318 <__ieee754_log+0x310>)
 800b2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b300:	4604      	mov	r4, r0
 800b302:	460d      	mov	r5, r1
 800b304:	ec51 0b19 	vmov	r0, r1, d9
 800b308:	e727      	b.n	800b15a <__ieee754_log+0x152>
 800b30a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800b360 <__ieee754_log+0x358>
 800b30e:	e694      	b.n	800b03a <__ieee754_log+0x32>
 800b310:	fee00000 	.word	0xfee00000
 800b314:	3fe62e42 	.word	0x3fe62e42
 800b318:	35793c76 	.word	0x35793c76
 800b31c:	3dea39ef 	.word	0x3dea39ef
 800b320:	55555555 	.word	0x55555555
 800b324:	3fd55555 	.word	0x3fd55555
 800b328:	df3e5244 	.word	0xdf3e5244
 800b32c:	3fc2f112 	.word	0x3fc2f112
 800b330:	96cb03de 	.word	0x96cb03de
 800b334:	3fc74664 	.word	0x3fc74664
 800b338:	94229359 	.word	0x94229359
 800b33c:	3fd24924 	.word	0x3fd24924
 800b340:	55555593 	.word	0x55555593
 800b344:	3fe55555 	.word	0x3fe55555
 800b348:	d078c69f 	.word	0xd078c69f
 800b34c:	3fc39a09 	.word	0x3fc39a09
 800b350:	1d8e78af 	.word	0x1d8e78af
 800b354:	3fcc71c5 	.word	0x3fcc71c5
 800b358:	9997fa04 	.word	0x9997fa04
 800b35c:	3fd99999 	.word	0x3fd99999
	...
 800b368:	c3500000 	.word	0xc3500000
 800b36c:	43500000 	.word	0x43500000
 800b370:	7fefffff 	.word	0x7fefffff
 800b374:	3ff00000 	.word	0x3ff00000
 800b378:	3fe00000 	.word	0x3fe00000
 800b37c:	00000000 	.word	0x00000000

0800b380 <__ieee754_pow>:
 800b380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b384:	ed2d 8b06 	vpush	{d8-d10}
 800b388:	b08d      	sub	sp, #52	; 0x34
 800b38a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b38e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800b392:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800b396:	ea56 0100 	orrs.w	r1, r6, r0
 800b39a:	ec53 2b10 	vmov	r2, r3, d0
 800b39e:	f000 84d1 	beq.w	800bd44 <__ieee754_pow+0x9c4>
 800b3a2:	497f      	ldr	r1, [pc, #508]	; (800b5a0 <__ieee754_pow+0x220>)
 800b3a4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800b3a8:	428c      	cmp	r4, r1
 800b3aa:	ee10 8a10 	vmov	r8, s0
 800b3ae:	4699      	mov	r9, r3
 800b3b0:	dc09      	bgt.n	800b3c6 <__ieee754_pow+0x46>
 800b3b2:	d103      	bne.n	800b3bc <__ieee754_pow+0x3c>
 800b3b4:	b97a      	cbnz	r2, 800b3d6 <__ieee754_pow+0x56>
 800b3b6:	42a6      	cmp	r6, r4
 800b3b8:	dd02      	ble.n	800b3c0 <__ieee754_pow+0x40>
 800b3ba:	e00c      	b.n	800b3d6 <__ieee754_pow+0x56>
 800b3bc:	428e      	cmp	r6, r1
 800b3be:	dc02      	bgt.n	800b3c6 <__ieee754_pow+0x46>
 800b3c0:	428e      	cmp	r6, r1
 800b3c2:	d110      	bne.n	800b3e6 <__ieee754_pow+0x66>
 800b3c4:	b178      	cbz	r0, 800b3e6 <__ieee754_pow+0x66>
 800b3c6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b3ca:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b3ce:	ea54 0308 	orrs.w	r3, r4, r8
 800b3d2:	f000 84b7 	beq.w	800bd44 <__ieee754_pow+0x9c4>
 800b3d6:	4873      	ldr	r0, [pc, #460]	; (800b5a4 <__ieee754_pow+0x224>)
 800b3d8:	b00d      	add	sp, #52	; 0x34
 800b3da:	ecbd 8b06 	vpop	{d8-d10}
 800b3de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3e2:	f001 be01 	b.w	800cfe8 <nan>
 800b3e6:	f1b9 0f00 	cmp.w	r9, #0
 800b3ea:	da36      	bge.n	800b45a <__ieee754_pow+0xda>
 800b3ec:	496e      	ldr	r1, [pc, #440]	; (800b5a8 <__ieee754_pow+0x228>)
 800b3ee:	428e      	cmp	r6, r1
 800b3f0:	dc51      	bgt.n	800b496 <__ieee754_pow+0x116>
 800b3f2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800b3f6:	428e      	cmp	r6, r1
 800b3f8:	f340 84af 	ble.w	800bd5a <__ieee754_pow+0x9da>
 800b3fc:	1531      	asrs	r1, r6, #20
 800b3fe:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800b402:	2914      	cmp	r1, #20
 800b404:	dd0f      	ble.n	800b426 <__ieee754_pow+0xa6>
 800b406:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800b40a:	fa20 fc01 	lsr.w	ip, r0, r1
 800b40e:	fa0c f101 	lsl.w	r1, ip, r1
 800b412:	4281      	cmp	r1, r0
 800b414:	f040 84a1 	bne.w	800bd5a <__ieee754_pow+0x9da>
 800b418:	f00c 0c01 	and.w	ip, ip, #1
 800b41c:	f1cc 0102 	rsb	r1, ip, #2
 800b420:	9100      	str	r1, [sp, #0]
 800b422:	b180      	cbz	r0, 800b446 <__ieee754_pow+0xc6>
 800b424:	e059      	b.n	800b4da <__ieee754_pow+0x15a>
 800b426:	2800      	cmp	r0, #0
 800b428:	d155      	bne.n	800b4d6 <__ieee754_pow+0x156>
 800b42a:	f1c1 0114 	rsb	r1, r1, #20
 800b42e:	fa46 fc01 	asr.w	ip, r6, r1
 800b432:	fa0c f101 	lsl.w	r1, ip, r1
 800b436:	42b1      	cmp	r1, r6
 800b438:	f040 848c 	bne.w	800bd54 <__ieee754_pow+0x9d4>
 800b43c:	f00c 0c01 	and.w	ip, ip, #1
 800b440:	f1cc 0102 	rsb	r1, ip, #2
 800b444:	9100      	str	r1, [sp, #0]
 800b446:	4959      	ldr	r1, [pc, #356]	; (800b5ac <__ieee754_pow+0x22c>)
 800b448:	428e      	cmp	r6, r1
 800b44a:	d12d      	bne.n	800b4a8 <__ieee754_pow+0x128>
 800b44c:	2f00      	cmp	r7, #0
 800b44e:	da79      	bge.n	800b544 <__ieee754_pow+0x1c4>
 800b450:	4956      	ldr	r1, [pc, #344]	; (800b5ac <__ieee754_pow+0x22c>)
 800b452:	2000      	movs	r0, #0
 800b454:	f7f5 f9fa 	bl	800084c <__aeabi_ddiv>
 800b458:	e016      	b.n	800b488 <__ieee754_pow+0x108>
 800b45a:	2100      	movs	r1, #0
 800b45c:	9100      	str	r1, [sp, #0]
 800b45e:	2800      	cmp	r0, #0
 800b460:	d13b      	bne.n	800b4da <__ieee754_pow+0x15a>
 800b462:	494f      	ldr	r1, [pc, #316]	; (800b5a0 <__ieee754_pow+0x220>)
 800b464:	428e      	cmp	r6, r1
 800b466:	d1ee      	bne.n	800b446 <__ieee754_pow+0xc6>
 800b468:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b46c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b470:	ea53 0308 	orrs.w	r3, r3, r8
 800b474:	f000 8466 	beq.w	800bd44 <__ieee754_pow+0x9c4>
 800b478:	4b4d      	ldr	r3, [pc, #308]	; (800b5b0 <__ieee754_pow+0x230>)
 800b47a:	429c      	cmp	r4, r3
 800b47c:	dd0d      	ble.n	800b49a <__ieee754_pow+0x11a>
 800b47e:	2f00      	cmp	r7, #0
 800b480:	f280 8464 	bge.w	800bd4c <__ieee754_pow+0x9cc>
 800b484:	2000      	movs	r0, #0
 800b486:	2100      	movs	r1, #0
 800b488:	ec41 0b10 	vmov	d0, r0, r1
 800b48c:	b00d      	add	sp, #52	; 0x34
 800b48e:	ecbd 8b06 	vpop	{d8-d10}
 800b492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b496:	2102      	movs	r1, #2
 800b498:	e7e0      	b.n	800b45c <__ieee754_pow+0xdc>
 800b49a:	2f00      	cmp	r7, #0
 800b49c:	daf2      	bge.n	800b484 <__ieee754_pow+0x104>
 800b49e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800b4a2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b4a6:	e7ef      	b.n	800b488 <__ieee754_pow+0x108>
 800b4a8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800b4ac:	d104      	bne.n	800b4b8 <__ieee754_pow+0x138>
 800b4ae:	4610      	mov	r0, r2
 800b4b0:	4619      	mov	r1, r3
 800b4b2:	f7f5 f8a1 	bl	80005f8 <__aeabi_dmul>
 800b4b6:	e7e7      	b.n	800b488 <__ieee754_pow+0x108>
 800b4b8:	493e      	ldr	r1, [pc, #248]	; (800b5b4 <__ieee754_pow+0x234>)
 800b4ba:	428f      	cmp	r7, r1
 800b4bc:	d10d      	bne.n	800b4da <__ieee754_pow+0x15a>
 800b4be:	f1b9 0f00 	cmp.w	r9, #0
 800b4c2:	db0a      	blt.n	800b4da <__ieee754_pow+0x15a>
 800b4c4:	ec43 2b10 	vmov	d0, r2, r3
 800b4c8:	b00d      	add	sp, #52	; 0x34
 800b4ca:	ecbd 8b06 	vpop	{d8-d10}
 800b4ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4d2:	f000 be83 	b.w	800c1dc <__ieee754_sqrt>
 800b4d6:	2100      	movs	r1, #0
 800b4d8:	9100      	str	r1, [sp, #0]
 800b4da:	ec43 2b10 	vmov	d0, r2, r3
 800b4de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b4e2:	f001 fceb 	bl	800cebc <fabs>
 800b4e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4ea:	ec51 0b10 	vmov	r0, r1, d0
 800b4ee:	f1b8 0f00 	cmp.w	r8, #0
 800b4f2:	d12a      	bne.n	800b54a <__ieee754_pow+0x1ca>
 800b4f4:	b12c      	cbz	r4, 800b502 <__ieee754_pow+0x182>
 800b4f6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800b5ac <__ieee754_pow+0x22c>
 800b4fa:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800b4fe:	45e6      	cmp	lr, ip
 800b500:	d123      	bne.n	800b54a <__ieee754_pow+0x1ca>
 800b502:	2f00      	cmp	r7, #0
 800b504:	da05      	bge.n	800b512 <__ieee754_pow+0x192>
 800b506:	4602      	mov	r2, r0
 800b508:	460b      	mov	r3, r1
 800b50a:	2000      	movs	r0, #0
 800b50c:	4927      	ldr	r1, [pc, #156]	; (800b5ac <__ieee754_pow+0x22c>)
 800b50e:	f7f5 f99d 	bl	800084c <__aeabi_ddiv>
 800b512:	f1b9 0f00 	cmp.w	r9, #0
 800b516:	dab7      	bge.n	800b488 <__ieee754_pow+0x108>
 800b518:	9b00      	ldr	r3, [sp, #0]
 800b51a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b51e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b522:	4323      	orrs	r3, r4
 800b524:	d108      	bne.n	800b538 <__ieee754_pow+0x1b8>
 800b526:	4602      	mov	r2, r0
 800b528:	460b      	mov	r3, r1
 800b52a:	4610      	mov	r0, r2
 800b52c:	4619      	mov	r1, r3
 800b52e:	f7f4 feab 	bl	8000288 <__aeabi_dsub>
 800b532:	4602      	mov	r2, r0
 800b534:	460b      	mov	r3, r1
 800b536:	e78d      	b.n	800b454 <__ieee754_pow+0xd4>
 800b538:	9b00      	ldr	r3, [sp, #0]
 800b53a:	2b01      	cmp	r3, #1
 800b53c:	d1a4      	bne.n	800b488 <__ieee754_pow+0x108>
 800b53e:	4602      	mov	r2, r0
 800b540:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b544:	4610      	mov	r0, r2
 800b546:	4619      	mov	r1, r3
 800b548:	e79e      	b.n	800b488 <__ieee754_pow+0x108>
 800b54a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800b54e:	f10c 35ff 	add.w	r5, ip, #4294967295
 800b552:	950a      	str	r5, [sp, #40]	; 0x28
 800b554:	9d00      	ldr	r5, [sp, #0]
 800b556:	46ac      	mov	ip, r5
 800b558:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b55a:	ea5c 0505 	orrs.w	r5, ip, r5
 800b55e:	d0e4      	beq.n	800b52a <__ieee754_pow+0x1aa>
 800b560:	4b15      	ldr	r3, [pc, #84]	; (800b5b8 <__ieee754_pow+0x238>)
 800b562:	429e      	cmp	r6, r3
 800b564:	f340 80fc 	ble.w	800b760 <__ieee754_pow+0x3e0>
 800b568:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b56c:	429e      	cmp	r6, r3
 800b56e:	4b10      	ldr	r3, [pc, #64]	; (800b5b0 <__ieee754_pow+0x230>)
 800b570:	dd07      	ble.n	800b582 <__ieee754_pow+0x202>
 800b572:	429c      	cmp	r4, r3
 800b574:	dc0a      	bgt.n	800b58c <__ieee754_pow+0x20c>
 800b576:	2f00      	cmp	r7, #0
 800b578:	da84      	bge.n	800b484 <__ieee754_pow+0x104>
 800b57a:	a307      	add	r3, pc, #28	; (adr r3, 800b598 <__ieee754_pow+0x218>)
 800b57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b580:	e795      	b.n	800b4ae <__ieee754_pow+0x12e>
 800b582:	429c      	cmp	r4, r3
 800b584:	dbf7      	blt.n	800b576 <__ieee754_pow+0x1f6>
 800b586:	4b09      	ldr	r3, [pc, #36]	; (800b5ac <__ieee754_pow+0x22c>)
 800b588:	429c      	cmp	r4, r3
 800b58a:	dd17      	ble.n	800b5bc <__ieee754_pow+0x23c>
 800b58c:	2f00      	cmp	r7, #0
 800b58e:	dcf4      	bgt.n	800b57a <__ieee754_pow+0x1fa>
 800b590:	e778      	b.n	800b484 <__ieee754_pow+0x104>
 800b592:	bf00      	nop
 800b594:	f3af 8000 	nop.w
 800b598:	8800759c 	.word	0x8800759c
 800b59c:	7e37e43c 	.word	0x7e37e43c
 800b5a0:	7ff00000 	.word	0x7ff00000
 800b5a4:	08034685 	.word	0x08034685
 800b5a8:	433fffff 	.word	0x433fffff
 800b5ac:	3ff00000 	.word	0x3ff00000
 800b5b0:	3fefffff 	.word	0x3fefffff
 800b5b4:	3fe00000 	.word	0x3fe00000
 800b5b8:	41e00000 	.word	0x41e00000
 800b5bc:	4b64      	ldr	r3, [pc, #400]	; (800b750 <__ieee754_pow+0x3d0>)
 800b5be:	2200      	movs	r2, #0
 800b5c0:	f7f4 fe62 	bl	8000288 <__aeabi_dsub>
 800b5c4:	a356      	add	r3, pc, #344	; (adr r3, 800b720 <__ieee754_pow+0x3a0>)
 800b5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ca:	4604      	mov	r4, r0
 800b5cc:	460d      	mov	r5, r1
 800b5ce:	f7f5 f813 	bl	80005f8 <__aeabi_dmul>
 800b5d2:	a355      	add	r3, pc, #340	; (adr r3, 800b728 <__ieee754_pow+0x3a8>)
 800b5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d8:	4606      	mov	r6, r0
 800b5da:	460f      	mov	r7, r1
 800b5dc:	4620      	mov	r0, r4
 800b5de:	4629      	mov	r1, r5
 800b5e0:	f7f5 f80a 	bl	80005f8 <__aeabi_dmul>
 800b5e4:	4b5b      	ldr	r3, [pc, #364]	; (800b754 <__ieee754_pow+0x3d4>)
 800b5e6:	4682      	mov	sl, r0
 800b5e8:	468b      	mov	fp, r1
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	4629      	mov	r1, r5
 800b5f0:	f7f5 f802 	bl	80005f8 <__aeabi_dmul>
 800b5f4:	4602      	mov	r2, r0
 800b5f6:	460b      	mov	r3, r1
 800b5f8:	a14d      	add	r1, pc, #308	; (adr r1, 800b730 <__ieee754_pow+0x3b0>)
 800b5fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5fe:	f7f4 fe43 	bl	8000288 <__aeabi_dsub>
 800b602:	4622      	mov	r2, r4
 800b604:	462b      	mov	r3, r5
 800b606:	f7f4 fff7 	bl	80005f8 <__aeabi_dmul>
 800b60a:	4602      	mov	r2, r0
 800b60c:	460b      	mov	r3, r1
 800b60e:	2000      	movs	r0, #0
 800b610:	4951      	ldr	r1, [pc, #324]	; (800b758 <__ieee754_pow+0x3d8>)
 800b612:	f7f4 fe39 	bl	8000288 <__aeabi_dsub>
 800b616:	4622      	mov	r2, r4
 800b618:	4680      	mov	r8, r0
 800b61a:	4689      	mov	r9, r1
 800b61c:	462b      	mov	r3, r5
 800b61e:	4620      	mov	r0, r4
 800b620:	4629      	mov	r1, r5
 800b622:	f7f4 ffe9 	bl	80005f8 <__aeabi_dmul>
 800b626:	4602      	mov	r2, r0
 800b628:	460b      	mov	r3, r1
 800b62a:	4640      	mov	r0, r8
 800b62c:	4649      	mov	r1, r9
 800b62e:	f7f4 ffe3 	bl	80005f8 <__aeabi_dmul>
 800b632:	a341      	add	r3, pc, #260	; (adr r3, 800b738 <__ieee754_pow+0x3b8>)
 800b634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b638:	f7f4 ffde 	bl	80005f8 <__aeabi_dmul>
 800b63c:	4602      	mov	r2, r0
 800b63e:	460b      	mov	r3, r1
 800b640:	4650      	mov	r0, sl
 800b642:	4659      	mov	r1, fp
 800b644:	f7f4 fe20 	bl	8000288 <__aeabi_dsub>
 800b648:	4602      	mov	r2, r0
 800b64a:	460b      	mov	r3, r1
 800b64c:	4680      	mov	r8, r0
 800b64e:	4689      	mov	r9, r1
 800b650:	4630      	mov	r0, r6
 800b652:	4639      	mov	r1, r7
 800b654:	f7f4 fe1a 	bl	800028c <__adddf3>
 800b658:	2400      	movs	r4, #0
 800b65a:	4632      	mov	r2, r6
 800b65c:	463b      	mov	r3, r7
 800b65e:	4620      	mov	r0, r4
 800b660:	460d      	mov	r5, r1
 800b662:	f7f4 fe11 	bl	8000288 <__aeabi_dsub>
 800b666:	4602      	mov	r2, r0
 800b668:	460b      	mov	r3, r1
 800b66a:	4640      	mov	r0, r8
 800b66c:	4649      	mov	r1, r9
 800b66e:	f7f4 fe0b 	bl	8000288 <__aeabi_dsub>
 800b672:	9b00      	ldr	r3, [sp, #0]
 800b674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b676:	3b01      	subs	r3, #1
 800b678:	4313      	orrs	r3, r2
 800b67a:	4682      	mov	sl, r0
 800b67c:	468b      	mov	fp, r1
 800b67e:	f040 81f1 	bne.w	800ba64 <__ieee754_pow+0x6e4>
 800b682:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800b740 <__ieee754_pow+0x3c0>
 800b686:	eeb0 8a47 	vmov.f32	s16, s14
 800b68a:	eef0 8a67 	vmov.f32	s17, s15
 800b68e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b692:	2600      	movs	r6, #0
 800b694:	4632      	mov	r2, r6
 800b696:	463b      	mov	r3, r7
 800b698:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b69c:	f7f4 fdf4 	bl	8000288 <__aeabi_dsub>
 800b6a0:	4622      	mov	r2, r4
 800b6a2:	462b      	mov	r3, r5
 800b6a4:	f7f4 ffa8 	bl	80005f8 <__aeabi_dmul>
 800b6a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b6ac:	4680      	mov	r8, r0
 800b6ae:	4689      	mov	r9, r1
 800b6b0:	4650      	mov	r0, sl
 800b6b2:	4659      	mov	r1, fp
 800b6b4:	f7f4 ffa0 	bl	80005f8 <__aeabi_dmul>
 800b6b8:	4602      	mov	r2, r0
 800b6ba:	460b      	mov	r3, r1
 800b6bc:	4640      	mov	r0, r8
 800b6be:	4649      	mov	r1, r9
 800b6c0:	f7f4 fde4 	bl	800028c <__adddf3>
 800b6c4:	4632      	mov	r2, r6
 800b6c6:	463b      	mov	r3, r7
 800b6c8:	4680      	mov	r8, r0
 800b6ca:	4689      	mov	r9, r1
 800b6cc:	4620      	mov	r0, r4
 800b6ce:	4629      	mov	r1, r5
 800b6d0:	f7f4 ff92 	bl	80005f8 <__aeabi_dmul>
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	4604      	mov	r4, r0
 800b6d8:	460d      	mov	r5, r1
 800b6da:	4602      	mov	r2, r0
 800b6dc:	4649      	mov	r1, r9
 800b6de:	4640      	mov	r0, r8
 800b6e0:	f7f4 fdd4 	bl	800028c <__adddf3>
 800b6e4:	4b1d      	ldr	r3, [pc, #116]	; (800b75c <__ieee754_pow+0x3dc>)
 800b6e6:	4299      	cmp	r1, r3
 800b6e8:	ec45 4b19 	vmov	d9, r4, r5
 800b6ec:	4606      	mov	r6, r0
 800b6ee:	460f      	mov	r7, r1
 800b6f0:	468b      	mov	fp, r1
 800b6f2:	f340 82fe 	ble.w	800bcf2 <__ieee754_pow+0x972>
 800b6f6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b6fa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b6fe:	4303      	orrs	r3, r0
 800b700:	f000 81f0 	beq.w	800bae4 <__ieee754_pow+0x764>
 800b704:	a310      	add	r3, pc, #64	; (adr r3, 800b748 <__ieee754_pow+0x3c8>)
 800b706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b70a:	ec51 0b18 	vmov	r0, r1, d8
 800b70e:	f7f4 ff73 	bl	80005f8 <__aeabi_dmul>
 800b712:	a30d      	add	r3, pc, #52	; (adr r3, 800b748 <__ieee754_pow+0x3c8>)
 800b714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b718:	e6cb      	b.n	800b4b2 <__ieee754_pow+0x132>
 800b71a:	bf00      	nop
 800b71c:	f3af 8000 	nop.w
 800b720:	60000000 	.word	0x60000000
 800b724:	3ff71547 	.word	0x3ff71547
 800b728:	f85ddf44 	.word	0xf85ddf44
 800b72c:	3e54ae0b 	.word	0x3e54ae0b
 800b730:	55555555 	.word	0x55555555
 800b734:	3fd55555 	.word	0x3fd55555
 800b738:	652b82fe 	.word	0x652b82fe
 800b73c:	3ff71547 	.word	0x3ff71547
 800b740:	00000000 	.word	0x00000000
 800b744:	bff00000 	.word	0xbff00000
 800b748:	8800759c 	.word	0x8800759c
 800b74c:	7e37e43c 	.word	0x7e37e43c
 800b750:	3ff00000 	.word	0x3ff00000
 800b754:	3fd00000 	.word	0x3fd00000
 800b758:	3fe00000 	.word	0x3fe00000
 800b75c:	408fffff 	.word	0x408fffff
 800b760:	4bd7      	ldr	r3, [pc, #860]	; (800bac0 <__ieee754_pow+0x740>)
 800b762:	ea03 0309 	and.w	r3, r3, r9
 800b766:	2200      	movs	r2, #0
 800b768:	b92b      	cbnz	r3, 800b776 <__ieee754_pow+0x3f6>
 800b76a:	4bd6      	ldr	r3, [pc, #856]	; (800bac4 <__ieee754_pow+0x744>)
 800b76c:	f7f4 ff44 	bl	80005f8 <__aeabi_dmul>
 800b770:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b774:	460c      	mov	r4, r1
 800b776:	1523      	asrs	r3, r4, #20
 800b778:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b77c:	4413      	add	r3, r2
 800b77e:	9309      	str	r3, [sp, #36]	; 0x24
 800b780:	4bd1      	ldr	r3, [pc, #836]	; (800bac8 <__ieee754_pow+0x748>)
 800b782:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b786:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b78a:	429c      	cmp	r4, r3
 800b78c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b790:	dd08      	ble.n	800b7a4 <__ieee754_pow+0x424>
 800b792:	4bce      	ldr	r3, [pc, #824]	; (800bacc <__ieee754_pow+0x74c>)
 800b794:	429c      	cmp	r4, r3
 800b796:	f340 8163 	ble.w	800ba60 <__ieee754_pow+0x6e0>
 800b79a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b79c:	3301      	adds	r3, #1
 800b79e:	9309      	str	r3, [sp, #36]	; 0x24
 800b7a0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b7a4:	2400      	movs	r4, #0
 800b7a6:	00e3      	lsls	r3, r4, #3
 800b7a8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b7aa:	4bc9      	ldr	r3, [pc, #804]	; (800bad0 <__ieee754_pow+0x750>)
 800b7ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b7b0:	ed93 7b00 	vldr	d7, [r3]
 800b7b4:	4629      	mov	r1, r5
 800b7b6:	ec53 2b17 	vmov	r2, r3, d7
 800b7ba:	eeb0 8a47 	vmov.f32	s16, s14
 800b7be:	eef0 8a67 	vmov.f32	s17, s15
 800b7c2:	4682      	mov	sl, r0
 800b7c4:	f7f4 fd60 	bl	8000288 <__aeabi_dsub>
 800b7c8:	4652      	mov	r2, sl
 800b7ca:	4606      	mov	r6, r0
 800b7cc:	460f      	mov	r7, r1
 800b7ce:	462b      	mov	r3, r5
 800b7d0:	ec51 0b18 	vmov	r0, r1, d8
 800b7d4:	f7f4 fd5a 	bl	800028c <__adddf3>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	460b      	mov	r3, r1
 800b7dc:	2000      	movs	r0, #0
 800b7de:	49bd      	ldr	r1, [pc, #756]	; (800bad4 <__ieee754_pow+0x754>)
 800b7e0:	f7f5 f834 	bl	800084c <__aeabi_ddiv>
 800b7e4:	ec41 0b19 	vmov	d9, r0, r1
 800b7e8:	4602      	mov	r2, r0
 800b7ea:	460b      	mov	r3, r1
 800b7ec:	4630      	mov	r0, r6
 800b7ee:	4639      	mov	r1, r7
 800b7f0:	f7f4 ff02 	bl	80005f8 <__aeabi_dmul>
 800b7f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b7f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b800:	2300      	movs	r3, #0
 800b802:	9304      	str	r3, [sp, #16]
 800b804:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b808:	46ab      	mov	fp, r5
 800b80a:	106d      	asrs	r5, r5, #1
 800b80c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b810:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b814:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800b818:	2200      	movs	r2, #0
 800b81a:	4640      	mov	r0, r8
 800b81c:	4649      	mov	r1, r9
 800b81e:	4614      	mov	r4, r2
 800b820:	461d      	mov	r5, r3
 800b822:	f7f4 fee9 	bl	80005f8 <__aeabi_dmul>
 800b826:	4602      	mov	r2, r0
 800b828:	460b      	mov	r3, r1
 800b82a:	4630      	mov	r0, r6
 800b82c:	4639      	mov	r1, r7
 800b82e:	f7f4 fd2b 	bl	8000288 <__aeabi_dsub>
 800b832:	ec53 2b18 	vmov	r2, r3, d8
 800b836:	4606      	mov	r6, r0
 800b838:	460f      	mov	r7, r1
 800b83a:	4620      	mov	r0, r4
 800b83c:	4629      	mov	r1, r5
 800b83e:	f7f4 fd23 	bl	8000288 <__aeabi_dsub>
 800b842:	4602      	mov	r2, r0
 800b844:	460b      	mov	r3, r1
 800b846:	4650      	mov	r0, sl
 800b848:	4659      	mov	r1, fp
 800b84a:	f7f4 fd1d 	bl	8000288 <__aeabi_dsub>
 800b84e:	4642      	mov	r2, r8
 800b850:	464b      	mov	r3, r9
 800b852:	f7f4 fed1 	bl	80005f8 <__aeabi_dmul>
 800b856:	4602      	mov	r2, r0
 800b858:	460b      	mov	r3, r1
 800b85a:	4630      	mov	r0, r6
 800b85c:	4639      	mov	r1, r7
 800b85e:	f7f4 fd13 	bl	8000288 <__aeabi_dsub>
 800b862:	ec53 2b19 	vmov	r2, r3, d9
 800b866:	f7f4 fec7 	bl	80005f8 <__aeabi_dmul>
 800b86a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b86e:	ec41 0b18 	vmov	d8, r0, r1
 800b872:	4610      	mov	r0, r2
 800b874:	4619      	mov	r1, r3
 800b876:	f7f4 febf 	bl	80005f8 <__aeabi_dmul>
 800b87a:	a37d      	add	r3, pc, #500	; (adr r3, 800ba70 <__ieee754_pow+0x6f0>)
 800b87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b880:	4604      	mov	r4, r0
 800b882:	460d      	mov	r5, r1
 800b884:	f7f4 feb8 	bl	80005f8 <__aeabi_dmul>
 800b888:	a37b      	add	r3, pc, #492	; (adr r3, 800ba78 <__ieee754_pow+0x6f8>)
 800b88a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b88e:	f7f4 fcfd 	bl	800028c <__adddf3>
 800b892:	4622      	mov	r2, r4
 800b894:	462b      	mov	r3, r5
 800b896:	f7f4 feaf 	bl	80005f8 <__aeabi_dmul>
 800b89a:	a379      	add	r3, pc, #484	; (adr r3, 800ba80 <__ieee754_pow+0x700>)
 800b89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a0:	f7f4 fcf4 	bl	800028c <__adddf3>
 800b8a4:	4622      	mov	r2, r4
 800b8a6:	462b      	mov	r3, r5
 800b8a8:	f7f4 fea6 	bl	80005f8 <__aeabi_dmul>
 800b8ac:	a376      	add	r3, pc, #472	; (adr r3, 800ba88 <__ieee754_pow+0x708>)
 800b8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b2:	f7f4 fceb 	bl	800028c <__adddf3>
 800b8b6:	4622      	mov	r2, r4
 800b8b8:	462b      	mov	r3, r5
 800b8ba:	f7f4 fe9d 	bl	80005f8 <__aeabi_dmul>
 800b8be:	a374      	add	r3, pc, #464	; (adr r3, 800ba90 <__ieee754_pow+0x710>)
 800b8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c4:	f7f4 fce2 	bl	800028c <__adddf3>
 800b8c8:	4622      	mov	r2, r4
 800b8ca:	462b      	mov	r3, r5
 800b8cc:	f7f4 fe94 	bl	80005f8 <__aeabi_dmul>
 800b8d0:	a371      	add	r3, pc, #452	; (adr r3, 800ba98 <__ieee754_pow+0x718>)
 800b8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d6:	f7f4 fcd9 	bl	800028c <__adddf3>
 800b8da:	4622      	mov	r2, r4
 800b8dc:	4606      	mov	r6, r0
 800b8de:	460f      	mov	r7, r1
 800b8e0:	462b      	mov	r3, r5
 800b8e2:	4620      	mov	r0, r4
 800b8e4:	4629      	mov	r1, r5
 800b8e6:	f7f4 fe87 	bl	80005f8 <__aeabi_dmul>
 800b8ea:	4602      	mov	r2, r0
 800b8ec:	460b      	mov	r3, r1
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	4639      	mov	r1, r7
 800b8f2:	f7f4 fe81 	bl	80005f8 <__aeabi_dmul>
 800b8f6:	4642      	mov	r2, r8
 800b8f8:	4604      	mov	r4, r0
 800b8fa:	460d      	mov	r5, r1
 800b8fc:	464b      	mov	r3, r9
 800b8fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b902:	f7f4 fcc3 	bl	800028c <__adddf3>
 800b906:	ec53 2b18 	vmov	r2, r3, d8
 800b90a:	f7f4 fe75 	bl	80005f8 <__aeabi_dmul>
 800b90e:	4622      	mov	r2, r4
 800b910:	462b      	mov	r3, r5
 800b912:	f7f4 fcbb 	bl	800028c <__adddf3>
 800b916:	4642      	mov	r2, r8
 800b918:	4682      	mov	sl, r0
 800b91a:	468b      	mov	fp, r1
 800b91c:	464b      	mov	r3, r9
 800b91e:	4640      	mov	r0, r8
 800b920:	4649      	mov	r1, r9
 800b922:	f7f4 fe69 	bl	80005f8 <__aeabi_dmul>
 800b926:	4b6c      	ldr	r3, [pc, #432]	; (800bad8 <__ieee754_pow+0x758>)
 800b928:	2200      	movs	r2, #0
 800b92a:	4606      	mov	r6, r0
 800b92c:	460f      	mov	r7, r1
 800b92e:	f7f4 fcad 	bl	800028c <__adddf3>
 800b932:	4652      	mov	r2, sl
 800b934:	465b      	mov	r3, fp
 800b936:	f7f4 fca9 	bl	800028c <__adddf3>
 800b93a:	9c04      	ldr	r4, [sp, #16]
 800b93c:	460d      	mov	r5, r1
 800b93e:	4622      	mov	r2, r4
 800b940:	460b      	mov	r3, r1
 800b942:	4640      	mov	r0, r8
 800b944:	4649      	mov	r1, r9
 800b946:	f7f4 fe57 	bl	80005f8 <__aeabi_dmul>
 800b94a:	4b63      	ldr	r3, [pc, #396]	; (800bad8 <__ieee754_pow+0x758>)
 800b94c:	4680      	mov	r8, r0
 800b94e:	4689      	mov	r9, r1
 800b950:	2200      	movs	r2, #0
 800b952:	4620      	mov	r0, r4
 800b954:	4629      	mov	r1, r5
 800b956:	f7f4 fc97 	bl	8000288 <__aeabi_dsub>
 800b95a:	4632      	mov	r2, r6
 800b95c:	463b      	mov	r3, r7
 800b95e:	f7f4 fc93 	bl	8000288 <__aeabi_dsub>
 800b962:	4602      	mov	r2, r0
 800b964:	460b      	mov	r3, r1
 800b966:	4650      	mov	r0, sl
 800b968:	4659      	mov	r1, fp
 800b96a:	f7f4 fc8d 	bl	8000288 <__aeabi_dsub>
 800b96e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b972:	f7f4 fe41 	bl	80005f8 <__aeabi_dmul>
 800b976:	4622      	mov	r2, r4
 800b978:	4606      	mov	r6, r0
 800b97a:	460f      	mov	r7, r1
 800b97c:	462b      	mov	r3, r5
 800b97e:	ec51 0b18 	vmov	r0, r1, d8
 800b982:	f7f4 fe39 	bl	80005f8 <__aeabi_dmul>
 800b986:	4602      	mov	r2, r0
 800b988:	460b      	mov	r3, r1
 800b98a:	4630      	mov	r0, r6
 800b98c:	4639      	mov	r1, r7
 800b98e:	f7f4 fc7d 	bl	800028c <__adddf3>
 800b992:	4606      	mov	r6, r0
 800b994:	460f      	mov	r7, r1
 800b996:	4602      	mov	r2, r0
 800b998:	460b      	mov	r3, r1
 800b99a:	4640      	mov	r0, r8
 800b99c:	4649      	mov	r1, r9
 800b99e:	f7f4 fc75 	bl	800028c <__adddf3>
 800b9a2:	9c04      	ldr	r4, [sp, #16]
 800b9a4:	a33e      	add	r3, pc, #248	; (adr r3, 800baa0 <__ieee754_pow+0x720>)
 800b9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	460d      	mov	r5, r1
 800b9ae:	f7f4 fe23 	bl	80005f8 <__aeabi_dmul>
 800b9b2:	4642      	mov	r2, r8
 800b9b4:	ec41 0b18 	vmov	d8, r0, r1
 800b9b8:	464b      	mov	r3, r9
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	4629      	mov	r1, r5
 800b9be:	f7f4 fc63 	bl	8000288 <__aeabi_dsub>
 800b9c2:	4602      	mov	r2, r0
 800b9c4:	460b      	mov	r3, r1
 800b9c6:	4630      	mov	r0, r6
 800b9c8:	4639      	mov	r1, r7
 800b9ca:	f7f4 fc5d 	bl	8000288 <__aeabi_dsub>
 800b9ce:	a336      	add	r3, pc, #216	; (adr r3, 800baa8 <__ieee754_pow+0x728>)
 800b9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d4:	f7f4 fe10 	bl	80005f8 <__aeabi_dmul>
 800b9d8:	a335      	add	r3, pc, #212	; (adr r3, 800bab0 <__ieee754_pow+0x730>)
 800b9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9de:	4606      	mov	r6, r0
 800b9e0:	460f      	mov	r7, r1
 800b9e2:	4620      	mov	r0, r4
 800b9e4:	4629      	mov	r1, r5
 800b9e6:	f7f4 fe07 	bl	80005f8 <__aeabi_dmul>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	460b      	mov	r3, r1
 800b9ee:	4630      	mov	r0, r6
 800b9f0:	4639      	mov	r1, r7
 800b9f2:	f7f4 fc4b 	bl	800028c <__adddf3>
 800b9f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b9f8:	4b38      	ldr	r3, [pc, #224]	; (800badc <__ieee754_pow+0x75c>)
 800b9fa:	4413      	add	r3, r2
 800b9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba00:	f7f4 fc44 	bl	800028c <__adddf3>
 800ba04:	4682      	mov	sl, r0
 800ba06:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba08:	468b      	mov	fp, r1
 800ba0a:	f7f4 fd8b 	bl	8000524 <__aeabi_i2d>
 800ba0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ba10:	4b33      	ldr	r3, [pc, #204]	; (800bae0 <__ieee754_pow+0x760>)
 800ba12:	4413      	add	r3, r2
 800ba14:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba18:	4606      	mov	r6, r0
 800ba1a:	460f      	mov	r7, r1
 800ba1c:	4652      	mov	r2, sl
 800ba1e:	465b      	mov	r3, fp
 800ba20:	ec51 0b18 	vmov	r0, r1, d8
 800ba24:	f7f4 fc32 	bl	800028c <__adddf3>
 800ba28:	4642      	mov	r2, r8
 800ba2a:	464b      	mov	r3, r9
 800ba2c:	f7f4 fc2e 	bl	800028c <__adddf3>
 800ba30:	4632      	mov	r2, r6
 800ba32:	463b      	mov	r3, r7
 800ba34:	f7f4 fc2a 	bl	800028c <__adddf3>
 800ba38:	9c04      	ldr	r4, [sp, #16]
 800ba3a:	4632      	mov	r2, r6
 800ba3c:	463b      	mov	r3, r7
 800ba3e:	4620      	mov	r0, r4
 800ba40:	460d      	mov	r5, r1
 800ba42:	f7f4 fc21 	bl	8000288 <__aeabi_dsub>
 800ba46:	4642      	mov	r2, r8
 800ba48:	464b      	mov	r3, r9
 800ba4a:	f7f4 fc1d 	bl	8000288 <__aeabi_dsub>
 800ba4e:	ec53 2b18 	vmov	r2, r3, d8
 800ba52:	f7f4 fc19 	bl	8000288 <__aeabi_dsub>
 800ba56:	4602      	mov	r2, r0
 800ba58:	460b      	mov	r3, r1
 800ba5a:	4650      	mov	r0, sl
 800ba5c:	4659      	mov	r1, fp
 800ba5e:	e606      	b.n	800b66e <__ieee754_pow+0x2ee>
 800ba60:	2401      	movs	r4, #1
 800ba62:	e6a0      	b.n	800b7a6 <__ieee754_pow+0x426>
 800ba64:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800bab8 <__ieee754_pow+0x738>
 800ba68:	e60d      	b.n	800b686 <__ieee754_pow+0x306>
 800ba6a:	bf00      	nop
 800ba6c:	f3af 8000 	nop.w
 800ba70:	4a454eef 	.word	0x4a454eef
 800ba74:	3fca7e28 	.word	0x3fca7e28
 800ba78:	93c9db65 	.word	0x93c9db65
 800ba7c:	3fcd864a 	.word	0x3fcd864a
 800ba80:	a91d4101 	.word	0xa91d4101
 800ba84:	3fd17460 	.word	0x3fd17460
 800ba88:	518f264d 	.word	0x518f264d
 800ba8c:	3fd55555 	.word	0x3fd55555
 800ba90:	db6fabff 	.word	0xdb6fabff
 800ba94:	3fdb6db6 	.word	0x3fdb6db6
 800ba98:	33333303 	.word	0x33333303
 800ba9c:	3fe33333 	.word	0x3fe33333
 800baa0:	e0000000 	.word	0xe0000000
 800baa4:	3feec709 	.word	0x3feec709
 800baa8:	dc3a03fd 	.word	0xdc3a03fd
 800baac:	3feec709 	.word	0x3feec709
 800bab0:	145b01f5 	.word	0x145b01f5
 800bab4:	be3e2fe0 	.word	0xbe3e2fe0
 800bab8:	00000000 	.word	0x00000000
 800babc:	3ff00000 	.word	0x3ff00000
 800bac0:	7ff00000 	.word	0x7ff00000
 800bac4:	43400000 	.word	0x43400000
 800bac8:	0003988e 	.word	0x0003988e
 800bacc:	000bb679 	.word	0x000bb679
 800bad0:	08034468 	.word	0x08034468
 800bad4:	3ff00000 	.word	0x3ff00000
 800bad8:	40080000 	.word	0x40080000
 800badc:	08034488 	.word	0x08034488
 800bae0:	08034478 	.word	0x08034478
 800bae4:	a3b5      	add	r3, pc, #724	; (adr r3, 800bdbc <__ieee754_pow+0xa3c>)
 800bae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baea:	4640      	mov	r0, r8
 800baec:	4649      	mov	r1, r9
 800baee:	f7f4 fbcd 	bl	800028c <__adddf3>
 800baf2:	4622      	mov	r2, r4
 800baf4:	ec41 0b1a 	vmov	d10, r0, r1
 800baf8:	462b      	mov	r3, r5
 800bafa:	4630      	mov	r0, r6
 800bafc:	4639      	mov	r1, r7
 800bafe:	f7f4 fbc3 	bl	8000288 <__aeabi_dsub>
 800bb02:	4602      	mov	r2, r0
 800bb04:	460b      	mov	r3, r1
 800bb06:	ec51 0b1a 	vmov	r0, r1, d10
 800bb0a:	f7f5 f805 	bl	8000b18 <__aeabi_dcmpgt>
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	f47f adf8 	bne.w	800b704 <__ieee754_pow+0x384>
 800bb14:	4aa4      	ldr	r2, [pc, #656]	; (800bda8 <__ieee754_pow+0xa28>)
 800bb16:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	f340 810b 	ble.w	800bd36 <__ieee754_pow+0x9b6>
 800bb20:	151b      	asrs	r3, r3, #20
 800bb22:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800bb26:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800bb2a:	fa4a f303 	asr.w	r3, sl, r3
 800bb2e:	445b      	add	r3, fp
 800bb30:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800bb34:	4e9d      	ldr	r6, [pc, #628]	; (800bdac <__ieee754_pow+0xa2c>)
 800bb36:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800bb3a:	4116      	asrs	r6, r2
 800bb3c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800bb40:	2000      	movs	r0, #0
 800bb42:	ea23 0106 	bic.w	r1, r3, r6
 800bb46:	f1c2 0214 	rsb	r2, r2, #20
 800bb4a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800bb4e:	fa4a fa02 	asr.w	sl, sl, r2
 800bb52:	f1bb 0f00 	cmp.w	fp, #0
 800bb56:	4602      	mov	r2, r0
 800bb58:	460b      	mov	r3, r1
 800bb5a:	4620      	mov	r0, r4
 800bb5c:	4629      	mov	r1, r5
 800bb5e:	bfb8      	it	lt
 800bb60:	f1ca 0a00 	rsblt	sl, sl, #0
 800bb64:	f7f4 fb90 	bl	8000288 <__aeabi_dsub>
 800bb68:	ec41 0b19 	vmov	d9, r0, r1
 800bb6c:	4642      	mov	r2, r8
 800bb6e:	464b      	mov	r3, r9
 800bb70:	ec51 0b19 	vmov	r0, r1, d9
 800bb74:	f7f4 fb8a 	bl	800028c <__adddf3>
 800bb78:	2400      	movs	r4, #0
 800bb7a:	a379      	add	r3, pc, #484	; (adr r3, 800bd60 <__ieee754_pow+0x9e0>)
 800bb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb80:	4620      	mov	r0, r4
 800bb82:	460d      	mov	r5, r1
 800bb84:	f7f4 fd38 	bl	80005f8 <__aeabi_dmul>
 800bb88:	ec53 2b19 	vmov	r2, r3, d9
 800bb8c:	4606      	mov	r6, r0
 800bb8e:	460f      	mov	r7, r1
 800bb90:	4620      	mov	r0, r4
 800bb92:	4629      	mov	r1, r5
 800bb94:	f7f4 fb78 	bl	8000288 <__aeabi_dsub>
 800bb98:	4602      	mov	r2, r0
 800bb9a:	460b      	mov	r3, r1
 800bb9c:	4640      	mov	r0, r8
 800bb9e:	4649      	mov	r1, r9
 800bba0:	f7f4 fb72 	bl	8000288 <__aeabi_dsub>
 800bba4:	a370      	add	r3, pc, #448	; (adr r3, 800bd68 <__ieee754_pow+0x9e8>)
 800bba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbaa:	f7f4 fd25 	bl	80005f8 <__aeabi_dmul>
 800bbae:	a370      	add	r3, pc, #448	; (adr r3, 800bd70 <__ieee754_pow+0x9f0>)
 800bbb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb4:	4680      	mov	r8, r0
 800bbb6:	4689      	mov	r9, r1
 800bbb8:	4620      	mov	r0, r4
 800bbba:	4629      	mov	r1, r5
 800bbbc:	f7f4 fd1c 	bl	80005f8 <__aeabi_dmul>
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	460b      	mov	r3, r1
 800bbc4:	4640      	mov	r0, r8
 800bbc6:	4649      	mov	r1, r9
 800bbc8:	f7f4 fb60 	bl	800028c <__adddf3>
 800bbcc:	4604      	mov	r4, r0
 800bbce:	460d      	mov	r5, r1
 800bbd0:	4602      	mov	r2, r0
 800bbd2:	460b      	mov	r3, r1
 800bbd4:	4630      	mov	r0, r6
 800bbd6:	4639      	mov	r1, r7
 800bbd8:	f7f4 fb58 	bl	800028c <__adddf3>
 800bbdc:	4632      	mov	r2, r6
 800bbde:	463b      	mov	r3, r7
 800bbe0:	4680      	mov	r8, r0
 800bbe2:	4689      	mov	r9, r1
 800bbe4:	f7f4 fb50 	bl	8000288 <__aeabi_dsub>
 800bbe8:	4602      	mov	r2, r0
 800bbea:	460b      	mov	r3, r1
 800bbec:	4620      	mov	r0, r4
 800bbee:	4629      	mov	r1, r5
 800bbf0:	f7f4 fb4a 	bl	8000288 <__aeabi_dsub>
 800bbf4:	4642      	mov	r2, r8
 800bbf6:	4606      	mov	r6, r0
 800bbf8:	460f      	mov	r7, r1
 800bbfa:	464b      	mov	r3, r9
 800bbfc:	4640      	mov	r0, r8
 800bbfe:	4649      	mov	r1, r9
 800bc00:	f7f4 fcfa 	bl	80005f8 <__aeabi_dmul>
 800bc04:	a35c      	add	r3, pc, #368	; (adr r3, 800bd78 <__ieee754_pow+0x9f8>)
 800bc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	460d      	mov	r5, r1
 800bc0e:	f7f4 fcf3 	bl	80005f8 <__aeabi_dmul>
 800bc12:	a35b      	add	r3, pc, #364	; (adr r3, 800bd80 <__ieee754_pow+0xa00>)
 800bc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc18:	f7f4 fb36 	bl	8000288 <__aeabi_dsub>
 800bc1c:	4622      	mov	r2, r4
 800bc1e:	462b      	mov	r3, r5
 800bc20:	f7f4 fcea 	bl	80005f8 <__aeabi_dmul>
 800bc24:	a358      	add	r3, pc, #352	; (adr r3, 800bd88 <__ieee754_pow+0xa08>)
 800bc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2a:	f7f4 fb2f 	bl	800028c <__adddf3>
 800bc2e:	4622      	mov	r2, r4
 800bc30:	462b      	mov	r3, r5
 800bc32:	f7f4 fce1 	bl	80005f8 <__aeabi_dmul>
 800bc36:	a356      	add	r3, pc, #344	; (adr r3, 800bd90 <__ieee754_pow+0xa10>)
 800bc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3c:	f7f4 fb24 	bl	8000288 <__aeabi_dsub>
 800bc40:	4622      	mov	r2, r4
 800bc42:	462b      	mov	r3, r5
 800bc44:	f7f4 fcd8 	bl	80005f8 <__aeabi_dmul>
 800bc48:	a353      	add	r3, pc, #332	; (adr r3, 800bd98 <__ieee754_pow+0xa18>)
 800bc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4e:	f7f4 fb1d 	bl	800028c <__adddf3>
 800bc52:	4622      	mov	r2, r4
 800bc54:	462b      	mov	r3, r5
 800bc56:	f7f4 fccf 	bl	80005f8 <__aeabi_dmul>
 800bc5a:	4602      	mov	r2, r0
 800bc5c:	460b      	mov	r3, r1
 800bc5e:	4640      	mov	r0, r8
 800bc60:	4649      	mov	r1, r9
 800bc62:	f7f4 fb11 	bl	8000288 <__aeabi_dsub>
 800bc66:	4604      	mov	r4, r0
 800bc68:	460d      	mov	r5, r1
 800bc6a:	4602      	mov	r2, r0
 800bc6c:	460b      	mov	r3, r1
 800bc6e:	4640      	mov	r0, r8
 800bc70:	4649      	mov	r1, r9
 800bc72:	f7f4 fcc1 	bl	80005f8 <__aeabi_dmul>
 800bc76:	2200      	movs	r2, #0
 800bc78:	ec41 0b19 	vmov	d9, r0, r1
 800bc7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bc80:	4620      	mov	r0, r4
 800bc82:	4629      	mov	r1, r5
 800bc84:	f7f4 fb00 	bl	8000288 <__aeabi_dsub>
 800bc88:	4602      	mov	r2, r0
 800bc8a:	460b      	mov	r3, r1
 800bc8c:	ec51 0b19 	vmov	r0, r1, d9
 800bc90:	f7f4 fddc 	bl	800084c <__aeabi_ddiv>
 800bc94:	4632      	mov	r2, r6
 800bc96:	4604      	mov	r4, r0
 800bc98:	460d      	mov	r5, r1
 800bc9a:	463b      	mov	r3, r7
 800bc9c:	4640      	mov	r0, r8
 800bc9e:	4649      	mov	r1, r9
 800bca0:	f7f4 fcaa 	bl	80005f8 <__aeabi_dmul>
 800bca4:	4632      	mov	r2, r6
 800bca6:	463b      	mov	r3, r7
 800bca8:	f7f4 faf0 	bl	800028c <__adddf3>
 800bcac:	4602      	mov	r2, r0
 800bcae:	460b      	mov	r3, r1
 800bcb0:	4620      	mov	r0, r4
 800bcb2:	4629      	mov	r1, r5
 800bcb4:	f7f4 fae8 	bl	8000288 <__aeabi_dsub>
 800bcb8:	4642      	mov	r2, r8
 800bcba:	464b      	mov	r3, r9
 800bcbc:	f7f4 fae4 	bl	8000288 <__aeabi_dsub>
 800bcc0:	460b      	mov	r3, r1
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	493a      	ldr	r1, [pc, #232]	; (800bdb0 <__ieee754_pow+0xa30>)
 800bcc6:	2000      	movs	r0, #0
 800bcc8:	f7f4 fade 	bl	8000288 <__aeabi_dsub>
 800bccc:	e9cd 0100 	strd	r0, r1, [sp]
 800bcd0:	9b01      	ldr	r3, [sp, #4]
 800bcd2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800bcd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bcda:	da2f      	bge.n	800bd3c <__ieee754_pow+0x9bc>
 800bcdc:	4650      	mov	r0, sl
 800bcde:	ed9d 0b00 	vldr	d0, [sp]
 800bce2:	f001 fa15 	bl	800d110 <scalbn>
 800bce6:	ec51 0b10 	vmov	r0, r1, d0
 800bcea:	ec53 2b18 	vmov	r2, r3, d8
 800bcee:	f7ff bbe0 	b.w	800b4b2 <__ieee754_pow+0x132>
 800bcf2:	4b30      	ldr	r3, [pc, #192]	; (800bdb4 <__ieee754_pow+0xa34>)
 800bcf4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800bcf8:	429e      	cmp	r6, r3
 800bcfa:	f77f af0b 	ble.w	800bb14 <__ieee754_pow+0x794>
 800bcfe:	4b2e      	ldr	r3, [pc, #184]	; (800bdb8 <__ieee754_pow+0xa38>)
 800bd00:	440b      	add	r3, r1
 800bd02:	4303      	orrs	r3, r0
 800bd04:	d00b      	beq.n	800bd1e <__ieee754_pow+0x99e>
 800bd06:	a326      	add	r3, pc, #152	; (adr r3, 800bda0 <__ieee754_pow+0xa20>)
 800bd08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd0c:	ec51 0b18 	vmov	r0, r1, d8
 800bd10:	f7f4 fc72 	bl	80005f8 <__aeabi_dmul>
 800bd14:	a322      	add	r3, pc, #136	; (adr r3, 800bda0 <__ieee754_pow+0xa20>)
 800bd16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1a:	f7ff bbca 	b.w	800b4b2 <__ieee754_pow+0x132>
 800bd1e:	4622      	mov	r2, r4
 800bd20:	462b      	mov	r3, r5
 800bd22:	f7f4 fab1 	bl	8000288 <__aeabi_dsub>
 800bd26:	4642      	mov	r2, r8
 800bd28:	464b      	mov	r3, r9
 800bd2a:	f7f4 feeb 	bl	8000b04 <__aeabi_dcmpge>
 800bd2e:	2800      	cmp	r0, #0
 800bd30:	f43f aef0 	beq.w	800bb14 <__ieee754_pow+0x794>
 800bd34:	e7e7      	b.n	800bd06 <__ieee754_pow+0x986>
 800bd36:	f04f 0a00 	mov.w	sl, #0
 800bd3a:	e717      	b.n	800bb6c <__ieee754_pow+0x7ec>
 800bd3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd40:	4619      	mov	r1, r3
 800bd42:	e7d2      	b.n	800bcea <__ieee754_pow+0x96a>
 800bd44:	491a      	ldr	r1, [pc, #104]	; (800bdb0 <__ieee754_pow+0xa30>)
 800bd46:	2000      	movs	r0, #0
 800bd48:	f7ff bb9e 	b.w	800b488 <__ieee754_pow+0x108>
 800bd4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd50:	f7ff bb9a 	b.w	800b488 <__ieee754_pow+0x108>
 800bd54:	9000      	str	r0, [sp, #0]
 800bd56:	f7ff bb76 	b.w	800b446 <__ieee754_pow+0xc6>
 800bd5a:	2100      	movs	r1, #0
 800bd5c:	f7ff bb60 	b.w	800b420 <__ieee754_pow+0xa0>
 800bd60:	00000000 	.word	0x00000000
 800bd64:	3fe62e43 	.word	0x3fe62e43
 800bd68:	fefa39ef 	.word	0xfefa39ef
 800bd6c:	3fe62e42 	.word	0x3fe62e42
 800bd70:	0ca86c39 	.word	0x0ca86c39
 800bd74:	be205c61 	.word	0xbe205c61
 800bd78:	72bea4d0 	.word	0x72bea4d0
 800bd7c:	3e663769 	.word	0x3e663769
 800bd80:	c5d26bf1 	.word	0xc5d26bf1
 800bd84:	3ebbbd41 	.word	0x3ebbbd41
 800bd88:	af25de2c 	.word	0xaf25de2c
 800bd8c:	3f11566a 	.word	0x3f11566a
 800bd90:	16bebd93 	.word	0x16bebd93
 800bd94:	3f66c16c 	.word	0x3f66c16c
 800bd98:	5555553e 	.word	0x5555553e
 800bd9c:	3fc55555 	.word	0x3fc55555
 800bda0:	c2f8f359 	.word	0xc2f8f359
 800bda4:	01a56e1f 	.word	0x01a56e1f
 800bda8:	3fe00000 	.word	0x3fe00000
 800bdac:	000fffff 	.word	0x000fffff
 800bdb0:	3ff00000 	.word	0x3ff00000
 800bdb4:	4090cbff 	.word	0x4090cbff
 800bdb8:	3f6f3400 	.word	0x3f6f3400
 800bdbc:	652b82fe 	.word	0x652b82fe
 800bdc0:	3c971547 	.word	0x3c971547
 800bdc4:	00000000 	.word	0x00000000

0800bdc8 <__ieee754_rem_pio2>:
 800bdc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdcc:	ed2d 8b02 	vpush	{d8}
 800bdd0:	ec55 4b10 	vmov	r4, r5, d0
 800bdd4:	4bca      	ldr	r3, [pc, #808]	; (800c100 <__ieee754_rem_pio2+0x338>)
 800bdd6:	b08b      	sub	sp, #44	; 0x2c
 800bdd8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800bddc:	4598      	cmp	r8, r3
 800bdde:	4682      	mov	sl, r0
 800bde0:	9502      	str	r5, [sp, #8]
 800bde2:	dc08      	bgt.n	800bdf6 <__ieee754_rem_pio2+0x2e>
 800bde4:	2200      	movs	r2, #0
 800bde6:	2300      	movs	r3, #0
 800bde8:	ed80 0b00 	vstr	d0, [r0]
 800bdec:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bdf0:	f04f 0b00 	mov.w	fp, #0
 800bdf4:	e028      	b.n	800be48 <__ieee754_rem_pio2+0x80>
 800bdf6:	4bc3      	ldr	r3, [pc, #780]	; (800c104 <__ieee754_rem_pio2+0x33c>)
 800bdf8:	4598      	cmp	r8, r3
 800bdfa:	dc78      	bgt.n	800beee <__ieee754_rem_pio2+0x126>
 800bdfc:	9b02      	ldr	r3, [sp, #8]
 800bdfe:	4ec2      	ldr	r6, [pc, #776]	; (800c108 <__ieee754_rem_pio2+0x340>)
 800be00:	2b00      	cmp	r3, #0
 800be02:	ee10 0a10 	vmov	r0, s0
 800be06:	a3b0      	add	r3, pc, #704	; (adr r3, 800c0c8 <__ieee754_rem_pio2+0x300>)
 800be08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0c:	4629      	mov	r1, r5
 800be0e:	dd39      	ble.n	800be84 <__ieee754_rem_pio2+0xbc>
 800be10:	f7f4 fa3a 	bl	8000288 <__aeabi_dsub>
 800be14:	45b0      	cmp	r8, r6
 800be16:	4604      	mov	r4, r0
 800be18:	460d      	mov	r5, r1
 800be1a:	d01b      	beq.n	800be54 <__ieee754_rem_pio2+0x8c>
 800be1c:	a3ac      	add	r3, pc, #688	; (adr r3, 800c0d0 <__ieee754_rem_pio2+0x308>)
 800be1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be22:	f7f4 fa31 	bl	8000288 <__aeabi_dsub>
 800be26:	4602      	mov	r2, r0
 800be28:	460b      	mov	r3, r1
 800be2a:	e9ca 2300 	strd	r2, r3, [sl]
 800be2e:	4620      	mov	r0, r4
 800be30:	4629      	mov	r1, r5
 800be32:	f7f4 fa29 	bl	8000288 <__aeabi_dsub>
 800be36:	a3a6      	add	r3, pc, #664	; (adr r3, 800c0d0 <__ieee754_rem_pio2+0x308>)
 800be38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3c:	f7f4 fa24 	bl	8000288 <__aeabi_dsub>
 800be40:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800be44:	f04f 0b01 	mov.w	fp, #1
 800be48:	4658      	mov	r0, fp
 800be4a:	b00b      	add	sp, #44	; 0x2c
 800be4c:	ecbd 8b02 	vpop	{d8}
 800be50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be54:	a3a0      	add	r3, pc, #640	; (adr r3, 800c0d8 <__ieee754_rem_pio2+0x310>)
 800be56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5a:	f7f4 fa15 	bl	8000288 <__aeabi_dsub>
 800be5e:	a3a0      	add	r3, pc, #640	; (adr r3, 800c0e0 <__ieee754_rem_pio2+0x318>)
 800be60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be64:	4604      	mov	r4, r0
 800be66:	460d      	mov	r5, r1
 800be68:	f7f4 fa0e 	bl	8000288 <__aeabi_dsub>
 800be6c:	4602      	mov	r2, r0
 800be6e:	460b      	mov	r3, r1
 800be70:	e9ca 2300 	strd	r2, r3, [sl]
 800be74:	4620      	mov	r0, r4
 800be76:	4629      	mov	r1, r5
 800be78:	f7f4 fa06 	bl	8000288 <__aeabi_dsub>
 800be7c:	a398      	add	r3, pc, #608	; (adr r3, 800c0e0 <__ieee754_rem_pio2+0x318>)
 800be7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be82:	e7db      	b.n	800be3c <__ieee754_rem_pio2+0x74>
 800be84:	f7f4 fa02 	bl	800028c <__adddf3>
 800be88:	45b0      	cmp	r8, r6
 800be8a:	4604      	mov	r4, r0
 800be8c:	460d      	mov	r5, r1
 800be8e:	d016      	beq.n	800bebe <__ieee754_rem_pio2+0xf6>
 800be90:	a38f      	add	r3, pc, #572	; (adr r3, 800c0d0 <__ieee754_rem_pio2+0x308>)
 800be92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be96:	f7f4 f9f9 	bl	800028c <__adddf3>
 800be9a:	4602      	mov	r2, r0
 800be9c:	460b      	mov	r3, r1
 800be9e:	e9ca 2300 	strd	r2, r3, [sl]
 800bea2:	4620      	mov	r0, r4
 800bea4:	4629      	mov	r1, r5
 800bea6:	f7f4 f9ef 	bl	8000288 <__aeabi_dsub>
 800beaa:	a389      	add	r3, pc, #548	; (adr r3, 800c0d0 <__ieee754_rem_pio2+0x308>)
 800beac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb0:	f7f4 f9ec 	bl	800028c <__adddf3>
 800beb4:	f04f 3bff 	mov.w	fp, #4294967295
 800beb8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bebc:	e7c4      	b.n	800be48 <__ieee754_rem_pio2+0x80>
 800bebe:	a386      	add	r3, pc, #536	; (adr r3, 800c0d8 <__ieee754_rem_pio2+0x310>)
 800bec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec4:	f7f4 f9e2 	bl	800028c <__adddf3>
 800bec8:	a385      	add	r3, pc, #532	; (adr r3, 800c0e0 <__ieee754_rem_pio2+0x318>)
 800beca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bece:	4604      	mov	r4, r0
 800bed0:	460d      	mov	r5, r1
 800bed2:	f7f4 f9db 	bl	800028c <__adddf3>
 800bed6:	4602      	mov	r2, r0
 800bed8:	460b      	mov	r3, r1
 800beda:	e9ca 2300 	strd	r2, r3, [sl]
 800bede:	4620      	mov	r0, r4
 800bee0:	4629      	mov	r1, r5
 800bee2:	f7f4 f9d1 	bl	8000288 <__aeabi_dsub>
 800bee6:	a37e      	add	r3, pc, #504	; (adr r3, 800c0e0 <__ieee754_rem_pio2+0x318>)
 800bee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beec:	e7e0      	b.n	800beb0 <__ieee754_rem_pio2+0xe8>
 800beee:	4b87      	ldr	r3, [pc, #540]	; (800c10c <__ieee754_rem_pio2+0x344>)
 800bef0:	4598      	cmp	r8, r3
 800bef2:	f300 80d9 	bgt.w	800c0a8 <__ieee754_rem_pio2+0x2e0>
 800bef6:	f000 ffe1 	bl	800cebc <fabs>
 800befa:	ec55 4b10 	vmov	r4, r5, d0
 800befe:	ee10 0a10 	vmov	r0, s0
 800bf02:	a379      	add	r3, pc, #484	; (adr r3, 800c0e8 <__ieee754_rem_pio2+0x320>)
 800bf04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf08:	4629      	mov	r1, r5
 800bf0a:	f7f4 fb75 	bl	80005f8 <__aeabi_dmul>
 800bf0e:	4b80      	ldr	r3, [pc, #512]	; (800c110 <__ieee754_rem_pio2+0x348>)
 800bf10:	2200      	movs	r2, #0
 800bf12:	f7f4 f9bb 	bl	800028c <__adddf3>
 800bf16:	f7f4 fe1f 	bl	8000b58 <__aeabi_d2iz>
 800bf1a:	4683      	mov	fp, r0
 800bf1c:	f7f4 fb02 	bl	8000524 <__aeabi_i2d>
 800bf20:	4602      	mov	r2, r0
 800bf22:	460b      	mov	r3, r1
 800bf24:	ec43 2b18 	vmov	d8, r2, r3
 800bf28:	a367      	add	r3, pc, #412	; (adr r3, 800c0c8 <__ieee754_rem_pio2+0x300>)
 800bf2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf2e:	f7f4 fb63 	bl	80005f8 <__aeabi_dmul>
 800bf32:	4602      	mov	r2, r0
 800bf34:	460b      	mov	r3, r1
 800bf36:	4620      	mov	r0, r4
 800bf38:	4629      	mov	r1, r5
 800bf3a:	f7f4 f9a5 	bl	8000288 <__aeabi_dsub>
 800bf3e:	a364      	add	r3, pc, #400	; (adr r3, 800c0d0 <__ieee754_rem_pio2+0x308>)
 800bf40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf44:	4606      	mov	r6, r0
 800bf46:	460f      	mov	r7, r1
 800bf48:	ec51 0b18 	vmov	r0, r1, d8
 800bf4c:	f7f4 fb54 	bl	80005f8 <__aeabi_dmul>
 800bf50:	f1bb 0f1f 	cmp.w	fp, #31
 800bf54:	4604      	mov	r4, r0
 800bf56:	460d      	mov	r5, r1
 800bf58:	dc0d      	bgt.n	800bf76 <__ieee754_rem_pio2+0x1ae>
 800bf5a:	4b6e      	ldr	r3, [pc, #440]	; (800c114 <__ieee754_rem_pio2+0x34c>)
 800bf5c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800bf60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf64:	4543      	cmp	r3, r8
 800bf66:	d006      	beq.n	800bf76 <__ieee754_rem_pio2+0x1ae>
 800bf68:	4622      	mov	r2, r4
 800bf6a:	462b      	mov	r3, r5
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	4639      	mov	r1, r7
 800bf70:	f7f4 f98a 	bl	8000288 <__aeabi_dsub>
 800bf74:	e00f      	b.n	800bf96 <__ieee754_rem_pio2+0x1ce>
 800bf76:	462b      	mov	r3, r5
 800bf78:	4622      	mov	r2, r4
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	4639      	mov	r1, r7
 800bf7e:	f7f4 f983 	bl	8000288 <__aeabi_dsub>
 800bf82:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bf86:	9303      	str	r3, [sp, #12]
 800bf88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bf8c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800bf90:	f1b8 0f10 	cmp.w	r8, #16
 800bf94:	dc02      	bgt.n	800bf9c <__ieee754_rem_pio2+0x1d4>
 800bf96:	e9ca 0100 	strd	r0, r1, [sl]
 800bf9a:	e039      	b.n	800c010 <__ieee754_rem_pio2+0x248>
 800bf9c:	a34e      	add	r3, pc, #312	; (adr r3, 800c0d8 <__ieee754_rem_pio2+0x310>)
 800bf9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa2:	ec51 0b18 	vmov	r0, r1, d8
 800bfa6:	f7f4 fb27 	bl	80005f8 <__aeabi_dmul>
 800bfaa:	4604      	mov	r4, r0
 800bfac:	460d      	mov	r5, r1
 800bfae:	4602      	mov	r2, r0
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	4630      	mov	r0, r6
 800bfb4:	4639      	mov	r1, r7
 800bfb6:	f7f4 f967 	bl	8000288 <__aeabi_dsub>
 800bfba:	4602      	mov	r2, r0
 800bfbc:	460b      	mov	r3, r1
 800bfbe:	4680      	mov	r8, r0
 800bfc0:	4689      	mov	r9, r1
 800bfc2:	4630      	mov	r0, r6
 800bfc4:	4639      	mov	r1, r7
 800bfc6:	f7f4 f95f 	bl	8000288 <__aeabi_dsub>
 800bfca:	4622      	mov	r2, r4
 800bfcc:	462b      	mov	r3, r5
 800bfce:	f7f4 f95b 	bl	8000288 <__aeabi_dsub>
 800bfd2:	a343      	add	r3, pc, #268	; (adr r3, 800c0e0 <__ieee754_rem_pio2+0x318>)
 800bfd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd8:	4604      	mov	r4, r0
 800bfda:	460d      	mov	r5, r1
 800bfdc:	ec51 0b18 	vmov	r0, r1, d8
 800bfe0:	f7f4 fb0a 	bl	80005f8 <__aeabi_dmul>
 800bfe4:	4622      	mov	r2, r4
 800bfe6:	462b      	mov	r3, r5
 800bfe8:	f7f4 f94e 	bl	8000288 <__aeabi_dsub>
 800bfec:	4602      	mov	r2, r0
 800bfee:	460b      	mov	r3, r1
 800bff0:	4604      	mov	r4, r0
 800bff2:	460d      	mov	r5, r1
 800bff4:	4640      	mov	r0, r8
 800bff6:	4649      	mov	r1, r9
 800bff8:	f7f4 f946 	bl	8000288 <__aeabi_dsub>
 800bffc:	9a03      	ldr	r2, [sp, #12]
 800bffe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c002:	1ad3      	subs	r3, r2, r3
 800c004:	2b31      	cmp	r3, #49	; 0x31
 800c006:	dc24      	bgt.n	800c052 <__ieee754_rem_pio2+0x28a>
 800c008:	e9ca 0100 	strd	r0, r1, [sl]
 800c00c:	4646      	mov	r6, r8
 800c00e:	464f      	mov	r7, r9
 800c010:	e9da 8900 	ldrd	r8, r9, [sl]
 800c014:	4630      	mov	r0, r6
 800c016:	4642      	mov	r2, r8
 800c018:	464b      	mov	r3, r9
 800c01a:	4639      	mov	r1, r7
 800c01c:	f7f4 f934 	bl	8000288 <__aeabi_dsub>
 800c020:	462b      	mov	r3, r5
 800c022:	4622      	mov	r2, r4
 800c024:	f7f4 f930 	bl	8000288 <__aeabi_dsub>
 800c028:	9b02      	ldr	r3, [sp, #8]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c030:	f6bf af0a 	bge.w	800be48 <__ieee754_rem_pio2+0x80>
 800c034:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c038:	f8ca 3004 	str.w	r3, [sl, #4]
 800c03c:	f8ca 8000 	str.w	r8, [sl]
 800c040:	f8ca 0008 	str.w	r0, [sl, #8]
 800c044:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c048:	f8ca 300c 	str.w	r3, [sl, #12]
 800c04c:	f1cb 0b00 	rsb	fp, fp, #0
 800c050:	e6fa      	b.n	800be48 <__ieee754_rem_pio2+0x80>
 800c052:	a327      	add	r3, pc, #156	; (adr r3, 800c0f0 <__ieee754_rem_pio2+0x328>)
 800c054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c058:	ec51 0b18 	vmov	r0, r1, d8
 800c05c:	f7f4 facc 	bl	80005f8 <__aeabi_dmul>
 800c060:	4604      	mov	r4, r0
 800c062:	460d      	mov	r5, r1
 800c064:	4602      	mov	r2, r0
 800c066:	460b      	mov	r3, r1
 800c068:	4640      	mov	r0, r8
 800c06a:	4649      	mov	r1, r9
 800c06c:	f7f4 f90c 	bl	8000288 <__aeabi_dsub>
 800c070:	4602      	mov	r2, r0
 800c072:	460b      	mov	r3, r1
 800c074:	4606      	mov	r6, r0
 800c076:	460f      	mov	r7, r1
 800c078:	4640      	mov	r0, r8
 800c07a:	4649      	mov	r1, r9
 800c07c:	f7f4 f904 	bl	8000288 <__aeabi_dsub>
 800c080:	4622      	mov	r2, r4
 800c082:	462b      	mov	r3, r5
 800c084:	f7f4 f900 	bl	8000288 <__aeabi_dsub>
 800c088:	a31b      	add	r3, pc, #108	; (adr r3, 800c0f8 <__ieee754_rem_pio2+0x330>)
 800c08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c08e:	4604      	mov	r4, r0
 800c090:	460d      	mov	r5, r1
 800c092:	ec51 0b18 	vmov	r0, r1, d8
 800c096:	f7f4 faaf 	bl	80005f8 <__aeabi_dmul>
 800c09a:	4622      	mov	r2, r4
 800c09c:	462b      	mov	r3, r5
 800c09e:	f7f4 f8f3 	bl	8000288 <__aeabi_dsub>
 800c0a2:	4604      	mov	r4, r0
 800c0a4:	460d      	mov	r5, r1
 800c0a6:	e75f      	b.n	800bf68 <__ieee754_rem_pio2+0x1a0>
 800c0a8:	4b1b      	ldr	r3, [pc, #108]	; (800c118 <__ieee754_rem_pio2+0x350>)
 800c0aa:	4598      	cmp	r8, r3
 800c0ac:	dd36      	ble.n	800c11c <__ieee754_rem_pio2+0x354>
 800c0ae:	ee10 2a10 	vmov	r2, s0
 800c0b2:	462b      	mov	r3, r5
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	f7f4 f8e6 	bl	8000288 <__aeabi_dsub>
 800c0bc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c0c0:	e9ca 0100 	strd	r0, r1, [sl]
 800c0c4:	e694      	b.n	800bdf0 <__ieee754_rem_pio2+0x28>
 800c0c6:	bf00      	nop
 800c0c8:	54400000 	.word	0x54400000
 800c0cc:	3ff921fb 	.word	0x3ff921fb
 800c0d0:	1a626331 	.word	0x1a626331
 800c0d4:	3dd0b461 	.word	0x3dd0b461
 800c0d8:	1a600000 	.word	0x1a600000
 800c0dc:	3dd0b461 	.word	0x3dd0b461
 800c0e0:	2e037073 	.word	0x2e037073
 800c0e4:	3ba3198a 	.word	0x3ba3198a
 800c0e8:	6dc9c883 	.word	0x6dc9c883
 800c0ec:	3fe45f30 	.word	0x3fe45f30
 800c0f0:	2e000000 	.word	0x2e000000
 800c0f4:	3ba3198a 	.word	0x3ba3198a
 800c0f8:	252049c1 	.word	0x252049c1
 800c0fc:	397b839a 	.word	0x397b839a
 800c100:	3fe921fb 	.word	0x3fe921fb
 800c104:	4002d97b 	.word	0x4002d97b
 800c108:	3ff921fb 	.word	0x3ff921fb
 800c10c:	413921fb 	.word	0x413921fb
 800c110:	3fe00000 	.word	0x3fe00000
 800c114:	08034498 	.word	0x08034498
 800c118:	7fefffff 	.word	0x7fefffff
 800c11c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800c120:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800c124:	ee10 0a10 	vmov	r0, s0
 800c128:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800c12c:	ee10 6a10 	vmov	r6, s0
 800c130:	460f      	mov	r7, r1
 800c132:	f7f4 fd11 	bl	8000b58 <__aeabi_d2iz>
 800c136:	f7f4 f9f5 	bl	8000524 <__aeabi_i2d>
 800c13a:	4602      	mov	r2, r0
 800c13c:	460b      	mov	r3, r1
 800c13e:	4630      	mov	r0, r6
 800c140:	4639      	mov	r1, r7
 800c142:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c146:	f7f4 f89f 	bl	8000288 <__aeabi_dsub>
 800c14a:	4b22      	ldr	r3, [pc, #136]	; (800c1d4 <__ieee754_rem_pio2+0x40c>)
 800c14c:	2200      	movs	r2, #0
 800c14e:	f7f4 fa53 	bl	80005f8 <__aeabi_dmul>
 800c152:	460f      	mov	r7, r1
 800c154:	4606      	mov	r6, r0
 800c156:	f7f4 fcff 	bl	8000b58 <__aeabi_d2iz>
 800c15a:	f7f4 f9e3 	bl	8000524 <__aeabi_i2d>
 800c15e:	4602      	mov	r2, r0
 800c160:	460b      	mov	r3, r1
 800c162:	4630      	mov	r0, r6
 800c164:	4639      	mov	r1, r7
 800c166:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c16a:	f7f4 f88d 	bl	8000288 <__aeabi_dsub>
 800c16e:	4b19      	ldr	r3, [pc, #100]	; (800c1d4 <__ieee754_rem_pio2+0x40c>)
 800c170:	2200      	movs	r2, #0
 800c172:	f7f4 fa41 	bl	80005f8 <__aeabi_dmul>
 800c176:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c17a:	ad04      	add	r5, sp, #16
 800c17c:	f04f 0803 	mov.w	r8, #3
 800c180:	46a9      	mov	r9, r5
 800c182:	2600      	movs	r6, #0
 800c184:	2700      	movs	r7, #0
 800c186:	4632      	mov	r2, r6
 800c188:	463b      	mov	r3, r7
 800c18a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800c18e:	46c3      	mov	fp, r8
 800c190:	3d08      	subs	r5, #8
 800c192:	f108 38ff 	add.w	r8, r8, #4294967295
 800c196:	f7f4 fc97 	bl	8000ac8 <__aeabi_dcmpeq>
 800c19a:	2800      	cmp	r0, #0
 800c19c:	d1f3      	bne.n	800c186 <__ieee754_rem_pio2+0x3be>
 800c19e:	4b0e      	ldr	r3, [pc, #56]	; (800c1d8 <__ieee754_rem_pio2+0x410>)
 800c1a0:	9301      	str	r3, [sp, #4]
 800c1a2:	2302      	movs	r3, #2
 800c1a4:	9300      	str	r3, [sp, #0]
 800c1a6:	4622      	mov	r2, r4
 800c1a8:	465b      	mov	r3, fp
 800c1aa:	4651      	mov	r1, sl
 800c1ac:	4648      	mov	r0, r9
 800c1ae:	f000 fa87 	bl	800c6c0 <__kernel_rem_pio2>
 800c1b2:	9b02      	ldr	r3, [sp, #8]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	4683      	mov	fp, r0
 800c1b8:	f6bf ae46 	bge.w	800be48 <__ieee754_rem_pio2+0x80>
 800c1bc:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c1c0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c1c4:	f8ca 3004 	str.w	r3, [sl, #4]
 800c1c8:	f8da 300c 	ldr.w	r3, [sl, #12]
 800c1cc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c1d0:	e73a      	b.n	800c048 <__ieee754_rem_pio2+0x280>
 800c1d2:	bf00      	nop
 800c1d4:	41700000 	.word	0x41700000
 800c1d8:	08034518 	.word	0x08034518

0800c1dc <__ieee754_sqrt>:
 800c1dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1e0:	ec55 4b10 	vmov	r4, r5, d0
 800c1e4:	4e56      	ldr	r6, [pc, #344]	; (800c340 <__ieee754_sqrt+0x164>)
 800c1e6:	43ae      	bics	r6, r5
 800c1e8:	ee10 0a10 	vmov	r0, s0
 800c1ec:	ee10 3a10 	vmov	r3, s0
 800c1f0:	4629      	mov	r1, r5
 800c1f2:	462a      	mov	r2, r5
 800c1f4:	d110      	bne.n	800c218 <__ieee754_sqrt+0x3c>
 800c1f6:	ee10 2a10 	vmov	r2, s0
 800c1fa:	462b      	mov	r3, r5
 800c1fc:	f7f4 f9fc 	bl	80005f8 <__aeabi_dmul>
 800c200:	4602      	mov	r2, r0
 800c202:	460b      	mov	r3, r1
 800c204:	4620      	mov	r0, r4
 800c206:	4629      	mov	r1, r5
 800c208:	f7f4 f840 	bl	800028c <__adddf3>
 800c20c:	4604      	mov	r4, r0
 800c20e:	460d      	mov	r5, r1
 800c210:	ec45 4b10 	vmov	d0, r4, r5
 800c214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c218:	2d00      	cmp	r5, #0
 800c21a:	dc10      	bgt.n	800c23e <__ieee754_sqrt+0x62>
 800c21c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c220:	4330      	orrs	r0, r6
 800c222:	d0f5      	beq.n	800c210 <__ieee754_sqrt+0x34>
 800c224:	b15d      	cbz	r5, 800c23e <__ieee754_sqrt+0x62>
 800c226:	ee10 2a10 	vmov	r2, s0
 800c22a:	462b      	mov	r3, r5
 800c22c:	ee10 0a10 	vmov	r0, s0
 800c230:	f7f4 f82a 	bl	8000288 <__aeabi_dsub>
 800c234:	4602      	mov	r2, r0
 800c236:	460b      	mov	r3, r1
 800c238:	f7f4 fb08 	bl	800084c <__aeabi_ddiv>
 800c23c:	e7e6      	b.n	800c20c <__ieee754_sqrt+0x30>
 800c23e:	1509      	asrs	r1, r1, #20
 800c240:	d076      	beq.n	800c330 <__ieee754_sqrt+0x154>
 800c242:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c246:	07ce      	lsls	r6, r1, #31
 800c248:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800c24c:	bf5e      	ittt	pl
 800c24e:	0fda      	lsrpl	r2, r3, #31
 800c250:	005b      	lslpl	r3, r3, #1
 800c252:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800c256:	0fda      	lsrs	r2, r3, #31
 800c258:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800c25c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800c260:	2000      	movs	r0, #0
 800c262:	106d      	asrs	r5, r5, #1
 800c264:	005b      	lsls	r3, r3, #1
 800c266:	f04f 0e16 	mov.w	lr, #22
 800c26a:	4684      	mov	ip, r0
 800c26c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c270:	eb0c 0401 	add.w	r4, ip, r1
 800c274:	4294      	cmp	r4, r2
 800c276:	bfde      	ittt	le
 800c278:	1b12      	suble	r2, r2, r4
 800c27a:	eb04 0c01 	addle.w	ip, r4, r1
 800c27e:	1840      	addle	r0, r0, r1
 800c280:	0052      	lsls	r2, r2, #1
 800c282:	f1be 0e01 	subs.w	lr, lr, #1
 800c286:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c28a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c28e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c292:	d1ed      	bne.n	800c270 <__ieee754_sqrt+0x94>
 800c294:	4671      	mov	r1, lr
 800c296:	2720      	movs	r7, #32
 800c298:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c29c:	4562      	cmp	r2, ip
 800c29e:	eb04 060e 	add.w	r6, r4, lr
 800c2a2:	dc02      	bgt.n	800c2aa <__ieee754_sqrt+0xce>
 800c2a4:	d113      	bne.n	800c2ce <__ieee754_sqrt+0xf2>
 800c2a6:	429e      	cmp	r6, r3
 800c2a8:	d811      	bhi.n	800c2ce <__ieee754_sqrt+0xf2>
 800c2aa:	2e00      	cmp	r6, #0
 800c2ac:	eb06 0e04 	add.w	lr, r6, r4
 800c2b0:	da43      	bge.n	800c33a <__ieee754_sqrt+0x15e>
 800c2b2:	f1be 0f00 	cmp.w	lr, #0
 800c2b6:	db40      	blt.n	800c33a <__ieee754_sqrt+0x15e>
 800c2b8:	f10c 0801 	add.w	r8, ip, #1
 800c2bc:	eba2 020c 	sub.w	r2, r2, ip
 800c2c0:	429e      	cmp	r6, r3
 800c2c2:	bf88      	it	hi
 800c2c4:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800c2c8:	1b9b      	subs	r3, r3, r6
 800c2ca:	4421      	add	r1, r4
 800c2cc:	46c4      	mov	ip, r8
 800c2ce:	0052      	lsls	r2, r2, #1
 800c2d0:	3f01      	subs	r7, #1
 800c2d2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c2d6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c2da:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c2de:	d1dd      	bne.n	800c29c <__ieee754_sqrt+0xc0>
 800c2e0:	4313      	orrs	r3, r2
 800c2e2:	d006      	beq.n	800c2f2 <__ieee754_sqrt+0x116>
 800c2e4:	1c4c      	adds	r4, r1, #1
 800c2e6:	bf13      	iteet	ne
 800c2e8:	3101      	addne	r1, #1
 800c2ea:	3001      	addeq	r0, #1
 800c2ec:	4639      	moveq	r1, r7
 800c2ee:	f021 0101 	bicne.w	r1, r1, #1
 800c2f2:	1043      	asrs	r3, r0, #1
 800c2f4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c2f8:	0849      	lsrs	r1, r1, #1
 800c2fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c2fe:	07c2      	lsls	r2, r0, #31
 800c300:	bf48      	it	mi
 800c302:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800c306:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800c30a:	460c      	mov	r4, r1
 800c30c:	463d      	mov	r5, r7
 800c30e:	e77f      	b.n	800c210 <__ieee754_sqrt+0x34>
 800c310:	0ada      	lsrs	r2, r3, #11
 800c312:	3815      	subs	r0, #21
 800c314:	055b      	lsls	r3, r3, #21
 800c316:	2a00      	cmp	r2, #0
 800c318:	d0fa      	beq.n	800c310 <__ieee754_sqrt+0x134>
 800c31a:	02d7      	lsls	r7, r2, #11
 800c31c:	d50a      	bpl.n	800c334 <__ieee754_sqrt+0x158>
 800c31e:	f1c1 0420 	rsb	r4, r1, #32
 800c322:	fa23 f404 	lsr.w	r4, r3, r4
 800c326:	1e4d      	subs	r5, r1, #1
 800c328:	408b      	lsls	r3, r1
 800c32a:	4322      	orrs	r2, r4
 800c32c:	1b41      	subs	r1, r0, r5
 800c32e:	e788      	b.n	800c242 <__ieee754_sqrt+0x66>
 800c330:	4608      	mov	r0, r1
 800c332:	e7f0      	b.n	800c316 <__ieee754_sqrt+0x13a>
 800c334:	0052      	lsls	r2, r2, #1
 800c336:	3101      	adds	r1, #1
 800c338:	e7ef      	b.n	800c31a <__ieee754_sqrt+0x13e>
 800c33a:	46e0      	mov	r8, ip
 800c33c:	e7be      	b.n	800c2bc <__ieee754_sqrt+0xe0>
 800c33e:	bf00      	nop
 800c340:	7ff00000 	.word	0x7ff00000

0800c344 <__ieee754_logf>:
 800c344:	ee10 3a10 	vmov	r3, s0
 800c348:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800c34c:	d106      	bne.n	800c35c <__ieee754_logf+0x18>
 800c34e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800c4e4 <__ieee754_logf+0x1a0>
 800c352:	eddf 7a65 	vldr	s15, [pc, #404]	; 800c4e8 <__ieee754_logf+0x1a4>
 800c356:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800c35a:	4770      	bx	lr
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	da02      	bge.n	800c366 <__ieee754_logf+0x22>
 800c360:	ee30 7a40 	vsub.f32	s14, s0, s0
 800c364:	e7f5      	b.n	800c352 <__ieee754_logf+0xe>
 800c366:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c36a:	db02      	blt.n	800c372 <__ieee754_logf+0x2e>
 800c36c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c370:	4770      	bx	lr
 800c372:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c376:	bfb8      	it	lt
 800c378:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 800c4ec <__ieee754_logf+0x1a8>
 800c37c:	485c      	ldr	r0, [pc, #368]	; (800c4f0 <__ieee754_logf+0x1ac>)
 800c37e:	bfbe      	ittt	lt
 800c380:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800c384:	f06f 0118 	mvnlt.w	r1, #24
 800c388:	ee17 3a90 	vmovlt	r3, s15
 800c38c:	ea4f 52e3 	mov.w	r2, r3, asr #23
 800c390:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c394:	4418      	add	r0, r3
 800c396:	bfa8      	it	ge
 800c398:	2100      	movge	r1, #0
 800c39a:	3a7f      	subs	r2, #127	; 0x7f
 800c39c:	440a      	add	r2, r1
 800c39e:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 800c3a2:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 800c3a6:	4319      	orrs	r1, r3
 800c3a8:	ee00 1a10 	vmov	s0, r1
 800c3ac:	4951      	ldr	r1, [pc, #324]	; (800c4f4 <__ieee754_logf+0x1b0>)
 800c3ae:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 800c3b2:	f103 000f 	add.w	r0, r3, #15
 800c3b6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c3ba:	4001      	ands	r1, r0
 800c3bc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c3c0:	bb89      	cbnz	r1, 800c426 <__ieee754_logf+0xe2>
 800c3c2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800c3c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3ca:	d10f      	bne.n	800c3ec <__ieee754_logf+0xa8>
 800c3cc:	2a00      	cmp	r2, #0
 800c3ce:	f000 8085 	beq.w	800c4dc <__ieee754_logf+0x198>
 800c3d2:	ee07 2a90 	vmov	s15, r2
 800c3d6:	ed9f 0a48 	vldr	s0, [pc, #288]	; 800c4f8 <__ieee754_logf+0x1b4>
 800c3da:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800c4fc <__ieee754_logf+0x1b8>
 800c3de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c3e2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c3e6:	eea7 0a87 	vfma.f32	s0, s15, s14
 800c3ea:	4770      	bx	lr
 800c3ec:	eddf 6a44 	vldr	s13, [pc, #272]	; 800c500 <__ieee754_logf+0x1bc>
 800c3f0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c3f4:	eee0 7a66 	vfms.f32	s15, s0, s13
 800c3f8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c3fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c400:	b912      	cbnz	r2, 800c408 <__ieee754_logf+0xc4>
 800c402:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c406:	4770      	bx	lr
 800c408:	ee07 2a90 	vmov	s15, r2
 800c40c:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800c4f8 <__ieee754_logf+0x1b4>
 800c410:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c414:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800c418:	ee37 0a40 	vsub.f32	s0, s14, s0
 800c41c:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800c4fc <__ieee754_logf+0x1b8>
 800c420:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800c424:	4770      	bx	lr
 800c426:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800c42a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800c42e:	eddf 5a35 	vldr	s11, [pc, #212]	; 800c504 <__ieee754_logf+0x1c0>
 800c432:	eddf 4a35 	vldr	s9, [pc, #212]	; 800c508 <__ieee754_logf+0x1c4>
 800c436:	4935      	ldr	r1, [pc, #212]	; (800c50c <__ieee754_logf+0x1c8>)
 800c438:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800c43c:	4419      	add	r1, r3
 800c43e:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 800c442:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800c446:	430b      	orrs	r3, r1
 800c448:	2b00      	cmp	r3, #0
 800c44a:	ee07 2a90 	vmov	s15, r2
 800c44e:	ee26 5a06 	vmul.f32	s10, s12, s12
 800c452:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c456:	ee25 7a05 	vmul.f32	s14, s10, s10
 800c45a:	eddf 7a2d 	vldr	s15, [pc, #180]	; 800c510 <__ieee754_logf+0x1cc>
 800c45e:	eee7 7a25 	vfma.f32	s15, s14, s11
 800c462:	eddf 5a2c 	vldr	s11, [pc, #176]	; 800c514 <__ieee754_logf+0x1d0>
 800c466:	eee7 5a87 	vfma.f32	s11, s15, s14
 800c46a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800c518 <__ieee754_logf+0x1d4>
 800c46e:	eee7 7a24 	vfma.f32	s15, s14, s9
 800c472:	eddf 4a2a 	vldr	s9, [pc, #168]	; 800c51c <__ieee754_logf+0x1d8>
 800c476:	eee7 4a87 	vfma.f32	s9, s15, s14
 800c47a:	eddf 7a29 	vldr	s15, [pc, #164]	; 800c520 <__ieee754_logf+0x1dc>
 800c47e:	eee4 7a87 	vfma.f32	s15, s9, s14
 800c482:	ee67 7a85 	vmul.f32	s15, s15, s10
 800c486:	eee5 7a87 	vfma.f32	s15, s11, s14
 800c48a:	dd1c      	ble.n	800c4c6 <__ieee754_logf+0x182>
 800c48c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c490:	ee20 7a07 	vmul.f32	s14, s0, s14
 800c494:	ee27 7a00 	vmul.f32	s14, s14, s0
 800c498:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c49c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800c4a0:	b922      	cbnz	r2, 800c4ac <__ieee754_logf+0x168>
 800c4a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c4a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c4aa:	4770      	bx	lr
 800c4ac:	ed9f 6a12 	vldr	s12, [pc, #72]	; 800c4f8 <__ieee754_logf+0x1b4>
 800c4b0:	eee6 7a86 	vfma.f32	s15, s13, s12
 800c4b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c4b8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c4bc:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800c4fc <__ieee754_logf+0x1b8>
 800c4c0:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800c4c4:	4770      	bx	lr
 800c4c6:	ee70 7a67 	vsub.f32	s15, s0, s15
 800c4ca:	ee67 7a86 	vmul.f32	s15, s15, s12
 800c4ce:	2a00      	cmp	r2, #0
 800c4d0:	d0e9      	beq.n	800c4a6 <__ieee754_logf+0x162>
 800c4d2:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800c4f8 <__ieee754_logf+0x1b4>
 800c4d6:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800c4da:	e7ed      	b.n	800c4b8 <__ieee754_logf+0x174>
 800c4dc:	ed9f 0a02 	vldr	s0, [pc, #8]	; 800c4e8 <__ieee754_logf+0x1a4>
 800c4e0:	4770      	bx	lr
 800c4e2:	bf00      	nop
 800c4e4:	cc000000 	.word	0xcc000000
 800c4e8:	00000000 	.word	0x00000000
 800c4ec:	4c000000 	.word	0x4c000000
 800c4f0:	004afb20 	.word	0x004afb20
 800c4f4:	007ffff0 	.word	0x007ffff0
 800c4f8:	3717f7d1 	.word	0x3717f7d1
 800c4fc:	3f317180 	.word	0x3f317180
 800c500:	3eaaaaab 	.word	0x3eaaaaab
 800c504:	3e1cd04f 	.word	0x3e1cd04f
 800c508:	3e178897 	.word	0x3e178897
 800c50c:	ffcf5c30 	.word	0xffcf5c30
 800c510:	3e638e29 	.word	0x3e638e29
 800c514:	3ecccccd 	.word	0x3ecccccd
 800c518:	3e3a3325 	.word	0x3e3a3325
 800c51c:	3e924925 	.word	0x3e924925
 800c520:	3f2aaaab 	.word	0x3f2aaaab

0800c524 <__ieee754_sqrtf>:
 800c524:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c528:	4770      	bx	lr
 800c52a:	0000      	movs	r0, r0
 800c52c:	0000      	movs	r0, r0
	...

0800c530 <__kernel_cos>:
 800c530:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c534:	ec57 6b10 	vmov	r6, r7, d0
 800c538:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c53c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800c540:	ed8d 1b00 	vstr	d1, [sp]
 800c544:	da07      	bge.n	800c556 <__kernel_cos+0x26>
 800c546:	ee10 0a10 	vmov	r0, s0
 800c54a:	4639      	mov	r1, r7
 800c54c:	f7f4 fb04 	bl	8000b58 <__aeabi_d2iz>
 800c550:	2800      	cmp	r0, #0
 800c552:	f000 8088 	beq.w	800c666 <__kernel_cos+0x136>
 800c556:	4632      	mov	r2, r6
 800c558:	463b      	mov	r3, r7
 800c55a:	4630      	mov	r0, r6
 800c55c:	4639      	mov	r1, r7
 800c55e:	f7f4 f84b 	bl	80005f8 <__aeabi_dmul>
 800c562:	4b51      	ldr	r3, [pc, #324]	; (800c6a8 <__kernel_cos+0x178>)
 800c564:	2200      	movs	r2, #0
 800c566:	4604      	mov	r4, r0
 800c568:	460d      	mov	r5, r1
 800c56a:	f7f4 f845 	bl	80005f8 <__aeabi_dmul>
 800c56e:	a340      	add	r3, pc, #256	; (adr r3, 800c670 <__kernel_cos+0x140>)
 800c570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c574:	4682      	mov	sl, r0
 800c576:	468b      	mov	fp, r1
 800c578:	4620      	mov	r0, r4
 800c57a:	4629      	mov	r1, r5
 800c57c:	f7f4 f83c 	bl	80005f8 <__aeabi_dmul>
 800c580:	a33d      	add	r3, pc, #244	; (adr r3, 800c678 <__kernel_cos+0x148>)
 800c582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c586:	f7f3 fe81 	bl	800028c <__adddf3>
 800c58a:	4622      	mov	r2, r4
 800c58c:	462b      	mov	r3, r5
 800c58e:	f7f4 f833 	bl	80005f8 <__aeabi_dmul>
 800c592:	a33b      	add	r3, pc, #236	; (adr r3, 800c680 <__kernel_cos+0x150>)
 800c594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c598:	f7f3 fe76 	bl	8000288 <__aeabi_dsub>
 800c59c:	4622      	mov	r2, r4
 800c59e:	462b      	mov	r3, r5
 800c5a0:	f7f4 f82a 	bl	80005f8 <__aeabi_dmul>
 800c5a4:	a338      	add	r3, pc, #224	; (adr r3, 800c688 <__kernel_cos+0x158>)
 800c5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5aa:	f7f3 fe6f 	bl	800028c <__adddf3>
 800c5ae:	4622      	mov	r2, r4
 800c5b0:	462b      	mov	r3, r5
 800c5b2:	f7f4 f821 	bl	80005f8 <__aeabi_dmul>
 800c5b6:	a336      	add	r3, pc, #216	; (adr r3, 800c690 <__kernel_cos+0x160>)
 800c5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5bc:	f7f3 fe64 	bl	8000288 <__aeabi_dsub>
 800c5c0:	4622      	mov	r2, r4
 800c5c2:	462b      	mov	r3, r5
 800c5c4:	f7f4 f818 	bl	80005f8 <__aeabi_dmul>
 800c5c8:	a333      	add	r3, pc, #204	; (adr r3, 800c698 <__kernel_cos+0x168>)
 800c5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ce:	f7f3 fe5d 	bl	800028c <__adddf3>
 800c5d2:	4622      	mov	r2, r4
 800c5d4:	462b      	mov	r3, r5
 800c5d6:	f7f4 f80f 	bl	80005f8 <__aeabi_dmul>
 800c5da:	4622      	mov	r2, r4
 800c5dc:	462b      	mov	r3, r5
 800c5de:	f7f4 f80b 	bl	80005f8 <__aeabi_dmul>
 800c5e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5e6:	4604      	mov	r4, r0
 800c5e8:	460d      	mov	r5, r1
 800c5ea:	4630      	mov	r0, r6
 800c5ec:	4639      	mov	r1, r7
 800c5ee:	f7f4 f803 	bl	80005f8 <__aeabi_dmul>
 800c5f2:	460b      	mov	r3, r1
 800c5f4:	4602      	mov	r2, r0
 800c5f6:	4629      	mov	r1, r5
 800c5f8:	4620      	mov	r0, r4
 800c5fa:	f7f3 fe45 	bl	8000288 <__aeabi_dsub>
 800c5fe:	4b2b      	ldr	r3, [pc, #172]	; (800c6ac <__kernel_cos+0x17c>)
 800c600:	4598      	cmp	r8, r3
 800c602:	4606      	mov	r6, r0
 800c604:	460f      	mov	r7, r1
 800c606:	dc10      	bgt.n	800c62a <__kernel_cos+0xfa>
 800c608:	4602      	mov	r2, r0
 800c60a:	460b      	mov	r3, r1
 800c60c:	4650      	mov	r0, sl
 800c60e:	4659      	mov	r1, fp
 800c610:	f7f3 fe3a 	bl	8000288 <__aeabi_dsub>
 800c614:	460b      	mov	r3, r1
 800c616:	4926      	ldr	r1, [pc, #152]	; (800c6b0 <__kernel_cos+0x180>)
 800c618:	4602      	mov	r2, r0
 800c61a:	2000      	movs	r0, #0
 800c61c:	f7f3 fe34 	bl	8000288 <__aeabi_dsub>
 800c620:	ec41 0b10 	vmov	d0, r0, r1
 800c624:	b003      	add	sp, #12
 800c626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c62a:	4b22      	ldr	r3, [pc, #136]	; (800c6b4 <__kernel_cos+0x184>)
 800c62c:	4920      	ldr	r1, [pc, #128]	; (800c6b0 <__kernel_cos+0x180>)
 800c62e:	4598      	cmp	r8, r3
 800c630:	bfcc      	ite	gt
 800c632:	4d21      	ldrgt	r5, [pc, #132]	; (800c6b8 <__kernel_cos+0x188>)
 800c634:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800c638:	2400      	movs	r4, #0
 800c63a:	4622      	mov	r2, r4
 800c63c:	462b      	mov	r3, r5
 800c63e:	2000      	movs	r0, #0
 800c640:	f7f3 fe22 	bl	8000288 <__aeabi_dsub>
 800c644:	4622      	mov	r2, r4
 800c646:	4680      	mov	r8, r0
 800c648:	4689      	mov	r9, r1
 800c64a:	462b      	mov	r3, r5
 800c64c:	4650      	mov	r0, sl
 800c64e:	4659      	mov	r1, fp
 800c650:	f7f3 fe1a 	bl	8000288 <__aeabi_dsub>
 800c654:	4632      	mov	r2, r6
 800c656:	463b      	mov	r3, r7
 800c658:	f7f3 fe16 	bl	8000288 <__aeabi_dsub>
 800c65c:	4602      	mov	r2, r0
 800c65e:	460b      	mov	r3, r1
 800c660:	4640      	mov	r0, r8
 800c662:	4649      	mov	r1, r9
 800c664:	e7da      	b.n	800c61c <__kernel_cos+0xec>
 800c666:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800c6a0 <__kernel_cos+0x170>
 800c66a:	e7db      	b.n	800c624 <__kernel_cos+0xf4>
 800c66c:	f3af 8000 	nop.w
 800c670:	be8838d4 	.word	0xbe8838d4
 800c674:	bda8fae9 	.word	0xbda8fae9
 800c678:	bdb4b1c4 	.word	0xbdb4b1c4
 800c67c:	3e21ee9e 	.word	0x3e21ee9e
 800c680:	809c52ad 	.word	0x809c52ad
 800c684:	3e927e4f 	.word	0x3e927e4f
 800c688:	19cb1590 	.word	0x19cb1590
 800c68c:	3efa01a0 	.word	0x3efa01a0
 800c690:	16c15177 	.word	0x16c15177
 800c694:	3f56c16c 	.word	0x3f56c16c
 800c698:	5555554c 	.word	0x5555554c
 800c69c:	3fa55555 	.word	0x3fa55555
 800c6a0:	00000000 	.word	0x00000000
 800c6a4:	3ff00000 	.word	0x3ff00000
 800c6a8:	3fe00000 	.word	0x3fe00000
 800c6ac:	3fd33332 	.word	0x3fd33332
 800c6b0:	3ff00000 	.word	0x3ff00000
 800c6b4:	3fe90000 	.word	0x3fe90000
 800c6b8:	3fd20000 	.word	0x3fd20000
 800c6bc:	00000000 	.word	0x00000000

0800c6c0 <__kernel_rem_pio2>:
 800c6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6c4:	ed2d 8b02 	vpush	{d8}
 800c6c8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c6cc:	f112 0f14 	cmn.w	r2, #20
 800c6d0:	9308      	str	r3, [sp, #32]
 800c6d2:	9101      	str	r1, [sp, #4]
 800c6d4:	4bc6      	ldr	r3, [pc, #792]	; (800c9f0 <__kernel_rem_pio2+0x330>)
 800c6d6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800c6d8:	9009      	str	r0, [sp, #36]	; 0x24
 800c6da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c6de:	9304      	str	r3, [sp, #16]
 800c6e0:	9b08      	ldr	r3, [sp, #32]
 800c6e2:	f103 33ff 	add.w	r3, r3, #4294967295
 800c6e6:	bfa8      	it	ge
 800c6e8:	1ed4      	subge	r4, r2, #3
 800c6ea:	9306      	str	r3, [sp, #24]
 800c6ec:	bfb2      	itee	lt
 800c6ee:	2400      	movlt	r4, #0
 800c6f0:	2318      	movge	r3, #24
 800c6f2:	fb94 f4f3 	sdivge	r4, r4, r3
 800c6f6:	f06f 0317 	mvn.w	r3, #23
 800c6fa:	fb04 3303 	mla	r3, r4, r3, r3
 800c6fe:	eb03 0a02 	add.w	sl, r3, r2
 800c702:	9b04      	ldr	r3, [sp, #16]
 800c704:	9a06      	ldr	r2, [sp, #24]
 800c706:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800c9e0 <__kernel_rem_pio2+0x320>
 800c70a:	eb03 0802 	add.w	r8, r3, r2
 800c70e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c710:	1aa7      	subs	r7, r4, r2
 800c712:	ae20      	add	r6, sp, #128	; 0x80
 800c714:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c718:	2500      	movs	r5, #0
 800c71a:	4545      	cmp	r5, r8
 800c71c:	dd18      	ble.n	800c750 <__kernel_rem_pio2+0x90>
 800c71e:	9b08      	ldr	r3, [sp, #32]
 800c720:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800c724:	aa20      	add	r2, sp, #128	; 0x80
 800c726:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800c9e0 <__kernel_rem_pio2+0x320>
 800c72a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c72e:	f1c3 0301 	rsb	r3, r3, #1
 800c732:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800c736:	9307      	str	r3, [sp, #28]
 800c738:	9b07      	ldr	r3, [sp, #28]
 800c73a:	9a04      	ldr	r2, [sp, #16]
 800c73c:	4443      	add	r3, r8
 800c73e:	429a      	cmp	r2, r3
 800c740:	db2f      	blt.n	800c7a2 <__kernel_rem_pio2+0xe2>
 800c742:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c746:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c74a:	462f      	mov	r7, r5
 800c74c:	2600      	movs	r6, #0
 800c74e:	e01b      	b.n	800c788 <__kernel_rem_pio2+0xc8>
 800c750:	42ef      	cmn	r7, r5
 800c752:	d407      	bmi.n	800c764 <__kernel_rem_pio2+0xa4>
 800c754:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c758:	f7f3 fee4 	bl	8000524 <__aeabi_i2d>
 800c75c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c760:	3501      	adds	r5, #1
 800c762:	e7da      	b.n	800c71a <__kernel_rem_pio2+0x5a>
 800c764:	ec51 0b18 	vmov	r0, r1, d8
 800c768:	e7f8      	b.n	800c75c <__kernel_rem_pio2+0x9c>
 800c76a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c76e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c772:	f7f3 ff41 	bl	80005f8 <__aeabi_dmul>
 800c776:	4602      	mov	r2, r0
 800c778:	460b      	mov	r3, r1
 800c77a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c77e:	f7f3 fd85 	bl	800028c <__adddf3>
 800c782:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c786:	3601      	adds	r6, #1
 800c788:	9b06      	ldr	r3, [sp, #24]
 800c78a:	429e      	cmp	r6, r3
 800c78c:	f1a7 0708 	sub.w	r7, r7, #8
 800c790:	ddeb      	ble.n	800c76a <__kernel_rem_pio2+0xaa>
 800c792:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c796:	3508      	adds	r5, #8
 800c798:	ecab 7b02 	vstmia	fp!, {d7}
 800c79c:	f108 0801 	add.w	r8, r8, #1
 800c7a0:	e7ca      	b.n	800c738 <__kernel_rem_pio2+0x78>
 800c7a2:	9b04      	ldr	r3, [sp, #16]
 800c7a4:	aa0c      	add	r2, sp, #48	; 0x30
 800c7a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c7aa:	930b      	str	r3, [sp, #44]	; 0x2c
 800c7ac:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c7ae:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c7b2:	9c04      	ldr	r4, [sp, #16]
 800c7b4:	930a      	str	r3, [sp, #40]	; 0x28
 800c7b6:	ab98      	add	r3, sp, #608	; 0x260
 800c7b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c7bc:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c7c0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800c7c4:	f8cd b008 	str.w	fp, [sp, #8]
 800c7c8:	4625      	mov	r5, r4
 800c7ca:	2d00      	cmp	r5, #0
 800c7cc:	dc78      	bgt.n	800c8c0 <__kernel_rem_pio2+0x200>
 800c7ce:	ec47 6b10 	vmov	d0, r6, r7
 800c7d2:	4650      	mov	r0, sl
 800c7d4:	f000 fc9c 	bl	800d110 <scalbn>
 800c7d8:	ec57 6b10 	vmov	r6, r7, d0
 800c7dc:	2200      	movs	r2, #0
 800c7de:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c7e2:	ee10 0a10 	vmov	r0, s0
 800c7e6:	4639      	mov	r1, r7
 800c7e8:	f7f3 ff06 	bl	80005f8 <__aeabi_dmul>
 800c7ec:	ec41 0b10 	vmov	d0, r0, r1
 800c7f0:	f000 fb7a 	bl	800cee8 <floor>
 800c7f4:	4b7f      	ldr	r3, [pc, #508]	; (800c9f4 <__kernel_rem_pio2+0x334>)
 800c7f6:	ec51 0b10 	vmov	r0, r1, d0
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	f7f3 fefc 	bl	80005f8 <__aeabi_dmul>
 800c800:	4602      	mov	r2, r0
 800c802:	460b      	mov	r3, r1
 800c804:	4630      	mov	r0, r6
 800c806:	4639      	mov	r1, r7
 800c808:	f7f3 fd3e 	bl	8000288 <__aeabi_dsub>
 800c80c:	460f      	mov	r7, r1
 800c80e:	4606      	mov	r6, r0
 800c810:	f7f4 f9a2 	bl	8000b58 <__aeabi_d2iz>
 800c814:	9007      	str	r0, [sp, #28]
 800c816:	f7f3 fe85 	bl	8000524 <__aeabi_i2d>
 800c81a:	4602      	mov	r2, r0
 800c81c:	460b      	mov	r3, r1
 800c81e:	4630      	mov	r0, r6
 800c820:	4639      	mov	r1, r7
 800c822:	f7f3 fd31 	bl	8000288 <__aeabi_dsub>
 800c826:	f1ba 0f00 	cmp.w	sl, #0
 800c82a:	4606      	mov	r6, r0
 800c82c:	460f      	mov	r7, r1
 800c82e:	dd70      	ble.n	800c912 <__kernel_rem_pio2+0x252>
 800c830:	1e62      	subs	r2, r4, #1
 800c832:	ab0c      	add	r3, sp, #48	; 0x30
 800c834:	9d07      	ldr	r5, [sp, #28]
 800c836:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c83a:	f1ca 0118 	rsb	r1, sl, #24
 800c83e:	fa40 f301 	asr.w	r3, r0, r1
 800c842:	441d      	add	r5, r3
 800c844:	408b      	lsls	r3, r1
 800c846:	1ac0      	subs	r0, r0, r3
 800c848:	ab0c      	add	r3, sp, #48	; 0x30
 800c84a:	9507      	str	r5, [sp, #28]
 800c84c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c850:	f1ca 0317 	rsb	r3, sl, #23
 800c854:	fa40 f303 	asr.w	r3, r0, r3
 800c858:	9302      	str	r3, [sp, #8]
 800c85a:	9b02      	ldr	r3, [sp, #8]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	dd66      	ble.n	800c92e <__kernel_rem_pio2+0x26e>
 800c860:	9b07      	ldr	r3, [sp, #28]
 800c862:	2200      	movs	r2, #0
 800c864:	3301      	adds	r3, #1
 800c866:	9307      	str	r3, [sp, #28]
 800c868:	4615      	mov	r5, r2
 800c86a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c86e:	4294      	cmp	r4, r2
 800c870:	f300 8099 	bgt.w	800c9a6 <__kernel_rem_pio2+0x2e6>
 800c874:	f1ba 0f00 	cmp.w	sl, #0
 800c878:	dd07      	ble.n	800c88a <__kernel_rem_pio2+0x1ca>
 800c87a:	f1ba 0f01 	cmp.w	sl, #1
 800c87e:	f000 80a5 	beq.w	800c9cc <__kernel_rem_pio2+0x30c>
 800c882:	f1ba 0f02 	cmp.w	sl, #2
 800c886:	f000 80c1 	beq.w	800ca0c <__kernel_rem_pio2+0x34c>
 800c88a:	9b02      	ldr	r3, [sp, #8]
 800c88c:	2b02      	cmp	r3, #2
 800c88e:	d14e      	bne.n	800c92e <__kernel_rem_pio2+0x26e>
 800c890:	4632      	mov	r2, r6
 800c892:	463b      	mov	r3, r7
 800c894:	4958      	ldr	r1, [pc, #352]	; (800c9f8 <__kernel_rem_pio2+0x338>)
 800c896:	2000      	movs	r0, #0
 800c898:	f7f3 fcf6 	bl	8000288 <__aeabi_dsub>
 800c89c:	4606      	mov	r6, r0
 800c89e:	460f      	mov	r7, r1
 800c8a0:	2d00      	cmp	r5, #0
 800c8a2:	d044      	beq.n	800c92e <__kernel_rem_pio2+0x26e>
 800c8a4:	4650      	mov	r0, sl
 800c8a6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800c9e8 <__kernel_rem_pio2+0x328>
 800c8aa:	f000 fc31 	bl	800d110 <scalbn>
 800c8ae:	4630      	mov	r0, r6
 800c8b0:	4639      	mov	r1, r7
 800c8b2:	ec53 2b10 	vmov	r2, r3, d0
 800c8b6:	f7f3 fce7 	bl	8000288 <__aeabi_dsub>
 800c8ba:	4606      	mov	r6, r0
 800c8bc:	460f      	mov	r7, r1
 800c8be:	e036      	b.n	800c92e <__kernel_rem_pio2+0x26e>
 800c8c0:	4b4e      	ldr	r3, [pc, #312]	; (800c9fc <__kernel_rem_pio2+0x33c>)
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	4630      	mov	r0, r6
 800c8c6:	4639      	mov	r1, r7
 800c8c8:	f7f3 fe96 	bl	80005f8 <__aeabi_dmul>
 800c8cc:	f7f4 f944 	bl	8000b58 <__aeabi_d2iz>
 800c8d0:	f7f3 fe28 	bl	8000524 <__aeabi_i2d>
 800c8d4:	4b4a      	ldr	r3, [pc, #296]	; (800ca00 <__kernel_rem_pio2+0x340>)
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	4680      	mov	r8, r0
 800c8da:	4689      	mov	r9, r1
 800c8dc:	f7f3 fe8c 	bl	80005f8 <__aeabi_dmul>
 800c8e0:	4602      	mov	r2, r0
 800c8e2:	460b      	mov	r3, r1
 800c8e4:	4630      	mov	r0, r6
 800c8e6:	4639      	mov	r1, r7
 800c8e8:	f7f3 fcce 	bl	8000288 <__aeabi_dsub>
 800c8ec:	f7f4 f934 	bl	8000b58 <__aeabi_d2iz>
 800c8f0:	9b02      	ldr	r3, [sp, #8]
 800c8f2:	f843 0b04 	str.w	r0, [r3], #4
 800c8f6:	3d01      	subs	r5, #1
 800c8f8:	9302      	str	r3, [sp, #8]
 800c8fa:	ab70      	add	r3, sp, #448	; 0x1c0
 800c8fc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c904:	4640      	mov	r0, r8
 800c906:	4649      	mov	r1, r9
 800c908:	f7f3 fcc0 	bl	800028c <__adddf3>
 800c90c:	4606      	mov	r6, r0
 800c90e:	460f      	mov	r7, r1
 800c910:	e75b      	b.n	800c7ca <__kernel_rem_pio2+0x10a>
 800c912:	d105      	bne.n	800c920 <__kernel_rem_pio2+0x260>
 800c914:	1e63      	subs	r3, r4, #1
 800c916:	aa0c      	add	r2, sp, #48	; 0x30
 800c918:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c91c:	15c3      	asrs	r3, r0, #23
 800c91e:	e79b      	b.n	800c858 <__kernel_rem_pio2+0x198>
 800c920:	4b38      	ldr	r3, [pc, #224]	; (800ca04 <__kernel_rem_pio2+0x344>)
 800c922:	2200      	movs	r2, #0
 800c924:	f7f4 f8ee 	bl	8000b04 <__aeabi_dcmpge>
 800c928:	2800      	cmp	r0, #0
 800c92a:	d139      	bne.n	800c9a0 <__kernel_rem_pio2+0x2e0>
 800c92c:	9002      	str	r0, [sp, #8]
 800c92e:	2200      	movs	r2, #0
 800c930:	2300      	movs	r3, #0
 800c932:	4630      	mov	r0, r6
 800c934:	4639      	mov	r1, r7
 800c936:	f7f4 f8c7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c93a:	2800      	cmp	r0, #0
 800c93c:	f000 80b4 	beq.w	800caa8 <__kernel_rem_pio2+0x3e8>
 800c940:	f104 3bff 	add.w	fp, r4, #4294967295
 800c944:	465b      	mov	r3, fp
 800c946:	2200      	movs	r2, #0
 800c948:	9904      	ldr	r1, [sp, #16]
 800c94a:	428b      	cmp	r3, r1
 800c94c:	da65      	bge.n	800ca1a <__kernel_rem_pio2+0x35a>
 800c94e:	2a00      	cmp	r2, #0
 800c950:	d07b      	beq.n	800ca4a <__kernel_rem_pio2+0x38a>
 800c952:	ab0c      	add	r3, sp, #48	; 0x30
 800c954:	f1aa 0a18 	sub.w	sl, sl, #24
 800c958:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	f000 80a0 	beq.w	800caa2 <__kernel_rem_pio2+0x3e2>
 800c962:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800c9e8 <__kernel_rem_pio2+0x328>
 800c966:	4650      	mov	r0, sl
 800c968:	f000 fbd2 	bl	800d110 <scalbn>
 800c96c:	4f23      	ldr	r7, [pc, #140]	; (800c9fc <__kernel_rem_pio2+0x33c>)
 800c96e:	ec55 4b10 	vmov	r4, r5, d0
 800c972:	46d8      	mov	r8, fp
 800c974:	2600      	movs	r6, #0
 800c976:	f1b8 0f00 	cmp.w	r8, #0
 800c97a:	f280 80cf 	bge.w	800cb1c <__kernel_rem_pio2+0x45c>
 800c97e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800c9e0 <__kernel_rem_pio2+0x320>
 800c982:	465f      	mov	r7, fp
 800c984:	f04f 0800 	mov.w	r8, #0
 800c988:	2f00      	cmp	r7, #0
 800c98a:	f2c0 80fd 	blt.w	800cb88 <__kernel_rem_pio2+0x4c8>
 800c98e:	ab70      	add	r3, sp, #448	; 0x1c0
 800c990:	f8df a074 	ldr.w	sl, [pc, #116]	; 800ca08 <__kernel_rem_pio2+0x348>
 800c994:	ec55 4b18 	vmov	r4, r5, d8
 800c998:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800c99c:	2600      	movs	r6, #0
 800c99e:	e0e5      	b.n	800cb6c <__kernel_rem_pio2+0x4ac>
 800c9a0:	2302      	movs	r3, #2
 800c9a2:	9302      	str	r3, [sp, #8]
 800c9a4:	e75c      	b.n	800c860 <__kernel_rem_pio2+0x1a0>
 800c9a6:	f8db 3000 	ldr.w	r3, [fp]
 800c9aa:	b955      	cbnz	r5, 800c9c2 <__kernel_rem_pio2+0x302>
 800c9ac:	b123      	cbz	r3, 800c9b8 <__kernel_rem_pio2+0x2f8>
 800c9ae:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c9b2:	f8cb 3000 	str.w	r3, [fp]
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	3201      	adds	r2, #1
 800c9ba:	f10b 0b04 	add.w	fp, fp, #4
 800c9be:	461d      	mov	r5, r3
 800c9c0:	e755      	b.n	800c86e <__kernel_rem_pio2+0x1ae>
 800c9c2:	1acb      	subs	r3, r1, r3
 800c9c4:	f8cb 3000 	str.w	r3, [fp]
 800c9c8:	462b      	mov	r3, r5
 800c9ca:	e7f5      	b.n	800c9b8 <__kernel_rem_pio2+0x2f8>
 800c9cc:	1e62      	subs	r2, r4, #1
 800c9ce:	ab0c      	add	r3, sp, #48	; 0x30
 800c9d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9d4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c9d8:	a90c      	add	r1, sp, #48	; 0x30
 800c9da:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c9de:	e754      	b.n	800c88a <__kernel_rem_pio2+0x1ca>
	...
 800c9ec:	3ff00000 	.word	0x3ff00000
 800c9f0:	08034660 	.word	0x08034660
 800c9f4:	40200000 	.word	0x40200000
 800c9f8:	3ff00000 	.word	0x3ff00000
 800c9fc:	3e700000 	.word	0x3e700000
 800ca00:	41700000 	.word	0x41700000
 800ca04:	3fe00000 	.word	0x3fe00000
 800ca08:	08034620 	.word	0x08034620
 800ca0c:	1e62      	subs	r2, r4, #1
 800ca0e:	ab0c      	add	r3, sp, #48	; 0x30
 800ca10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca14:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ca18:	e7de      	b.n	800c9d8 <__kernel_rem_pio2+0x318>
 800ca1a:	a90c      	add	r1, sp, #48	; 0x30
 800ca1c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ca20:	3b01      	subs	r3, #1
 800ca22:	430a      	orrs	r2, r1
 800ca24:	e790      	b.n	800c948 <__kernel_rem_pio2+0x288>
 800ca26:	3301      	adds	r3, #1
 800ca28:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800ca2c:	2900      	cmp	r1, #0
 800ca2e:	d0fa      	beq.n	800ca26 <__kernel_rem_pio2+0x366>
 800ca30:	9a08      	ldr	r2, [sp, #32]
 800ca32:	18e3      	adds	r3, r4, r3
 800ca34:	18a6      	adds	r6, r4, r2
 800ca36:	aa20      	add	r2, sp, #128	; 0x80
 800ca38:	1c65      	adds	r5, r4, #1
 800ca3a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800ca3e:	9302      	str	r3, [sp, #8]
 800ca40:	9b02      	ldr	r3, [sp, #8]
 800ca42:	42ab      	cmp	r3, r5
 800ca44:	da04      	bge.n	800ca50 <__kernel_rem_pio2+0x390>
 800ca46:	461c      	mov	r4, r3
 800ca48:	e6b5      	b.n	800c7b6 <__kernel_rem_pio2+0xf6>
 800ca4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	e7eb      	b.n	800ca28 <__kernel_rem_pio2+0x368>
 800ca50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ca56:	f7f3 fd65 	bl	8000524 <__aeabi_i2d>
 800ca5a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ca5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca60:	46b3      	mov	fp, r6
 800ca62:	461c      	mov	r4, r3
 800ca64:	2700      	movs	r7, #0
 800ca66:	f04f 0800 	mov.w	r8, #0
 800ca6a:	f04f 0900 	mov.w	r9, #0
 800ca6e:	9b06      	ldr	r3, [sp, #24]
 800ca70:	429f      	cmp	r7, r3
 800ca72:	dd06      	ble.n	800ca82 <__kernel_rem_pio2+0x3c2>
 800ca74:	ab70      	add	r3, sp, #448	; 0x1c0
 800ca76:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ca7a:	e9c3 8900 	strd	r8, r9, [r3]
 800ca7e:	3501      	adds	r5, #1
 800ca80:	e7de      	b.n	800ca40 <__kernel_rem_pio2+0x380>
 800ca82:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800ca86:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800ca8a:	f7f3 fdb5 	bl	80005f8 <__aeabi_dmul>
 800ca8e:	4602      	mov	r2, r0
 800ca90:	460b      	mov	r3, r1
 800ca92:	4640      	mov	r0, r8
 800ca94:	4649      	mov	r1, r9
 800ca96:	f7f3 fbf9 	bl	800028c <__adddf3>
 800ca9a:	3701      	adds	r7, #1
 800ca9c:	4680      	mov	r8, r0
 800ca9e:	4689      	mov	r9, r1
 800caa0:	e7e5      	b.n	800ca6e <__kernel_rem_pio2+0x3ae>
 800caa2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800caa6:	e754      	b.n	800c952 <__kernel_rem_pio2+0x292>
 800caa8:	ec47 6b10 	vmov	d0, r6, r7
 800caac:	f1ca 0000 	rsb	r0, sl, #0
 800cab0:	f000 fb2e 	bl	800d110 <scalbn>
 800cab4:	ec57 6b10 	vmov	r6, r7, d0
 800cab8:	4b9f      	ldr	r3, [pc, #636]	; (800cd38 <__kernel_rem_pio2+0x678>)
 800caba:	ee10 0a10 	vmov	r0, s0
 800cabe:	2200      	movs	r2, #0
 800cac0:	4639      	mov	r1, r7
 800cac2:	f7f4 f81f 	bl	8000b04 <__aeabi_dcmpge>
 800cac6:	b300      	cbz	r0, 800cb0a <__kernel_rem_pio2+0x44a>
 800cac8:	4b9c      	ldr	r3, [pc, #624]	; (800cd3c <__kernel_rem_pio2+0x67c>)
 800caca:	2200      	movs	r2, #0
 800cacc:	4630      	mov	r0, r6
 800cace:	4639      	mov	r1, r7
 800cad0:	f7f3 fd92 	bl	80005f8 <__aeabi_dmul>
 800cad4:	f7f4 f840 	bl	8000b58 <__aeabi_d2iz>
 800cad8:	4605      	mov	r5, r0
 800cada:	f7f3 fd23 	bl	8000524 <__aeabi_i2d>
 800cade:	4b96      	ldr	r3, [pc, #600]	; (800cd38 <__kernel_rem_pio2+0x678>)
 800cae0:	2200      	movs	r2, #0
 800cae2:	f7f3 fd89 	bl	80005f8 <__aeabi_dmul>
 800cae6:	460b      	mov	r3, r1
 800cae8:	4602      	mov	r2, r0
 800caea:	4639      	mov	r1, r7
 800caec:	4630      	mov	r0, r6
 800caee:	f7f3 fbcb 	bl	8000288 <__aeabi_dsub>
 800caf2:	f7f4 f831 	bl	8000b58 <__aeabi_d2iz>
 800caf6:	f104 0b01 	add.w	fp, r4, #1
 800cafa:	ab0c      	add	r3, sp, #48	; 0x30
 800cafc:	f10a 0a18 	add.w	sl, sl, #24
 800cb00:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800cb04:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800cb08:	e72b      	b.n	800c962 <__kernel_rem_pio2+0x2a2>
 800cb0a:	4630      	mov	r0, r6
 800cb0c:	4639      	mov	r1, r7
 800cb0e:	f7f4 f823 	bl	8000b58 <__aeabi_d2iz>
 800cb12:	ab0c      	add	r3, sp, #48	; 0x30
 800cb14:	46a3      	mov	fp, r4
 800cb16:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800cb1a:	e722      	b.n	800c962 <__kernel_rem_pio2+0x2a2>
 800cb1c:	ab70      	add	r3, sp, #448	; 0x1c0
 800cb1e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800cb22:	ab0c      	add	r3, sp, #48	; 0x30
 800cb24:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800cb28:	f7f3 fcfc 	bl	8000524 <__aeabi_i2d>
 800cb2c:	4622      	mov	r2, r4
 800cb2e:	462b      	mov	r3, r5
 800cb30:	f7f3 fd62 	bl	80005f8 <__aeabi_dmul>
 800cb34:	4632      	mov	r2, r6
 800cb36:	e9c9 0100 	strd	r0, r1, [r9]
 800cb3a:	463b      	mov	r3, r7
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	4629      	mov	r1, r5
 800cb40:	f7f3 fd5a 	bl	80005f8 <__aeabi_dmul>
 800cb44:	f108 38ff 	add.w	r8, r8, #4294967295
 800cb48:	4604      	mov	r4, r0
 800cb4a:	460d      	mov	r5, r1
 800cb4c:	e713      	b.n	800c976 <__kernel_rem_pio2+0x2b6>
 800cb4e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800cb52:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800cb56:	f7f3 fd4f 	bl	80005f8 <__aeabi_dmul>
 800cb5a:	4602      	mov	r2, r0
 800cb5c:	460b      	mov	r3, r1
 800cb5e:	4620      	mov	r0, r4
 800cb60:	4629      	mov	r1, r5
 800cb62:	f7f3 fb93 	bl	800028c <__adddf3>
 800cb66:	3601      	adds	r6, #1
 800cb68:	4604      	mov	r4, r0
 800cb6a:	460d      	mov	r5, r1
 800cb6c:	9b04      	ldr	r3, [sp, #16]
 800cb6e:	429e      	cmp	r6, r3
 800cb70:	dc01      	bgt.n	800cb76 <__kernel_rem_pio2+0x4b6>
 800cb72:	45b0      	cmp	r8, r6
 800cb74:	daeb      	bge.n	800cb4e <__kernel_rem_pio2+0x48e>
 800cb76:	ab48      	add	r3, sp, #288	; 0x120
 800cb78:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800cb7c:	e9c3 4500 	strd	r4, r5, [r3]
 800cb80:	3f01      	subs	r7, #1
 800cb82:	f108 0801 	add.w	r8, r8, #1
 800cb86:	e6ff      	b.n	800c988 <__kernel_rem_pio2+0x2c8>
 800cb88:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800cb8a:	2b02      	cmp	r3, #2
 800cb8c:	dc0b      	bgt.n	800cba6 <__kernel_rem_pio2+0x4e6>
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	dc6e      	bgt.n	800cc70 <__kernel_rem_pio2+0x5b0>
 800cb92:	d045      	beq.n	800cc20 <__kernel_rem_pio2+0x560>
 800cb94:	9b07      	ldr	r3, [sp, #28]
 800cb96:	f003 0007 	and.w	r0, r3, #7
 800cb9a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800cb9e:	ecbd 8b02 	vpop	{d8}
 800cba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cba6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800cba8:	2b03      	cmp	r3, #3
 800cbaa:	d1f3      	bne.n	800cb94 <__kernel_rem_pio2+0x4d4>
 800cbac:	ab48      	add	r3, sp, #288	; 0x120
 800cbae:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800cbb2:	46d0      	mov	r8, sl
 800cbb4:	46d9      	mov	r9, fp
 800cbb6:	f1b9 0f00 	cmp.w	r9, #0
 800cbba:	f1a8 0808 	sub.w	r8, r8, #8
 800cbbe:	dc64      	bgt.n	800cc8a <__kernel_rem_pio2+0x5ca>
 800cbc0:	465c      	mov	r4, fp
 800cbc2:	2c01      	cmp	r4, #1
 800cbc4:	f1aa 0a08 	sub.w	sl, sl, #8
 800cbc8:	dc7e      	bgt.n	800ccc8 <__kernel_rem_pio2+0x608>
 800cbca:	2000      	movs	r0, #0
 800cbcc:	2100      	movs	r1, #0
 800cbce:	f1bb 0f01 	cmp.w	fp, #1
 800cbd2:	f300 8097 	bgt.w	800cd04 <__kernel_rem_pio2+0x644>
 800cbd6:	9b02      	ldr	r3, [sp, #8]
 800cbd8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800cbdc:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	f040 8099 	bne.w	800cd18 <__kernel_rem_pio2+0x658>
 800cbe6:	9b01      	ldr	r3, [sp, #4]
 800cbe8:	e9c3 5600 	strd	r5, r6, [r3]
 800cbec:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800cbf0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800cbf4:	e7ce      	b.n	800cb94 <__kernel_rem_pio2+0x4d4>
 800cbf6:	ab48      	add	r3, sp, #288	; 0x120
 800cbf8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc00:	f7f3 fb44 	bl	800028c <__adddf3>
 800cc04:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cc08:	f1bb 0f00 	cmp.w	fp, #0
 800cc0c:	daf3      	bge.n	800cbf6 <__kernel_rem_pio2+0x536>
 800cc0e:	9b02      	ldr	r3, [sp, #8]
 800cc10:	b113      	cbz	r3, 800cc18 <__kernel_rem_pio2+0x558>
 800cc12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc16:	4619      	mov	r1, r3
 800cc18:	9b01      	ldr	r3, [sp, #4]
 800cc1a:	e9c3 0100 	strd	r0, r1, [r3]
 800cc1e:	e7b9      	b.n	800cb94 <__kernel_rem_pio2+0x4d4>
 800cc20:	2000      	movs	r0, #0
 800cc22:	2100      	movs	r1, #0
 800cc24:	e7f0      	b.n	800cc08 <__kernel_rem_pio2+0x548>
 800cc26:	ab48      	add	r3, sp, #288	; 0x120
 800cc28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc30:	f7f3 fb2c 	bl	800028c <__adddf3>
 800cc34:	3c01      	subs	r4, #1
 800cc36:	2c00      	cmp	r4, #0
 800cc38:	daf5      	bge.n	800cc26 <__kernel_rem_pio2+0x566>
 800cc3a:	9b02      	ldr	r3, [sp, #8]
 800cc3c:	b1e3      	cbz	r3, 800cc78 <__kernel_rem_pio2+0x5b8>
 800cc3e:	4602      	mov	r2, r0
 800cc40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc44:	9c01      	ldr	r4, [sp, #4]
 800cc46:	e9c4 2300 	strd	r2, r3, [r4]
 800cc4a:	4602      	mov	r2, r0
 800cc4c:	460b      	mov	r3, r1
 800cc4e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800cc52:	f7f3 fb19 	bl	8000288 <__aeabi_dsub>
 800cc56:	ad4a      	add	r5, sp, #296	; 0x128
 800cc58:	2401      	movs	r4, #1
 800cc5a:	45a3      	cmp	fp, r4
 800cc5c:	da0f      	bge.n	800cc7e <__kernel_rem_pio2+0x5be>
 800cc5e:	9b02      	ldr	r3, [sp, #8]
 800cc60:	b113      	cbz	r3, 800cc68 <__kernel_rem_pio2+0x5a8>
 800cc62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc66:	4619      	mov	r1, r3
 800cc68:	9b01      	ldr	r3, [sp, #4]
 800cc6a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800cc6e:	e791      	b.n	800cb94 <__kernel_rem_pio2+0x4d4>
 800cc70:	465c      	mov	r4, fp
 800cc72:	2000      	movs	r0, #0
 800cc74:	2100      	movs	r1, #0
 800cc76:	e7de      	b.n	800cc36 <__kernel_rem_pio2+0x576>
 800cc78:	4602      	mov	r2, r0
 800cc7a:	460b      	mov	r3, r1
 800cc7c:	e7e2      	b.n	800cc44 <__kernel_rem_pio2+0x584>
 800cc7e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800cc82:	f7f3 fb03 	bl	800028c <__adddf3>
 800cc86:	3401      	adds	r4, #1
 800cc88:	e7e7      	b.n	800cc5a <__kernel_rem_pio2+0x59a>
 800cc8a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800cc8e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800cc92:	4620      	mov	r0, r4
 800cc94:	4632      	mov	r2, r6
 800cc96:	463b      	mov	r3, r7
 800cc98:	4629      	mov	r1, r5
 800cc9a:	f7f3 faf7 	bl	800028c <__adddf3>
 800cc9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cca2:	4602      	mov	r2, r0
 800cca4:	460b      	mov	r3, r1
 800cca6:	4620      	mov	r0, r4
 800cca8:	4629      	mov	r1, r5
 800ccaa:	f7f3 faed 	bl	8000288 <__aeabi_dsub>
 800ccae:	4632      	mov	r2, r6
 800ccb0:	463b      	mov	r3, r7
 800ccb2:	f7f3 faeb 	bl	800028c <__adddf3>
 800ccb6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ccba:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800ccbe:	ed88 7b00 	vstr	d7, [r8]
 800ccc2:	f109 39ff 	add.w	r9, r9, #4294967295
 800ccc6:	e776      	b.n	800cbb6 <__kernel_rem_pio2+0x4f6>
 800ccc8:	e9da 8900 	ldrd	r8, r9, [sl]
 800cccc:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ccd0:	4640      	mov	r0, r8
 800ccd2:	4632      	mov	r2, r6
 800ccd4:	463b      	mov	r3, r7
 800ccd6:	4649      	mov	r1, r9
 800ccd8:	f7f3 fad8 	bl	800028c <__adddf3>
 800ccdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cce0:	4602      	mov	r2, r0
 800cce2:	460b      	mov	r3, r1
 800cce4:	4640      	mov	r0, r8
 800cce6:	4649      	mov	r1, r9
 800cce8:	f7f3 face 	bl	8000288 <__aeabi_dsub>
 800ccec:	4632      	mov	r2, r6
 800ccee:	463b      	mov	r3, r7
 800ccf0:	f7f3 facc 	bl	800028c <__adddf3>
 800ccf4:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ccf8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ccfc:	ed8a 7b00 	vstr	d7, [sl]
 800cd00:	3c01      	subs	r4, #1
 800cd02:	e75e      	b.n	800cbc2 <__kernel_rem_pio2+0x502>
 800cd04:	ab48      	add	r3, sp, #288	; 0x120
 800cd06:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd0e:	f7f3 fabd 	bl	800028c <__adddf3>
 800cd12:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cd16:	e75a      	b.n	800cbce <__kernel_rem_pio2+0x50e>
 800cd18:	9b01      	ldr	r3, [sp, #4]
 800cd1a:	9a01      	ldr	r2, [sp, #4]
 800cd1c:	601d      	str	r5, [r3, #0]
 800cd1e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800cd22:	605c      	str	r4, [r3, #4]
 800cd24:	609f      	str	r7, [r3, #8]
 800cd26:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800cd2a:	60d3      	str	r3, [r2, #12]
 800cd2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd30:	6110      	str	r0, [r2, #16]
 800cd32:	6153      	str	r3, [r2, #20]
 800cd34:	e72e      	b.n	800cb94 <__kernel_rem_pio2+0x4d4>
 800cd36:	bf00      	nop
 800cd38:	41700000 	.word	0x41700000
 800cd3c:	3e700000 	.word	0x3e700000

0800cd40 <__kernel_sin>:
 800cd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd44:	ed2d 8b04 	vpush	{d8-d9}
 800cd48:	eeb0 8a41 	vmov.f32	s16, s2
 800cd4c:	eef0 8a61 	vmov.f32	s17, s3
 800cd50:	ec55 4b10 	vmov	r4, r5, d0
 800cd54:	b083      	sub	sp, #12
 800cd56:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cd5a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800cd5e:	9001      	str	r0, [sp, #4]
 800cd60:	da06      	bge.n	800cd70 <__kernel_sin+0x30>
 800cd62:	ee10 0a10 	vmov	r0, s0
 800cd66:	4629      	mov	r1, r5
 800cd68:	f7f3 fef6 	bl	8000b58 <__aeabi_d2iz>
 800cd6c:	2800      	cmp	r0, #0
 800cd6e:	d051      	beq.n	800ce14 <__kernel_sin+0xd4>
 800cd70:	4622      	mov	r2, r4
 800cd72:	462b      	mov	r3, r5
 800cd74:	4620      	mov	r0, r4
 800cd76:	4629      	mov	r1, r5
 800cd78:	f7f3 fc3e 	bl	80005f8 <__aeabi_dmul>
 800cd7c:	4682      	mov	sl, r0
 800cd7e:	468b      	mov	fp, r1
 800cd80:	4602      	mov	r2, r0
 800cd82:	460b      	mov	r3, r1
 800cd84:	4620      	mov	r0, r4
 800cd86:	4629      	mov	r1, r5
 800cd88:	f7f3 fc36 	bl	80005f8 <__aeabi_dmul>
 800cd8c:	a341      	add	r3, pc, #260	; (adr r3, 800ce94 <__kernel_sin+0x154>)
 800cd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd92:	4680      	mov	r8, r0
 800cd94:	4689      	mov	r9, r1
 800cd96:	4650      	mov	r0, sl
 800cd98:	4659      	mov	r1, fp
 800cd9a:	f7f3 fc2d 	bl	80005f8 <__aeabi_dmul>
 800cd9e:	a33f      	add	r3, pc, #252	; (adr r3, 800ce9c <__kernel_sin+0x15c>)
 800cda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cda4:	f7f3 fa70 	bl	8000288 <__aeabi_dsub>
 800cda8:	4652      	mov	r2, sl
 800cdaa:	465b      	mov	r3, fp
 800cdac:	f7f3 fc24 	bl	80005f8 <__aeabi_dmul>
 800cdb0:	a33c      	add	r3, pc, #240	; (adr r3, 800cea4 <__kernel_sin+0x164>)
 800cdb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb6:	f7f3 fa69 	bl	800028c <__adddf3>
 800cdba:	4652      	mov	r2, sl
 800cdbc:	465b      	mov	r3, fp
 800cdbe:	f7f3 fc1b 	bl	80005f8 <__aeabi_dmul>
 800cdc2:	a33a      	add	r3, pc, #232	; (adr r3, 800ceac <__kernel_sin+0x16c>)
 800cdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdc8:	f7f3 fa5e 	bl	8000288 <__aeabi_dsub>
 800cdcc:	4652      	mov	r2, sl
 800cdce:	465b      	mov	r3, fp
 800cdd0:	f7f3 fc12 	bl	80005f8 <__aeabi_dmul>
 800cdd4:	a337      	add	r3, pc, #220	; (adr r3, 800ceb4 <__kernel_sin+0x174>)
 800cdd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdda:	f7f3 fa57 	bl	800028c <__adddf3>
 800cdde:	9b01      	ldr	r3, [sp, #4]
 800cde0:	4606      	mov	r6, r0
 800cde2:	460f      	mov	r7, r1
 800cde4:	b9eb      	cbnz	r3, 800ce22 <__kernel_sin+0xe2>
 800cde6:	4602      	mov	r2, r0
 800cde8:	460b      	mov	r3, r1
 800cdea:	4650      	mov	r0, sl
 800cdec:	4659      	mov	r1, fp
 800cdee:	f7f3 fc03 	bl	80005f8 <__aeabi_dmul>
 800cdf2:	a325      	add	r3, pc, #148	; (adr r3, 800ce88 <__kernel_sin+0x148>)
 800cdf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf8:	f7f3 fa46 	bl	8000288 <__aeabi_dsub>
 800cdfc:	4642      	mov	r2, r8
 800cdfe:	464b      	mov	r3, r9
 800ce00:	f7f3 fbfa 	bl	80005f8 <__aeabi_dmul>
 800ce04:	4602      	mov	r2, r0
 800ce06:	460b      	mov	r3, r1
 800ce08:	4620      	mov	r0, r4
 800ce0a:	4629      	mov	r1, r5
 800ce0c:	f7f3 fa3e 	bl	800028c <__adddf3>
 800ce10:	4604      	mov	r4, r0
 800ce12:	460d      	mov	r5, r1
 800ce14:	ec45 4b10 	vmov	d0, r4, r5
 800ce18:	b003      	add	sp, #12
 800ce1a:	ecbd 8b04 	vpop	{d8-d9}
 800ce1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce22:	4b1b      	ldr	r3, [pc, #108]	; (800ce90 <__kernel_sin+0x150>)
 800ce24:	ec51 0b18 	vmov	r0, r1, d8
 800ce28:	2200      	movs	r2, #0
 800ce2a:	f7f3 fbe5 	bl	80005f8 <__aeabi_dmul>
 800ce2e:	4632      	mov	r2, r6
 800ce30:	ec41 0b19 	vmov	d9, r0, r1
 800ce34:	463b      	mov	r3, r7
 800ce36:	4640      	mov	r0, r8
 800ce38:	4649      	mov	r1, r9
 800ce3a:	f7f3 fbdd 	bl	80005f8 <__aeabi_dmul>
 800ce3e:	4602      	mov	r2, r0
 800ce40:	460b      	mov	r3, r1
 800ce42:	ec51 0b19 	vmov	r0, r1, d9
 800ce46:	f7f3 fa1f 	bl	8000288 <__aeabi_dsub>
 800ce4a:	4652      	mov	r2, sl
 800ce4c:	465b      	mov	r3, fp
 800ce4e:	f7f3 fbd3 	bl	80005f8 <__aeabi_dmul>
 800ce52:	ec53 2b18 	vmov	r2, r3, d8
 800ce56:	f7f3 fa17 	bl	8000288 <__aeabi_dsub>
 800ce5a:	a30b      	add	r3, pc, #44	; (adr r3, 800ce88 <__kernel_sin+0x148>)
 800ce5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce60:	4606      	mov	r6, r0
 800ce62:	460f      	mov	r7, r1
 800ce64:	4640      	mov	r0, r8
 800ce66:	4649      	mov	r1, r9
 800ce68:	f7f3 fbc6 	bl	80005f8 <__aeabi_dmul>
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	460b      	mov	r3, r1
 800ce70:	4630      	mov	r0, r6
 800ce72:	4639      	mov	r1, r7
 800ce74:	f7f3 fa0a 	bl	800028c <__adddf3>
 800ce78:	4602      	mov	r2, r0
 800ce7a:	460b      	mov	r3, r1
 800ce7c:	4620      	mov	r0, r4
 800ce7e:	4629      	mov	r1, r5
 800ce80:	f7f3 fa02 	bl	8000288 <__aeabi_dsub>
 800ce84:	e7c4      	b.n	800ce10 <__kernel_sin+0xd0>
 800ce86:	bf00      	nop
 800ce88:	55555549 	.word	0x55555549
 800ce8c:	3fc55555 	.word	0x3fc55555
 800ce90:	3fe00000 	.word	0x3fe00000
 800ce94:	5acfd57c 	.word	0x5acfd57c
 800ce98:	3de5d93a 	.word	0x3de5d93a
 800ce9c:	8a2b9ceb 	.word	0x8a2b9ceb
 800cea0:	3e5ae5e6 	.word	0x3e5ae5e6
 800cea4:	57b1fe7d 	.word	0x57b1fe7d
 800cea8:	3ec71de3 	.word	0x3ec71de3
 800ceac:	19c161d5 	.word	0x19c161d5
 800ceb0:	3f2a01a0 	.word	0x3f2a01a0
 800ceb4:	1110f8a6 	.word	0x1110f8a6
 800ceb8:	3f811111 	.word	0x3f811111

0800cebc <fabs>:
 800cebc:	ec51 0b10 	vmov	r0, r1, d0
 800cec0:	ee10 2a10 	vmov	r2, s0
 800cec4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cec8:	ec43 2b10 	vmov	d0, r2, r3
 800cecc:	4770      	bx	lr

0800cece <finite>:
 800cece:	b082      	sub	sp, #8
 800ced0:	ed8d 0b00 	vstr	d0, [sp]
 800ced4:	9801      	ldr	r0, [sp, #4]
 800ced6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ceda:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800cede:	0fc0      	lsrs	r0, r0, #31
 800cee0:	b002      	add	sp, #8
 800cee2:	4770      	bx	lr
 800cee4:	0000      	movs	r0, r0
	...

0800cee8 <floor>:
 800cee8:	ec51 0b10 	vmov	r0, r1, d0
 800ceec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cef0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800cef4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800cef8:	2e13      	cmp	r6, #19
 800cefa:	ee10 5a10 	vmov	r5, s0
 800cefe:	ee10 8a10 	vmov	r8, s0
 800cf02:	460c      	mov	r4, r1
 800cf04:	dc32      	bgt.n	800cf6c <floor+0x84>
 800cf06:	2e00      	cmp	r6, #0
 800cf08:	da14      	bge.n	800cf34 <floor+0x4c>
 800cf0a:	a333      	add	r3, pc, #204	; (adr r3, 800cfd8 <floor+0xf0>)
 800cf0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf10:	f7f3 f9bc 	bl	800028c <__adddf3>
 800cf14:	2200      	movs	r2, #0
 800cf16:	2300      	movs	r3, #0
 800cf18:	f7f3 fdfe 	bl	8000b18 <__aeabi_dcmpgt>
 800cf1c:	b138      	cbz	r0, 800cf2e <floor+0x46>
 800cf1e:	2c00      	cmp	r4, #0
 800cf20:	da57      	bge.n	800cfd2 <floor+0xea>
 800cf22:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800cf26:	431d      	orrs	r5, r3
 800cf28:	d001      	beq.n	800cf2e <floor+0x46>
 800cf2a:	4c2d      	ldr	r4, [pc, #180]	; (800cfe0 <floor+0xf8>)
 800cf2c:	2500      	movs	r5, #0
 800cf2e:	4621      	mov	r1, r4
 800cf30:	4628      	mov	r0, r5
 800cf32:	e025      	b.n	800cf80 <floor+0x98>
 800cf34:	4f2b      	ldr	r7, [pc, #172]	; (800cfe4 <floor+0xfc>)
 800cf36:	4137      	asrs	r7, r6
 800cf38:	ea01 0307 	and.w	r3, r1, r7
 800cf3c:	4303      	orrs	r3, r0
 800cf3e:	d01f      	beq.n	800cf80 <floor+0x98>
 800cf40:	a325      	add	r3, pc, #148	; (adr r3, 800cfd8 <floor+0xf0>)
 800cf42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf46:	f7f3 f9a1 	bl	800028c <__adddf3>
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	f7f3 fde3 	bl	8000b18 <__aeabi_dcmpgt>
 800cf52:	2800      	cmp	r0, #0
 800cf54:	d0eb      	beq.n	800cf2e <floor+0x46>
 800cf56:	2c00      	cmp	r4, #0
 800cf58:	bfbe      	ittt	lt
 800cf5a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cf5e:	fa43 f606 	asrlt.w	r6, r3, r6
 800cf62:	19a4      	addlt	r4, r4, r6
 800cf64:	ea24 0407 	bic.w	r4, r4, r7
 800cf68:	2500      	movs	r5, #0
 800cf6a:	e7e0      	b.n	800cf2e <floor+0x46>
 800cf6c:	2e33      	cmp	r6, #51	; 0x33
 800cf6e:	dd0b      	ble.n	800cf88 <floor+0xa0>
 800cf70:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cf74:	d104      	bne.n	800cf80 <floor+0x98>
 800cf76:	ee10 2a10 	vmov	r2, s0
 800cf7a:	460b      	mov	r3, r1
 800cf7c:	f7f3 f986 	bl	800028c <__adddf3>
 800cf80:	ec41 0b10 	vmov	d0, r0, r1
 800cf84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf88:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800cf8c:	f04f 33ff 	mov.w	r3, #4294967295
 800cf90:	fa23 f707 	lsr.w	r7, r3, r7
 800cf94:	4207      	tst	r7, r0
 800cf96:	d0f3      	beq.n	800cf80 <floor+0x98>
 800cf98:	a30f      	add	r3, pc, #60	; (adr r3, 800cfd8 <floor+0xf0>)
 800cf9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9e:	f7f3 f975 	bl	800028c <__adddf3>
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	f7f3 fdb7 	bl	8000b18 <__aeabi_dcmpgt>
 800cfaa:	2800      	cmp	r0, #0
 800cfac:	d0bf      	beq.n	800cf2e <floor+0x46>
 800cfae:	2c00      	cmp	r4, #0
 800cfb0:	da02      	bge.n	800cfb8 <floor+0xd0>
 800cfb2:	2e14      	cmp	r6, #20
 800cfb4:	d103      	bne.n	800cfbe <floor+0xd6>
 800cfb6:	3401      	adds	r4, #1
 800cfb8:	ea25 0507 	bic.w	r5, r5, r7
 800cfbc:	e7b7      	b.n	800cf2e <floor+0x46>
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cfc4:	fa03 f606 	lsl.w	r6, r3, r6
 800cfc8:	4435      	add	r5, r6
 800cfca:	4545      	cmp	r5, r8
 800cfcc:	bf38      	it	cc
 800cfce:	18e4      	addcc	r4, r4, r3
 800cfd0:	e7f2      	b.n	800cfb8 <floor+0xd0>
 800cfd2:	2500      	movs	r5, #0
 800cfd4:	462c      	mov	r4, r5
 800cfd6:	e7aa      	b.n	800cf2e <floor+0x46>
 800cfd8:	8800759c 	.word	0x8800759c
 800cfdc:	7e37e43c 	.word	0x7e37e43c
 800cfe0:	bff00000 	.word	0xbff00000
 800cfe4:	000fffff 	.word	0x000fffff

0800cfe8 <nan>:
 800cfe8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cff0 <nan+0x8>
 800cfec:	4770      	bx	lr
 800cfee:	bf00      	nop
 800cff0:	00000000 	.word	0x00000000
 800cff4:	7ff80000 	.word	0x7ff80000

0800cff8 <rint>:
 800cff8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cffa:	ec51 0b10 	vmov	r0, r1, d0
 800cffe:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d002:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800d006:	2e13      	cmp	r6, #19
 800d008:	ee10 4a10 	vmov	r4, s0
 800d00c:	460b      	mov	r3, r1
 800d00e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800d012:	dc58      	bgt.n	800d0c6 <rint+0xce>
 800d014:	2e00      	cmp	r6, #0
 800d016:	da2b      	bge.n	800d070 <rint+0x78>
 800d018:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800d01c:	4302      	orrs	r2, r0
 800d01e:	d023      	beq.n	800d068 <rint+0x70>
 800d020:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800d024:	4302      	orrs	r2, r0
 800d026:	4254      	negs	r4, r2
 800d028:	4314      	orrs	r4, r2
 800d02a:	0c4b      	lsrs	r3, r1, #17
 800d02c:	0b24      	lsrs	r4, r4, #12
 800d02e:	045b      	lsls	r3, r3, #17
 800d030:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800d034:	ea44 0103 	orr.w	r1, r4, r3
 800d038:	4b32      	ldr	r3, [pc, #200]	; (800d104 <rint+0x10c>)
 800d03a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d03e:	e9d3 6700 	ldrd	r6, r7, [r3]
 800d042:	4602      	mov	r2, r0
 800d044:	460b      	mov	r3, r1
 800d046:	4630      	mov	r0, r6
 800d048:	4639      	mov	r1, r7
 800d04a:	f7f3 f91f 	bl	800028c <__adddf3>
 800d04e:	e9cd 0100 	strd	r0, r1, [sp]
 800d052:	463b      	mov	r3, r7
 800d054:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d058:	4632      	mov	r2, r6
 800d05a:	f7f3 f915 	bl	8000288 <__aeabi_dsub>
 800d05e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d062:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800d066:	4639      	mov	r1, r7
 800d068:	ec41 0b10 	vmov	d0, r0, r1
 800d06c:	b003      	add	sp, #12
 800d06e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d070:	4a25      	ldr	r2, [pc, #148]	; (800d108 <rint+0x110>)
 800d072:	4132      	asrs	r2, r6
 800d074:	ea01 0702 	and.w	r7, r1, r2
 800d078:	4307      	orrs	r7, r0
 800d07a:	d0f5      	beq.n	800d068 <rint+0x70>
 800d07c:	0851      	lsrs	r1, r2, #1
 800d07e:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800d082:	4314      	orrs	r4, r2
 800d084:	d00c      	beq.n	800d0a0 <rint+0xa8>
 800d086:	ea23 0201 	bic.w	r2, r3, r1
 800d08a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800d08e:	2e13      	cmp	r6, #19
 800d090:	fa43 f606 	asr.w	r6, r3, r6
 800d094:	bf0c      	ite	eq
 800d096:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800d09a:	2400      	movne	r4, #0
 800d09c:	ea42 0306 	orr.w	r3, r2, r6
 800d0a0:	4918      	ldr	r1, [pc, #96]	; (800d104 <rint+0x10c>)
 800d0a2:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800d0a6:	4622      	mov	r2, r4
 800d0a8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d0ac:	4620      	mov	r0, r4
 800d0ae:	4629      	mov	r1, r5
 800d0b0:	f7f3 f8ec 	bl	800028c <__adddf3>
 800d0b4:	e9cd 0100 	strd	r0, r1, [sp]
 800d0b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0bc:	4622      	mov	r2, r4
 800d0be:	462b      	mov	r3, r5
 800d0c0:	f7f3 f8e2 	bl	8000288 <__aeabi_dsub>
 800d0c4:	e7d0      	b.n	800d068 <rint+0x70>
 800d0c6:	2e33      	cmp	r6, #51	; 0x33
 800d0c8:	dd07      	ble.n	800d0da <rint+0xe2>
 800d0ca:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d0ce:	d1cb      	bne.n	800d068 <rint+0x70>
 800d0d0:	ee10 2a10 	vmov	r2, s0
 800d0d4:	f7f3 f8da 	bl	800028c <__adddf3>
 800d0d8:	e7c6      	b.n	800d068 <rint+0x70>
 800d0da:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800d0de:	f04f 36ff 	mov.w	r6, #4294967295
 800d0e2:	40d6      	lsrs	r6, r2
 800d0e4:	4230      	tst	r0, r6
 800d0e6:	d0bf      	beq.n	800d068 <rint+0x70>
 800d0e8:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800d0ec:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800d0f0:	bf1f      	itttt	ne
 800d0f2:	ea24 0101 	bicne.w	r1, r4, r1
 800d0f6:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800d0fa:	fa44 f202 	asrne.w	r2, r4, r2
 800d0fe:	ea41 0402 	orrne.w	r4, r1, r2
 800d102:	e7cd      	b.n	800d0a0 <rint+0xa8>
 800d104:	08034670 	.word	0x08034670
 800d108:	000fffff 	.word	0x000fffff
 800d10c:	00000000 	.word	0x00000000

0800d110 <scalbn>:
 800d110:	b570      	push	{r4, r5, r6, lr}
 800d112:	ec55 4b10 	vmov	r4, r5, d0
 800d116:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d11a:	4606      	mov	r6, r0
 800d11c:	462b      	mov	r3, r5
 800d11e:	b99a      	cbnz	r2, 800d148 <scalbn+0x38>
 800d120:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d124:	4323      	orrs	r3, r4
 800d126:	d036      	beq.n	800d196 <scalbn+0x86>
 800d128:	4b39      	ldr	r3, [pc, #228]	; (800d210 <scalbn+0x100>)
 800d12a:	4629      	mov	r1, r5
 800d12c:	ee10 0a10 	vmov	r0, s0
 800d130:	2200      	movs	r2, #0
 800d132:	f7f3 fa61 	bl	80005f8 <__aeabi_dmul>
 800d136:	4b37      	ldr	r3, [pc, #220]	; (800d214 <scalbn+0x104>)
 800d138:	429e      	cmp	r6, r3
 800d13a:	4604      	mov	r4, r0
 800d13c:	460d      	mov	r5, r1
 800d13e:	da10      	bge.n	800d162 <scalbn+0x52>
 800d140:	a32b      	add	r3, pc, #172	; (adr r3, 800d1f0 <scalbn+0xe0>)
 800d142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d146:	e03a      	b.n	800d1be <scalbn+0xae>
 800d148:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d14c:	428a      	cmp	r2, r1
 800d14e:	d10c      	bne.n	800d16a <scalbn+0x5a>
 800d150:	ee10 2a10 	vmov	r2, s0
 800d154:	4620      	mov	r0, r4
 800d156:	4629      	mov	r1, r5
 800d158:	f7f3 f898 	bl	800028c <__adddf3>
 800d15c:	4604      	mov	r4, r0
 800d15e:	460d      	mov	r5, r1
 800d160:	e019      	b.n	800d196 <scalbn+0x86>
 800d162:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d166:	460b      	mov	r3, r1
 800d168:	3a36      	subs	r2, #54	; 0x36
 800d16a:	4432      	add	r2, r6
 800d16c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d170:	428a      	cmp	r2, r1
 800d172:	dd08      	ble.n	800d186 <scalbn+0x76>
 800d174:	2d00      	cmp	r5, #0
 800d176:	a120      	add	r1, pc, #128	; (adr r1, 800d1f8 <scalbn+0xe8>)
 800d178:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d17c:	da1c      	bge.n	800d1b8 <scalbn+0xa8>
 800d17e:	a120      	add	r1, pc, #128	; (adr r1, 800d200 <scalbn+0xf0>)
 800d180:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d184:	e018      	b.n	800d1b8 <scalbn+0xa8>
 800d186:	2a00      	cmp	r2, #0
 800d188:	dd08      	ble.n	800d19c <scalbn+0x8c>
 800d18a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d18e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d192:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d196:	ec45 4b10 	vmov	d0, r4, r5
 800d19a:	bd70      	pop	{r4, r5, r6, pc}
 800d19c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d1a0:	da19      	bge.n	800d1d6 <scalbn+0xc6>
 800d1a2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d1a6:	429e      	cmp	r6, r3
 800d1a8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d1ac:	dd0a      	ble.n	800d1c4 <scalbn+0xb4>
 800d1ae:	a112      	add	r1, pc, #72	; (adr r1, 800d1f8 <scalbn+0xe8>)
 800d1b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d1e2      	bne.n	800d17e <scalbn+0x6e>
 800d1b8:	a30f      	add	r3, pc, #60	; (adr r3, 800d1f8 <scalbn+0xe8>)
 800d1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1be:	f7f3 fa1b 	bl	80005f8 <__aeabi_dmul>
 800d1c2:	e7cb      	b.n	800d15c <scalbn+0x4c>
 800d1c4:	a10a      	add	r1, pc, #40	; (adr r1, 800d1f0 <scalbn+0xe0>)
 800d1c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d0b8      	beq.n	800d140 <scalbn+0x30>
 800d1ce:	a10e      	add	r1, pc, #56	; (adr r1, 800d208 <scalbn+0xf8>)
 800d1d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1d4:	e7b4      	b.n	800d140 <scalbn+0x30>
 800d1d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d1da:	3236      	adds	r2, #54	; 0x36
 800d1dc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d1e0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d1e4:	4620      	mov	r0, r4
 800d1e6:	4b0c      	ldr	r3, [pc, #48]	; (800d218 <scalbn+0x108>)
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	e7e8      	b.n	800d1be <scalbn+0xae>
 800d1ec:	f3af 8000 	nop.w
 800d1f0:	c2f8f359 	.word	0xc2f8f359
 800d1f4:	01a56e1f 	.word	0x01a56e1f
 800d1f8:	8800759c 	.word	0x8800759c
 800d1fc:	7e37e43c 	.word	0x7e37e43c
 800d200:	8800759c 	.word	0x8800759c
 800d204:	fe37e43c 	.word	0xfe37e43c
 800d208:	c2f8f359 	.word	0xc2f8f359
 800d20c:	81a56e1f 	.word	0x81a56e1f
 800d210:	43500000 	.word	0x43500000
 800d214:	ffff3cb0 	.word	0xffff3cb0
 800d218:	3c900000 	.word	0x3c900000

0800d21c <nanf>:
 800d21c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d224 <nanf+0x8>
 800d220:	4770      	bx	lr
 800d222:	bf00      	nop
 800d224:	7fc00000 	.word	0x7fc00000

0800d228 <abort>:
 800d228:	b508      	push	{r3, lr}
 800d22a:	2006      	movs	r0, #6
 800d22c:	f000 f968 	bl	800d500 <raise>
 800d230:	2001      	movs	r0, #1
 800d232:	f7f6 fdbf 	bl	8003db4 <_exit>
	...

0800d238 <calloc>:
 800d238:	4b02      	ldr	r3, [pc, #8]	; (800d244 <calloc+0xc>)
 800d23a:	460a      	mov	r2, r1
 800d23c:	4601      	mov	r1, r0
 800d23e:	6818      	ldr	r0, [r3, #0]
 800d240:	f000 b86c 	b.w	800d31c <_calloc_r>
 800d244:	2000001c 	.word	0x2000001c

0800d248 <__errno>:
 800d248:	4b01      	ldr	r3, [pc, #4]	; (800d250 <__errno+0x8>)
 800d24a:	6818      	ldr	r0, [r3, #0]
 800d24c:	4770      	bx	lr
 800d24e:	bf00      	nop
 800d250:	2000001c 	.word	0x2000001c

0800d254 <__libc_init_array>:
 800d254:	b570      	push	{r4, r5, r6, lr}
 800d256:	4d0d      	ldr	r5, [pc, #52]	; (800d28c <__libc_init_array+0x38>)
 800d258:	4c0d      	ldr	r4, [pc, #52]	; (800d290 <__libc_init_array+0x3c>)
 800d25a:	1b64      	subs	r4, r4, r5
 800d25c:	10a4      	asrs	r4, r4, #2
 800d25e:	2600      	movs	r6, #0
 800d260:	42a6      	cmp	r6, r4
 800d262:	d109      	bne.n	800d278 <__libc_init_array+0x24>
 800d264:	4d0b      	ldr	r5, [pc, #44]	; (800d294 <__libc_init_array+0x40>)
 800d266:	4c0c      	ldr	r4, [pc, #48]	; (800d298 <__libc_init_array+0x44>)
 800d268:	f000 fcba 	bl	800dbe0 <_init>
 800d26c:	1b64      	subs	r4, r4, r5
 800d26e:	10a4      	asrs	r4, r4, #2
 800d270:	2600      	movs	r6, #0
 800d272:	42a6      	cmp	r6, r4
 800d274:	d105      	bne.n	800d282 <__libc_init_array+0x2e>
 800d276:	bd70      	pop	{r4, r5, r6, pc}
 800d278:	f855 3b04 	ldr.w	r3, [r5], #4
 800d27c:	4798      	blx	r3
 800d27e:	3601      	adds	r6, #1
 800d280:	e7ee      	b.n	800d260 <__libc_init_array+0xc>
 800d282:	f855 3b04 	ldr.w	r3, [r5], #4
 800d286:	4798      	blx	r3
 800d288:	3601      	adds	r6, #1
 800d28a:	e7f2      	b.n	800d272 <__libc_init_array+0x1e>
 800d28c:	080346bc 	.word	0x080346bc
 800d290:	080346bc 	.word	0x080346bc
 800d294:	080346bc 	.word	0x080346bc
 800d298:	080346c0 	.word	0x080346c0

0800d29c <malloc>:
 800d29c:	4b02      	ldr	r3, [pc, #8]	; (800d2a8 <malloc+0xc>)
 800d29e:	4601      	mov	r1, r0
 800d2a0:	6818      	ldr	r0, [r3, #0]
 800d2a2:	f000 b89b 	b.w	800d3dc <_malloc_r>
 800d2a6:	bf00      	nop
 800d2a8:	2000001c 	.word	0x2000001c

0800d2ac <free>:
 800d2ac:	4b02      	ldr	r3, [pc, #8]	; (800d2b8 <free+0xc>)
 800d2ae:	4601      	mov	r1, r0
 800d2b0:	6818      	ldr	r0, [r3, #0]
 800d2b2:	f000 b843 	b.w	800d33c <_free_r>
 800d2b6:	bf00      	nop
 800d2b8:	2000001c 	.word	0x2000001c

0800d2bc <memcpy>:
 800d2bc:	440a      	add	r2, r1
 800d2be:	4291      	cmp	r1, r2
 800d2c0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2c4:	d100      	bne.n	800d2c8 <memcpy+0xc>
 800d2c6:	4770      	bx	lr
 800d2c8:	b510      	push	{r4, lr}
 800d2ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2d2:	4291      	cmp	r1, r2
 800d2d4:	d1f9      	bne.n	800d2ca <memcpy+0xe>
 800d2d6:	bd10      	pop	{r4, pc}

0800d2d8 <memmove>:
 800d2d8:	4288      	cmp	r0, r1
 800d2da:	b510      	push	{r4, lr}
 800d2dc:	eb01 0402 	add.w	r4, r1, r2
 800d2e0:	d902      	bls.n	800d2e8 <memmove+0x10>
 800d2e2:	4284      	cmp	r4, r0
 800d2e4:	4623      	mov	r3, r4
 800d2e6:	d807      	bhi.n	800d2f8 <memmove+0x20>
 800d2e8:	1e43      	subs	r3, r0, #1
 800d2ea:	42a1      	cmp	r1, r4
 800d2ec:	d008      	beq.n	800d300 <memmove+0x28>
 800d2ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d2f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d2f6:	e7f8      	b.n	800d2ea <memmove+0x12>
 800d2f8:	4402      	add	r2, r0
 800d2fa:	4601      	mov	r1, r0
 800d2fc:	428a      	cmp	r2, r1
 800d2fe:	d100      	bne.n	800d302 <memmove+0x2a>
 800d300:	bd10      	pop	{r4, pc}
 800d302:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d306:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d30a:	e7f7      	b.n	800d2fc <memmove+0x24>

0800d30c <memset>:
 800d30c:	4402      	add	r2, r0
 800d30e:	4603      	mov	r3, r0
 800d310:	4293      	cmp	r3, r2
 800d312:	d100      	bne.n	800d316 <memset+0xa>
 800d314:	4770      	bx	lr
 800d316:	f803 1b01 	strb.w	r1, [r3], #1
 800d31a:	e7f9      	b.n	800d310 <memset+0x4>

0800d31c <_calloc_r>:
 800d31c:	b513      	push	{r0, r1, r4, lr}
 800d31e:	434a      	muls	r2, r1
 800d320:	4611      	mov	r1, r2
 800d322:	9201      	str	r2, [sp, #4]
 800d324:	f000 f85a 	bl	800d3dc <_malloc_r>
 800d328:	4604      	mov	r4, r0
 800d32a:	b118      	cbz	r0, 800d334 <_calloc_r+0x18>
 800d32c:	9a01      	ldr	r2, [sp, #4]
 800d32e:	2100      	movs	r1, #0
 800d330:	f7ff ffec 	bl	800d30c <memset>
 800d334:	4620      	mov	r0, r4
 800d336:	b002      	add	sp, #8
 800d338:	bd10      	pop	{r4, pc}
	...

0800d33c <_free_r>:
 800d33c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d33e:	2900      	cmp	r1, #0
 800d340:	d048      	beq.n	800d3d4 <_free_r+0x98>
 800d342:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d346:	9001      	str	r0, [sp, #4]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	f1a1 0404 	sub.w	r4, r1, #4
 800d34e:	bfb8      	it	lt
 800d350:	18e4      	addlt	r4, r4, r3
 800d352:	f000 f919 	bl	800d588 <__malloc_lock>
 800d356:	4a20      	ldr	r2, [pc, #128]	; (800d3d8 <_free_r+0x9c>)
 800d358:	9801      	ldr	r0, [sp, #4]
 800d35a:	6813      	ldr	r3, [r2, #0]
 800d35c:	4615      	mov	r5, r2
 800d35e:	b933      	cbnz	r3, 800d36e <_free_r+0x32>
 800d360:	6063      	str	r3, [r4, #4]
 800d362:	6014      	str	r4, [r2, #0]
 800d364:	b003      	add	sp, #12
 800d366:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d36a:	f000 b913 	b.w	800d594 <__malloc_unlock>
 800d36e:	42a3      	cmp	r3, r4
 800d370:	d90b      	bls.n	800d38a <_free_r+0x4e>
 800d372:	6821      	ldr	r1, [r4, #0]
 800d374:	1862      	adds	r2, r4, r1
 800d376:	4293      	cmp	r3, r2
 800d378:	bf04      	itt	eq
 800d37a:	681a      	ldreq	r2, [r3, #0]
 800d37c:	685b      	ldreq	r3, [r3, #4]
 800d37e:	6063      	str	r3, [r4, #4]
 800d380:	bf04      	itt	eq
 800d382:	1852      	addeq	r2, r2, r1
 800d384:	6022      	streq	r2, [r4, #0]
 800d386:	602c      	str	r4, [r5, #0]
 800d388:	e7ec      	b.n	800d364 <_free_r+0x28>
 800d38a:	461a      	mov	r2, r3
 800d38c:	685b      	ldr	r3, [r3, #4]
 800d38e:	b10b      	cbz	r3, 800d394 <_free_r+0x58>
 800d390:	42a3      	cmp	r3, r4
 800d392:	d9fa      	bls.n	800d38a <_free_r+0x4e>
 800d394:	6811      	ldr	r1, [r2, #0]
 800d396:	1855      	adds	r5, r2, r1
 800d398:	42a5      	cmp	r5, r4
 800d39a:	d10b      	bne.n	800d3b4 <_free_r+0x78>
 800d39c:	6824      	ldr	r4, [r4, #0]
 800d39e:	4421      	add	r1, r4
 800d3a0:	1854      	adds	r4, r2, r1
 800d3a2:	42a3      	cmp	r3, r4
 800d3a4:	6011      	str	r1, [r2, #0]
 800d3a6:	d1dd      	bne.n	800d364 <_free_r+0x28>
 800d3a8:	681c      	ldr	r4, [r3, #0]
 800d3aa:	685b      	ldr	r3, [r3, #4]
 800d3ac:	6053      	str	r3, [r2, #4]
 800d3ae:	4421      	add	r1, r4
 800d3b0:	6011      	str	r1, [r2, #0]
 800d3b2:	e7d7      	b.n	800d364 <_free_r+0x28>
 800d3b4:	d902      	bls.n	800d3bc <_free_r+0x80>
 800d3b6:	230c      	movs	r3, #12
 800d3b8:	6003      	str	r3, [r0, #0]
 800d3ba:	e7d3      	b.n	800d364 <_free_r+0x28>
 800d3bc:	6825      	ldr	r5, [r4, #0]
 800d3be:	1961      	adds	r1, r4, r5
 800d3c0:	428b      	cmp	r3, r1
 800d3c2:	bf04      	itt	eq
 800d3c4:	6819      	ldreq	r1, [r3, #0]
 800d3c6:	685b      	ldreq	r3, [r3, #4]
 800d3c8:	6063      	str	r3, [r4, #4]
 800d3ca:	bf04      	itt	eq
 800d3cc:	1949      	addeq	r1, r1, r5
 800d3ce:	6021      	streq	r1, [r4, #0]
 800d3d0:	6054      	str	r4, [r2, #4]
 800d3d2:	e7c7      	b.n	800d364 <_free_r+0x28>
 800d3d4:	b003      	add	sp, #12
 800d3d6:	bd30      	pop	{r4, r5, pc}
 800d3d8:	200003ac 	.word	0x200003ac

0800d3dc <_malloc_r>:
 800d3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3de:	1ccd      	adds	r5, r1, #3
 800d3e0:	f025 0503 	bic.w	r5, r5, #3
 800d3e4:	3508      	adds	r5, #8
 800d3e6:	2d0c      	cmp	r5, #12
 800d3e8:	bf38      	it	cc
 800d3ea:	250c      	movcc	r5, #12
 800d3ec:	2d00      	cmp	r5, #0
 800d3ee:	4606      	mov	r6, r0
 800d3f0:	db01      	blt.n	800d3f6 <_malloc_r+0x1a>
 800d3f2:	42a9      	cmp	r1, r5
 800d3f4:	d903      	bls.n	800d3fe <_malloc_r+0x22>
 800d3f6:	230c      	movs	r3, #12
 800d3f8:	6033      	str	r3, [r6, #0]
 800d3fa:	2000      	movs	r0, #0
 800d3fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3fe:	f000 f8c3 	bl	800d588 <__malloc_lock>
 800d402:	4921      	ldr	r1, [pc, #132]	; (800d488 <_malloc_r+0xac>)
 800d404:	680a      	ldr	r2, [r1, #0]
 800d406:	4614      	mov	r4, r2
 800d408:	b99c      	cbnz	r4, 800d432 <_malloc_r+0x56>
 800d40a:	4f20      	ldr	r7, [pc, #128]	; (800d48c <_malloc_r+0xb0>)
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	b923      	cbnz	r3, 800d41a <_malloc_r+0x3e>
 800d410:	4621      	mov	r1, r4
 800d412:	4630      	mov	r0, r6
 800d414:	f000 f83c 	bl	800d490 <_sbrk_r>
 800d418:	6038      	str	r0, [r7, #0]
 800d41a:	4629      	mov	r1, r5
 800d41c:	4630      	mov	r0, r6
 800d41e:	f000 f837 	bl	800d490 <_sbrk_r>
 800d422:	1c43      	adds	r3, r0, #1
 800d424:	d123      	bne.n	800d46e <_malloc_r+0x92>
 800d426:	230c      	movs	r3, #12
 800d428:	6033      	str	r3, [r6, #0]
 800d42a:	4630      	mov	r0, r6
 800d42c:	f000 f8b2 	bl	800d594 <__malloc_unlock>
 800d430:	e7e3      	b.n	800d3fa <_malloc_r+0x1e>
 800d432:	6823      	ldr	r3, [r4, #0]
 800d434:	1b5b      	subs	r3, r3, r5
 800d436:	d417      	bmi.n	800d468 <_malloc_r+0x8c>
 800d438:	2b0b      	cmp	r3, #11
 800d43a:	d903      	bls.n	800d444 <_malloc_r+0x68>
 800d43c:	6023      	str	r3, [r4, #0]
 800d43e:	441c      	add	r4, r3
 800d440:	6025      	str	r5, [r4, #0]
 800d442:	e004      	b.n	800d44e <_malloc_r+0x72>
 800d444:	6863      	ldr	r3, [r4, #4]
 800d446:	42a2      	cmp	r2, r4
 800d448:	bf0c      	ite	eq
 800d44a:	600b      	streq	r3, [r1, #0]
 800d44c:	6053      	strne	r3, [r2, #4]
 800d44e:	4630      	mov	r0, r6
 800d450:	f000 f8a0 	bl	800d594 <__malloc_unlock>
 800d454:	f104 000b 	add.w	r0, r4, #11
 800d458:	1d23      	adds	r3, r4, #4
 800d45a:	f020 0007 	bic.w	r0, r0, #7
 800d45e:	1ac2      	subs	r2, r0, r3
 800d460:	d0cc      	beq.n	800d3fc <_malloc_r+0x20>
 800d462:	1a1b      	subs	r3, r3, r0
 800d464:	50a3      	str	r3, [r4, r2]
 800d466:	e7c9      	b.n	800d3fc <_malloc_r+0x20>
 800d468:	4622      	mov	r2, r4
 800d46a:	6864      	ldr	r4, [r4, #4]
 800d46c:	e7cc      	b.n	800d408 <_malloc_r+0x2c>
 800d46e:	1cc4      	adds	r4, r0, #3
 800d470:	f024 0403 	bic.w	r4, r4, #3
 800d474:	42a0      	cmp	r0, r4
 800d476:	d0e3      	beq.n	800d440 <_malloc_r+0x64>
 800d478:	1a21      	subs	r1, r4, r0
 800d47a:	4630      	mov	r0, r6
 800d47c:	f000 f808 	bl	800d490 <_sbrk_r>
 800d480:	3001      	adds	r0, #1
 800d482:	d1dd      	bne.n	800d440 <_malloc_r+0x64>
 800d484:	e7cf      	b.n	800d426 <_malloc_r+0x4a>
 800d486:	bf00      	nop
 800d488:	200003ac 	.word	0x200003ac
 800d48c:	200003b0 	.word	0x200003b0

0800d490 <_sbrk_r>:
 800d490:	b538      	push	{r3, r4, r5, lr}
 800d492:	4d06      	ldr	r5, [pc, #24]	; (800d4ac <_sbrk_r+0x1c>)
 800d494:	2300      	movs	r3, #0
 800d496:	4604      	mov	r4, r0
 800d498:	4608      	mov	r0, r1
 800d49a:	602b      	str	r3, [r5, #0]
 800d49c:	f7f6 fc94 	bl	8003dc8 <_sbrk>
 800d4a0:	1c43      	adds	r3, r0, #1
 800d4a2:	d102      	bne.n	800d4aa <_sbrk_r+0x1a>
 800d4a4:	682b      	ldr	r3, [r5, #0]
 800d4a6:	b103      	cbz	r3, 800d4aa <_sbrk_r+0x1a>
 800d4a8:	6023      	str	r3, [r4, #0]
 800d4aa:	bd38      	pop	{r3, r4, r5, pc}
 800d4ac:	20000448 	.word	0x20000448

0800d4b0 <_raise_r>:
 800d4b0:	291f      	cmp	r1, #31
 800d4b2:	b538      	push	{r3, r4, r5, lr}
 800d4b4:	4604      	mov	r4, r0
 800d4b6:	460d      	mov	r5, r1
 800d4b8:	d904      	bls.n	800d4c4 <_raise_r+0x14>
 800d4ba:	2316      	movs	r3, #22
 800d4bc:	6003      	str	r3, [r0, #0]
 800d4be:	f04f 30ff 	mov.w	r0, #4294967295
 800d4c2:	bd38      	pop	{r3, r4, r5, pc}
 800d4c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d4c6:	b112      	cbz	r2, 800d4ce <_raise_r+0x1e>
 800d4c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d4cc:	b94b      	cbnz	r3, 800d4e2 <_raise_r+0x32>
 800d4ce:	4620      	mov	r0, r4
 800d4d0:	f000 f830 	bl	800d534 <_getpid_r>
 800d4d4:	462a      	mov	r2, r5
 800d4d6:	4601      	mov	r1, r0
 800d4d8:	4620      	mov	r0, r4
 800d4da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4de:	f000 b817 	b.w	800d510 <_kill_r>
 800d4e2:	2b01      	cmp	r3, #1
 800d4e4:	d00a      	beq.n	800d4fc <_raise_r+0x4c>
 800d4e6:	1c59      	adds	r1, r3, #1
 800d4e8:	d103      	bne.n	800d4f2 <_raise_r+0x42>
 800d4ea:	2316      	movs	r3, #22
 800d4ec:	6003      	str	r3, [r0, #0]
 800d4ee:	2001      	movs	r0, #1
 800d4f0:	e7e7      	b.n	800d4c2 <_raise_r+0x12>
 800d4f2:	2400      	movs	r4, #0
 800d4f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d4f8:	4628      	mov	r0, r5
 800d4fa:	4798      	blx	r3
 800d4fc:	2000      	movs	r0, #0
 800d4fe:	e7e0      	b.n	800d4c2 <_raise_r+0x12>

0800d500 <raise>:
 800d500:	4b02      	ldr	r3, [pc, #8]	; (800d50c <raise+0xc>)
 800d502:	4601      	mov	r1, r0
 800d504:	6818      	ldr	r0, [r3, #0]
 800d506:	f7ff bfd3 	b.w	800d4b0 <_raise_r>
 800d50a:	bf00      	nop
 800d50c:	2000001c 	.word	0x2000001c

0800d510 <_kill_r>:
 800d510:	b538      	push	{r3, r4, r5, lr}
 800d512:	4d07      	ldr	r5, [pc, #28]	; (800d530 <_kill_r+0x20>)
 800d514:	2300      	movs	r3, #0
 800d516:	4604      	mov	r4, r0
 800d518:	4608      	mov	r0, r1
 800d51a:	4611      	mov	r1, r2
 800d51c:	602b      	str	r3, [r5, #0]
 800d51e:	f7f6 fc39 	bl	8003d94 <_kill>
 800d522:	1c43      	adds	r3, r0, #1
 800d524:	d102      	bne.n	800d52c <_kill_r+0x1c>
 800d526:	682b      	ldr	r3, [r5, #0]
 800d528:	b103      	cbz	r3, 800d52c <_kill_r+0x1c>
 800d52a:	6023      	str	r3, [r4, #0]
 800d52c:	bd38      	pop	{r3, r4, r5, pc}
 800d52e:	bf00      	nop
 800d530:	20000448 	.word	0x20000448

0800d534 <_getpid_r>:
 800d534:	f7f6 bc26 	b.w	8003d84 <_getpid>

0800d538 <siprintf>:
 800d538:	b40e      	push	{r1, r2, r3}
 800d53a:	b500      	push	{lr}
 800d53c:	b09c      	sub	sp, #112	; 0x70
 800d53e:	ab1d      	add	r3, sp, #116	; 0x74
 800d540:	9002      	str	r0, [sp, #8]
 800d542:	9006      	str	r0, [sp, #24]
 800d544:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d548:	4809      	ldr	r0, [pc, #36]	; (800d570 <siprintf+0x38>)
 800d54a:	9107      	str	r1, [sp, #28]
 800d54c:	9104      	str	r1, [sp, #16]
 800d54e:	4909      	ldr	r1, [pc, #36]	; (800d574 <siprintf+0x3c>)
 800d550:	f853 2b04 	ldr.w	r2, [r3], #4
 800d554:	9105      	str	r1, [sp, #20]
 800d556:	6800      	ldr	r0, [r0, #0]
 800d558:	9301      	str	r3, [sp, #4]
 800d55a:	a902      	add	r1, sp, #8
 800d55c:	f000 f87c 	bl	800d658 <_svfiprintf_r>
 800d560:	9b02      	ldr	r3, [sp, #8]
 800d562:	2200      	movs	r2, #0
 800d564:	701a      	strb	r2, [r3, #0]
 800d566:	b01c      	add	sp, #112	; 0x70
 800d568:	f85d eb04 	ldr.w	lr, [sp], #4
 800d56c:	b003      	add	sp, #12
 800d56e:	4770      	bx	lr
 800d570:	2000001c 	.word	0x2000001c
 800d574:	ffff0208 	.word	0xffff0208

0800d578 <strcpy>:
 800d578:	4603      	mov	r3, r0
 800d57a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d57e:	f803 2b01 	strb.w	r2, [r3], #1
 800d582:	2a00      	cmp	r2, #0
 800d584:	d1f9      	bne.n	800d57a <strcpy+0x2>
 800d586:	4770      	bx	lr

0800d588 <__malloc_lock>:
 800d588:	4801      	ldr	r0, [pc, #4]	; (800d590 <__malloc_lock+0x8>)
 800d58a:	f000 baf9 	b.w	800db80 <__retarget_lock_acquire_recursive>
 800d58e:	bf00      	nop
 800d590:	20000450 	.word	0x20000450

0800d594 <__malloc_unlock>:
 800d594:	4801      	ldr	r0, [pc, #4]	; (800d59c <__malloc_unlock+0x8>)
 800d596:	f000 baf4 	b.w	800db82 <__retarget_lock_release_recursive>
 800d59a:	bf00      	nop
 800d59c:	20000450 	.word	0x20000450

0800d5a0 <__ssputs_r>:
 800d5a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5a4:	688e      	ldr	r6, [r1, #8]
 800d5a6:	429e      	cmp	r6, r3
 800d5a8:	4682      	mov	sl, r0
 800d5aa:	460c      	mov	r4, r1
 800d5ac:	4690      	mov	r8, r2
 800d5ae:	461f      	mov	r7, r3
 800d5b0:	d838      	bhi.n	800d624 <__ssputs_r+0x84>
 800d5b2:	898a      	ldrh	r2, [r1, #12]
 800d5b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d5b8:	d032      	beq.n	800d620 <__ssputs_r+0x80>
 800d5ba:	6825      	ldr	r5, [r4, #0]
 800d5bc:	6909      	ldr	r1, [r1, #16]
 800d5be:	eba5 0901 	sub.w	r9, r5, r1
 800d5c2:	6965      	ldr	r5, [r4, #20]
 800d5c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d5c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5cc:	3301      	adds	r3, #1
 800d5ce:	444b      	add	r3, r9
 800d5d0:	106d      	asrs	r5, r5, #1
 800d5d2:	429d      	cmp	r5, r3
 800d5d4:	bf38      	it	cc
 800d5d6:	461d      	movcc	r5, r3
 800d5d8:	0553      	lsls	r3, r2, #21
 800d5da:	d531      	bpl.n	800d640 <__ssputs_r+0xa0>
 800d5dc:	4629      	mov	r1, r5
 800d5de:	f7ff fefd 	bl	800d3dc <_malloc_r>
 800d5e2:	4606      	mov	r6, r0
 800d5e4:	b950      	cbnz	r0, 800d5fc <__ssputs_r+0x5c>
 800d5e6:	230c      	movs	r3, #12
 800d5e8:	f8ca 3000 	str.w	r3, [sl]
 800d5ec:	89a3      	ldrh	r3, [r4, #12]
 800d5ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5f2:	81a3      	strh	r3, [r4, #12]
 800d5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d5f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5fc:	6921      	ldr	r1, [r4, #16]
 800d5fe:	464a      	mov	r2, r9
 800d600:	f7ff fe5c 	bl	800d2bc <memcpy>
 800d604:	89a3      	ldrh	r3, [r4, #12]
 800d606:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d60a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d60e:	81a3      	strh	r3, [r4, #12]
 800d610:	6126      	str	r6, [r4, #16]
 800d612:	6165      	str	r5, [r4, #20]
 800d614:	444e      	add	r6, r9
 800d616:	eba5 0509 	sub.w	r5, r5, r9
 800d61a:	6026      	str	r6, [r4, #0]
 800d61c:	60a5      	str	r5, [r4, #8]
 800d61e:	463e      	mov	r6, r7
 800d620:	42be      	cmp	r6, r7
 800d622:	d900      	bls.n	800d626 <__ssputs_r+0x86>
 800d624:	463e      	mov	r6, r7
 800d626:	4632      	mov	r2, r6
 800d628:	6820      	ldr	r0, [r4, #0]
 800d62a:	4641      	mov	r1, r8
 800d62c:	f7ff fe54 	bl	800d2d8 <memmove>
 800d630:	68a3      	ldr	r3, [r4, #8]
 800d632:	6822      	ldr	r2, [r4, #0]
 800d634:	1b9b      	subs	r3, r3, r6
 800d636:	4432      	add	r2, r6
 800d638:	60a3      	str	r3, [r4, #8]
 800d63a:	6022      	str	r2, [r4, #0]
 800d63c:	2000      	movs	r0, #0
 800d63e:	e7db      	b.n	800d5f8 <__ssputs_r+0x58>
 800d640:	462a      	mov	r2, r5
 800d642:	f000 fa9f 	bl	800db84 <_realloc_r>
 800d646:	4606      	mov	r6, r0
 800d648:	2800      	cmp	r0, #0
 800d64a:	d1e1      	bne.n	800d610 <__ssputs_r+0x70>
 800d64c:	6921      	ldr	r1, [r4, #16]
 800d64e:	4650      	mov	r0, sl
 800d650:	f7ff fe74 	bl	800d33c <_free_r>
 800d654:	e7c7      	b.n	800d5e6 <__ssputs_r+0x46>
	...

0800d658 <_svfiprintf_r>:
 800d658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d65c:	4698      	mov	r8, r3
 800d65e:	898b      	ldrh	r3, [r1, #12]
 800d660:	061b      	lsls	r3, r3, #24
 800d662:	b09d      	sub	sp, #116	; 0x74
 800d664:	4607      	mov	r7, r0
 800d666:	460d      	mov	r5, r1
 800d668:	4614      	mov	r4, r2
 800d66a:	d50e      	bpl.n	800d68a <_svfiprintf_r+0x32>
 800d66c:	690b      	ldr	r3, [r1, #16]
 800d66e:	b963      	cbnz	r3, 800d68a <_svfiprintf_r+0x32>
 800d670:	2140      	movs	r1, #64	; 0x40
 800d672:	f7ff feb3 	bl	800d3dc <_malloc_r>
 800d676:	6028      	str	r0, [r5, #0]
 800d678:	6128      	str	r0, [r5, #16]
 800d67a:	b920      	cbnz	r0, 800d686 <_svfiprintf_r+0x2e>
 800d67c:	230c      	movs	r3, #12
 800d67e:	603b      	str	r3, [r7, #0]
 800d680:	f04f 30ff 	mov.w	r0, #4294967295
 800d684:	e0d1      	b.n	800d82a <_svfiprintf_r+0x1d2>
 800d686:	2340      	movs	r3, #64	; 0x40
 800d688:	616b      	str	r3, [r5, #20]
 800d68a:	2300      	movs	r3, #0
 800d68c:	9309      	str	r3, [sp, #36]	; 0x24
 800d68e:	2320      	movs	r3, #32
 800d690:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d694:	f8cd 800c 	str.w	r8, [sp, #12]
 800d698:	2330      	movs	r3, #48	; 0x30
 800d69a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d844 <_svfiprintf_r+0x1ec>
 800d69e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d6a2:	f04f 0901 	mov.w	r9, #1
 800d6a6:	4623      	mov	r3, r4
 800d6a8:	469a      	mov	sl, r3
 800d6aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6ae:	b10a      	cbz	r2, 800d6b4 <_svfiprintf_r+0x5c>
 800d6b0:	2a25      	cmp	r2, #37	; 0x25
 800d6b2:	d1f9      	bne.n	800d6a8 <_svfiprintf_r+0x50>
 800d6b4:	ebba 0b04 	subs.w	fp, sl, r4
 800d6b8:	d00b      	beq.n	800d6d2 <_svfiprintf_r+0x7a>
 800d6ba:	465b      	mov	r3, fp
 800d6bc:	4622      	mov	r2, r4
 800d6be:	4629      	mov	r1, r5
 800d6c0:	4638      	mov	r0, r7
 800d6c2:	f7ff ff6d 	bl	800d5a0 <__ssputs_r>
 800d6c6:	3001      	adds	r0, #1
 800d6c8:	f000 80aa 	beq.w	800d820 <_svfiprintf_r+0x1c8>
 800d6cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6ce:	445a      	add	r2, fp
 800d6d0:	9209      	str	r2, [sp, #36]	; 0x24
 800d6d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	f000 80a2 	beq.w	800d820 <_svfiprintf_r+0x1c8>
 800d6dc:	2300      	movs	r3, #0
 800d6de:	f04f 32ff 	mov.w	r2, #4294967295
 800d6e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6e6:	f10a 0a01 	add.w	sl, sl, #1
 800d6ea:	9304      	str	r3, [sp, #16]
 800d6ec:	9307      	str	r3, [sp, #28]
 800d6ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d6f2:	931a      	str	r3, [sp, #104]	; 0x68
 800d6f4:	4654      	mov	r4, sl
 800d6f6:	2205      	movs	r2, #5
 800d6f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6fc:	4851      	ldr	r0, [pc, #324]	; (800d844 <_svfiprintf_r+0x1ec>)
 800d6fe:	f7f2 fd6f 	bl	80001e0 <memchr>
 800d702:	9a04      	ldr	r2, [sp, #16]
 800d704:	b9d8      	cbnz	r0, 800d73e <_svfiprintf_r+0xe6>
 800d706:	06d0      	lsls	r0, r2, #27
 800d708:	bf44      	itt	mi
 800d70a:	2320      	movmi	r3, #32
 800d70c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d710:	0711      	lsls	r1, r2, #28
 800d712:	bf44      	itt	mi
 800d714:	232b      	movmi	r3, #43	; 0x2b
 800d716:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d71a:	f89a 3000 	ldrb.w	r3, [sl]
 800d71e:	2b2a      	cmp	r3, #42	; 0x2a
 800d720:	d015      	beq.n	800d74e <_svfiprintf_r+0xf6>
 800d722:	9a07      	ldr	r2, [sp, #28]
 800d724:	4654      	mov	r4, sl
 800d726:	2000      	movs	r0, #0
 800d728:	f04f 0c0a 	mov.w	ip, #10
 800d72c:	4621      	mov	r1, r4
 800d72e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d732:	3b30      	subs	r3, #48	; 0x30
 800d734:	2b09      	cmp	r3, #9
 800d736:	d94e      	bls.n	800d7d6 <_svfiprintf_r+0x17e>
 800d738:	b1b0      	cbz	r0, 800d768 <_svfiprintf_r+0x110>
 800d73a:	9207      	str	r2, [sp, #28]
 800d73c:	e014      	b.n	800d768 <_svfiprintf_r+0x110>
 800d73e:	eba0 0308 	sub.w	r3, r0, r8
 800d742:	fa09 f303 	lsl.w	r3, r9, r3
 800d746:	4313      	orrs	r3, r2
 800d748:	9304      	str	r3, [sp, #16]
 800d74a:	46a2      	mov	sl, r4
 800d74c:	e7d2      	b.n	800d6f4 <_svfiprintf_r+0x9c>
 800d74e:	9b03      	ldr	r3, [sp, #12]
 800d750:	1d19      	adds	r1, r3, #4
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	9103      	str	r1, [sp, #12]
 800d756:	2b00      	cmp	r3, #0
 800d758:	bfbb      	ittet	lt
 800d75a:	425b      	neglt	r3, r3
 800d75c:	f042 0202 	orrlt.w	r2, r2, #2
 800d760:	9307      	strge	r3, [sp, #28]
 800d762:	9307      	strlt	r3, [sp, #28]
 800d764:	bfb8      	it	lt
 800d766:	9204      	strlt	r2, [sp, #16]
 800d768:	7823      	ldrb	r3, [r4, #0]
 800d76a:	2b2e      	cmp	r3, #46	; 0x2e
 800d76c:	d10c      	bne.n	800d788 <_svfiprintf_r+0x130>
 800d76e:	7863      	ldrb	r3, [r4, #1]
 800d770:	2b2a      	cmp	r3, #42	; 0x2a
 800d772:	d135      	bne.n	800d7e0 <_svfiprintf_r+0x188>
 800d774:	9b03      	ldr	r3, [sp, #12]
 800d776:	1d1a      	adds	r2, r3, #4
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	9203      	str	r2, [sp, #12]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	bfb8      	it	lt
 800d780:	f04f 33ff 	movlt.w	r3, #4294967295
 800d784:	3402      	adds	r4, #2
 800d786:	9305      	str	r3, [sp, #20]
 800d788:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d854 <_svfiprintf_r+0x1fc>
 800d78c:	7821      	ldrb	r1, [r4, #0]
 800d78e:	2203      	movs	r2, #3
 800d790:	4650      	mov	r0, sl
 800d792:	f7f2 fd25 	bl	80001e0 <memchr>
 800d796:	b140      	cbz	r0, 800d7aa <_svfiprintf_r+0x152>
 800d798:	2340      	movs	r3, #64	; 0x40
 800d79a:	eba0 000a 	sub.w	r0, r0, sl
 800d79e:	fa03 f000 	lsl.w	r0, r3, r0
 800d7a2:	9b04      	ldr	r3, [sp, #16]
 800d7a4:	4303      	orrs	r3, r0
 800d7a6:	3401      	adds	r4, #1
 800d7a8:	9304      	str	r3, [sp, #16]
 800d7aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ae:	4826      	ldr	r0, [pc, #152]	; (800d848 <_svfiprintf_r+0x1f0>)
 800d7b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d7b4:	2206      	movs	r2, #6
 800d7b6:	f7f2 fd13 	bl	80001e0 <memchr>
 800d7ba:	2800      	cmp	r0, #0
 800d7bc:	d038      	beq.n	800d830 <_svfiprintf_r+0x1d8>
 800d7be:	4b23      	ldr	r3, [pc, #140]	; (800d84c <_svfiprintf_r+0x1f4>)
 800d7c0:	bb1b      	cbnz	r3, 800d80a <_svfiprintf_r+0x1b2>
 800d7c2:	9b03      	ldr	r3, [sp, #12]
 800d7c4:	3307      	adds	r3, #7
 800d7c6:	f023 0307 	bic.w	r3, r3, #7
 800d7ca:	3308      	adds	r3, #8
 800d7cc:	9303      	str	r3, [sp, #12]
 800d7ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7d0:	4433      	add	r3, r6
 800d7d2:	9309      	str	r3, [sp, #36]	; 0x24
 800d7d4:	e767      	b.n	800d6a6 <_svfiprintf_r+0x4e>
 800d7d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7da:	460c      	mov	r4, r1
 800d7dc:	2001      	movs	r0, #1
 800d7de:	e7a5      	b.n	800d72c <_svfiprintf_r+0xd4>
 800d7e0:	2300      	movs	r3, #0
 800d7e2:	3401      	adds	r4, #1
 800d7e4:	9305      	str	r3, [sp, #20]
 800d7e6:	4619      	mov	r1, r3
 800d7e8:	f04f 0c0a 	mov.w	ip, #10
 800d7ec:	4620      	mov	r0, r4
 800d7ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7f2:	3a30      	subs	r2, #48	; 0x30
 800d7f4:	2a09      	cmp	r2, #9
 800d7f6:	d903      	bls.n	800d800 <_svfiprintf_r+0x1a8>
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d0c5      	beq.n	800d788 <_svfiprintf_r+0x130>
 800d7fc:	9105      	str	r1, [sp, #20]
 800d7fe:	e7c3      	b.n	800d788 <_svfiprintf_r+0x130>
 800d800:	fb0c 2101 	mla	r1, ip, r1, r2
 800d804:	4604      	mov	r4, r0
 800d806:	2301      	movs	r3, #1
 800d808:	e7f0      	b.n	800d7ec <_svfiprintf_r+0x194>
 800d80a:	ab03      	add	r3, sp, #12
 800d80c:	9300      	str	r3, [sp, #0]
 800d80e:	462a      	mov	r2, r5
 800d810:	4b0f      	ldr	r3, [pc, #60]	; (800d850 <_svfiprintf_r+0x1f8>)
 800d812:	a904      	add	r1, sp, #16
 800d814:	4638      	mov	r0, r7
 800d816:	f3af 8000 	nop.w
 800d81a:	1c42      	adds	r2, r0, #1
 800d81c:	4606      	mov	r6, r0
 800d81e:	d1d6      	bne.n	800d7ce <_svfiprintf_r+0x176>
 800d820:	89ab      	ldrh	r3, [r5, #12]
 800d822:	065b      	lsls	r3, r3, #25
 800d824:	f53f af2c 	bmi.w	800d680 <_svfiprintf_r+0x28>
 800d828:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d82a:	b01d      	add	sp, #116	; 0x74
 800d82c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d830:	ab03      	add	r3, sp, #12
 800d832:	9300      	str	r3, [sp, #0]
 800d834:	462a      	mov	r2, r5
 800d836:	4b06      	ldr	r3, [pc, #24]	; (800d850 <_svfiprintf_r+0x1f8>)
 800d838:	a904      	add	r1, sp, #16
 800d83a:	4638      	mov	r0, r7
 800d83c:	f000 f87a 	bl	800d934 <_printf_i>
 800d840:	e7eb      	b.n	800d81a <_svfiprintf_r+0x1c2>
 800d842:	bf00      	nop
 800d844:	08034680 	.word	0x08034680
 800d848:	0803468a 	.word	0x0803468a
 800d84c:	00000000 	.word	0x00000000
 800d850:	0800d5a1 	.word	0x0800d5a1
 800d854:	08034686 	.word	0x08034686

0800d858 <_printf_common>:
 800d858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d85c:	4616      	mov	r6, r2
 800d85e:	4699      	mov	r9, r3
 800d860:	688a      	ldr	r2, [r1, #8]
 800d862:	690b      	ldr	r3, [r1, #16]
 800d864:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d868:	4293      	cmp	r3, r2
 800d86a:	bfb8      	it	lt
 800d86c:	4613      	movlt	r3, r2
 800d86e:	6033      	str	r3, [r6, #0]
 800d870:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d874:	4607      	mov	r7, r0
 800d876:	460c      	mov	r4, r1
 800d878:	b10a      	cbz	r2, 800d87e <_printf_common+0x26>
 800d87a:	3301      	adds	r3, #1
 800d87c:	6033      	str	r3, [r6, #0]
 800d87e:	6823      	ldr	r3, [r4, #0]
 800d880:	0699      	lsls	r1, r3, #26
 800d882:	bf42      	ittt	mi
 800d884:	6833      	ldrmi	r3, [r6, #0]
 800d886:	3302      	addmi	r3, #2
 800d888:	6033      	strmi	r3, [r6, #0]
 800d88a:	6825      	ldr	r5, [r4, #0]
 800d88c:	f015 0506 	ands.w	r5, r5, #6
 800d890:	d106      	bne.n	800d8a0 <_printf_common+0x48>
 800d892:	f104 0a19 	add.w	sl, r4, #25
 800d896:	68e3      	ldr	r3, [r4, #12]
 800d898:	6832      	ldr	r2, [r6, #0]
 800d89a:	1a9b      	subs	r3, r3, r2
 800d89c:	42ab      	cmp	r3, r5
 800d89e:	dc26      	bgt.n	800d8ee <_printf_common+0x96>
 800d8a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d8a4:	1e13      	subs	r3, r2, #0
 800d8a6:	6822      	ldr	r2, [r4, #0]
 800d8a8:	bf18      	it	ne
 800d8aa:	2301      	movne	r3, #1
 800d8ac:	0692      	lsls	r2, r2, #26
 800d8ae:	d42b      	bmi.n	800d908 <_printf_common+0xb0>
 800d8b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d8b4:	4649      	mov	r1, r9
 800d8b6:	4638      	mov	r0, r7
 800d8b8:	47c0      	blx	r8
 800d8ba:	3001      	adds	r0, #1
 800d8bc:	d01e      	beq.n	800d8fc <_printf_common+0xa4>
 800d8be:	6823      	ldr	r3, [r4, #0]
 800d8c0:	68e5      	ldr	r5, [r4, #12]
 800d8c2:	6832      	ldr	r2, [r6, #0]
 800d8c4:	f003 0306 	and.w	r3, r3, #6
 800d8c8:	2b04      	cmp	r3, #4
 800d8ca:	bf08      	it	eq
 800d8cc:	1aad      	subeq	r5, r5, r2
 800d8ce:	68a3      	ldr	r3, [r4, #8]
 800d8d0:	6922      	ldr	r2, [r4, #16]
 800d8d2:	bf0c      	ite	eq
 800d8d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d8d8:	2500      	movne	r5, #0
 800d8da:	4293      	cmp	r3, r2
 800d8dc:	bfc4      	itt	gt
 800d8de:	1a9b      	subgt	r3, r3, r2
 800d8e0:	18ed      	addgt	r5, r5, r3
 800d8e2:	2600      	movs	r6, #0
 800d8e4:	341a      	adds	r4, #26
 800d8e6:	42b5      	cmp	r5, r6
 800d8e8:	d11a      	bne.n	800d920 <_printf_common+0xc8>
 800d8ea:	2000      	movs	r0, #0
 800d8ec:	e008      	b.n	800d900 <_printf_common+0xa8>
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	4652      	mov	r2, sl
 800d8f2:	4649      	mov	r1, r9
 800d8f4:	4638      	mov	r0, r7
 800d8f6:	47c0      	blx	r8
 800d8f8:	3001      	adds	r0, #1
 800d8fa:	d103      	bne.n	800d904 <_printf_common+0xac>
 800d8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d904:	3501      	adds	r5, #1
 800d906:	e7c6      	b.n	800d896 <_printf_common+0x3e>
 800d908:	18e1      	adds	r1, r4, r3
 800d90a:	1c5a      	adds	r2, r3, #1
 800d90c:	2030      	movs	r0, #48	; 0x30
 800d90e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d912:	4422      	add	r2, r4
 800d914:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d918:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d91c:	3302      	adds	r3, #2
 800d91e:	e7c7      	b.n	800d8b0 <_printf_common+0x58>
 800d920:	2301      	movs	r3, #1
 800d922:	4622      	mov	r2, r4
 800d924:	4649      	mov	r1, r9
 800d926:	4638      	mov	r0, r7
 800d928:	47c0      	blx	r8
 800d92a:	3001      	adds	r0, #1
 800d92c:	d0e6      	beq.n	800d8fc <_printf_common+0xa4>
 800d92e:	3601      	adds	r6, #1
 800d930:	e7d9      	b.n	800d8e6 <_printf_common+0x8e>
	...

0800d934 <_printf_i>:
 800d934:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d938:	460c      	mov	r4, r1
 800d93a:	4691      	mov	r9, r2
 800d93c:	7e27      	ldrb	r7, [r4, #24]
 800d93e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d940:	2f78      	cmp	r7, #120	; 0x78
 800d942:	4680      	mov	r8, r0
 800d944:	469a      	mov	sl, r3
 800d946:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d94a:	d807      	bhi.n	800d95c <_printf_i+0x28>
 800d94c:	2f62      	cmp	r7, #98	; 0x62
 800d94e:	d80a      	bhi.n	800d966 <_printf_i+0x32>
 800d950:	2f00      	cmp	r7, #0
 800d952:	f000 80d8 	beq.w	800db06 <_printf_i+0x1d2>
 800d956:	2f58      	cmp	r7, #88	; 0x58
 800d958:	f000 80a3 	beq.w	800daa2 <_printf_i+0x16e>
 800d95c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d960:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d964:	e03a      	b.n	800d9dc <_printf_i+0xa8>
 800d966:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d96a:	2b15      	cmp	r3, #21
 800d96c:	d8f6      	bhi.n	800d95c <_printf_i+0x28>
 800d96e:	a001      	add	r0, pc, #4	; (adr r0, 800d974 <_printf_i+0x40>)
 800d970:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d974:	0800d9cd 	.word	0x0800d9cd
 800d978:	0800d9e1 	.word	0x0800d9e1
 800d97c:	0800d95d 	.word	0x0800d95d
 800d980:	0800d95d 	.word	0x0800d95d
 800d984:	0800d95d 	.word	0x0800d95d
 800d988:	0800d95d 	.word	0x0800d95d
 800d98c:	0800d9e1 	.word	0x0800d9e1
 800d990:	0800d95d 	.word	0x0800d95d
 800d994:	0800d95d 	.word	0x0800d95d
 800d998:	0800d95d 	.word	0x0800d95d
 800d99c:	0800d95d 	.word	0x0800d95d
 800d9a0:	0800daed 	.word	0x0800daed
 800d9a4:	0800da11 	.word	0x0800da11
 800d9a8:	0800dacf 	.word	0x0800dacf
 800d9ac:	0800d95d 	.word	0x0800d95d
 800d9b0:	0800d95d 	.word	0x0800d95d
 800d9b4:	0800db0f 	.word	0x0800db0f
 800d9b8:	0800d95d 	.word	0x0800d95d
 800d9bc:	0800da11 	.word	0x0800da11
 800d9c0:	0800d95d 	.word	0x0800d95d
 800d9c4:	0800d95d 	.word	0x0800d95d
 800d9c8:	0800dad7 	.word	0x0800dad7
 800d9cc:	680b      	ldr	r3, [r1, #0]
 800d9ce:	1d1a      	adds	r2, r3, #4
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	600a      	str	r2, [r1, #0]
 800d9d4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d9d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d9dc:	2301      	movs	r3, #1
 800d9de:	e0a3      	b.n	800db28 <_printf_i+0x1f4>
 800d9e0:	6825      	ldr	r5, [r4, #0]
 800d9e2:	6808      	ldr	r0, [r1, #0]
 800d9e4:	062e      	lsls	r6, r5, #24
 800d9e6:	f100 0304 	add.w	r3, r0, #4
 800d9ea:	d50a      	bpl.n	800da02 <_printf_i+0xce>
 800d9ec:	6805      	ldr	r5, [r0, #0]
 800d9ee:	600b      	str	r3, [r1, #0]
 800d9f0:	2d00      	cmp	r5, #0
 800d9f2:	da03      	bge.n	800d9fc <_printf_i+0xc8>
 800d9f4:	232d      	movs	r3, #45	; 0x2d
 800d9f6:	426d      	negs	r5, r5
 800d9f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d9fc:	485e      	ldr	r0, [pc, #376]	; (800db78 <_printf_i+0x244>)
 800d9fe:	230a      	movs	r3, #10
 800da00:	e019      	b.n	800da36 <_printf_i+0x102>
 800da02:	f015 0f40 	tst.w	r5, #64	; 0x40
 800da06:	6805      	ldr	r5, [r0, #0]
 800da08:	600b      	str	r3, [r1, #0]
 800da0a:	bf18      	it	ne
 800da0c:	b22d      	sxthne	r5, r5
 800da0e:	e7ef      	b.n	800d9f0 <_printf_i+0xbc>
 800da10:	680b      	ldr	r3, [r1, #0]
 800da12:	6825      	ldr	r5, [r4, #0]
 800da14:	1d18      	adds	r0, r3, #4
 800da16:	6008      	str	r0, [r1, #0]
 800da18:	0628      	lsls	r0, r5, #24
 800da1a:	d501      	bpl.n	800da20 <_printf_i+0xec>
 800da1c:	681d      	ldr	r5, [r3, #0]
 800da1e:	e002      	b.n	800da26 <_printf_i+0xf2>
 800da20:	0669      	lsls	r1, r5, #25
 800da22:	d5fb      	bpl.n	800da1c <_printf_i+0xe8>
 800da24:	881d      	ldrh	r5, [r3, #0]
 800da26:	4854      	ldr	r0, [pc, #336]	; (800db78 <_printf_i+0x244>)
 800da28:	2f6f      	cmp	r7, #111	; 0x6f
 800da2a:	bf0c      	ite	eq
 800da2c:	2308      	moveq	r3, #8
 800da2e:	230a      	movne	r3, #10
 800da30:	2100      	movs	r1, #0
 800da32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800da36:	6866      	ldr	r6, [r4, #4]
 800da38:	60a6      	str	r6, [r4, #8]
 800da3a:	2e00      	cmp	r6, #0
 800da3c:	bfa2      	ittt	ge
 800da3e:	6821      	ldrge	r1, [r4, #0]
 800da40:	f021 0104 	bicge.w	r1, r1, #4
 800da44:	6021      	strge	r1, [r4, #0]
 800da46:	b90d      	cbnz	r5, 800da4c <_printf_i+0x118>
 800da48:	2e00      	cmp	r6, #0
 800da4a:	d04d      	beq.n	800dae8 <_printf_i+0x1b4>
 800da4c:	4616      	mov	r6, r2
 800da4e:	fbb5 f1f3 	udiv	r1, r5, r3
 800da52:	fb03 5711 	mls	r7, r3, r1, r5
 800da56:	5dc7      	ldrb	r7, [r0, r7]
 800da58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800da5c:	462f      	mov	r7, r5
 800da5e:	42bb      	cmp	r3, r7
 800da60:	460d      	mov	r5, r1
 800da62:	d9f4      	bls.n	800da4e <_printf_i+0x11a>
 800da64:	2b08      	cmp	r3, #8
 800da66:	d10b      	bne.n	800da80 <_printf_i+0x14c>
 800da68:	6823      	ldr	r3, [r4, #0]
 800da6a:	07df      	lsls	r7, r3, #31
 800da6c:	d508      	bpl.n	800da80 <_printf_i+0x14c>
 800da6e:	6923      	ldr	r3, [r4, #16]
 800da70:	6861      	ldr	r1, [r4, #4]
 800da72:	4299      	cmp	r1, r3
 800da74:	bfde      	ittt	le
 800da76:	2330      	movle	r3, #48	; 0x30
 800da78:	f806 3c01 	strble.w	r3, [r6, #-1]
 800da7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800da80:	1b92      	subs	r2, r2, r6
 800da82:	6122      	str	r2, [r4, #16]
 800da84:	f8cd a000 	str.w	sl, [sp]
 800da88:	464b      	mov	r3, r9
 800da8a:	aa03      	add	r2, sp, #12
 800da8c:	4621      	mov	r1, r4
 800da8e:	4640      	mov	r0, r8
 800da90:	f7ff fee2 	bl	800d858 <_printf_common>
 800da94:	3001      	adds	r0, #1
 800da96:	d14c      	bne.n	800db32 <_printf_i+0x1fe>
 800da98:	f04f 30ff 	mov.w	r0, #4294967295
 800da9c:	b004      	add	sp, #16
 800da9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800daa2:	4835      	ldr	r0, [pc, #212]	; (800db78 <_printf_i+0x244>)
 800daa4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800daa8:	6823      	ldr	r3, [r4, #0]
 800daaa:	680e      	ldr	r6, [r1, #0]
 800daac:	061f      	lsls	r7, r3, #24
 800daae:	f856 5b04 	ldr.w	r5, [r6], #4
 800dab2:	600e      	str	r6, [r1, #0]
 800dab4:	d514      	bpl.n	800dae0 <_printf_i+0x1ac>
 800dab6:	07d9      	lsls	r1, r3, #31
 800dab8:	bf44      	itt	mi
 800daba:	f043 0320 	orrmi.w	r3, r3, #32
 800dabe:	6023      	strmi	r3, [r4, #0]
 800dac0:	b91d      	cbnz	r5, 800daca <_printf_i+0x196>
 800dac2:	6823      	ldr	r3, [r4, #0]
 800dac4:	f023 0320 	bic.w	r3, r3, #32
 800dac8:	6023      	str	r3, [r4, #0]
 800daca:	2310      	movs	r3, #16
 800dacc:	e7b0      	b.n	800da30 <_printf_i+0xfc>
 800dace:	6823      	ldr	r3, [r4, #0]
 800dad0:	f043 0320 	orr.w	r3, r3, #32
 800dad4:	6023      	str	r3, [r4, #0]
 800dad6:	2378      	movs	r3, #120	; 0x78
 800dad8:	4828      	ldr	r0, [pc, #160]	; (800db7c <_printf_i+0x248>)
 800dada:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dade:	e7e3      	b.n	800daa8 <_printf_i+0x174>
 800dae0:	065e      	lsls	r6, r3, #25
 800dae2:	bf48      	it	mi
 800dae4:	b2ad      	uxthmi	r5, r5
 800dae6:	e7e6      	b.n	800dab6 <_printf_i+0x182>
 800dae8:	4616      	mov	r6, r2
 800daea:	e7bb      	b.n	800da64 <_printf_i+0x130>
 800daec:	680b      	ldr	r3, [r1, #0]
 800daee:	6826      	ldr	r6, [r4, #0]
 800daf0:	6960      	ldr	r0, [r4, #20]
 800daf2:	1d1d      	adds	r5, r3, #4
 800daf4:	600d      	str	r5, [r1, #0]
 800daf6:	0635      	lsls	r5, r6, #24
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	d501      	bpl.n	800db00 <_printf_i+0x1cc>
 800dafc:	6018      	str	r0, [r3, #0]
 800dafe:	e002      	b.n	800db06 <_printf_i+0x1d2>
 800db00:	0671      	lsls	r1, r6, #25
 800db02:	d5fb      	bpl.n	800dafc <_printf_i+0x1c8>
 800db04:	8018      	strh	r0, [r3, #0]
 800db06:	2300      	movs	r3, #0
 800db08:	6123      	str	r3, [r4, #16]
 800db0a:	4616      	mov	r6, r2
 800db0c:	e7ba      	b.n	800da84 <_printf_i+0x150>
 800db0e:	680b      	ldr	r3, [r1, #0]
 800db10:	1d1a      	adds	r2, r3, #4
 800db12:	600a      	str	r2, [r1, #0]
 800db14:	681e      	ldr	r6, [r3, #0]
 800db16:	6862      	ldr	r2, [r4, #4]
 800db18:	2100      	movs	r1, #0
 800db1a:	4630      	mov	r0, r6
 800db1c:	f7f2 fb60 	bl	80001e0 <memchr>
 800db20:	b108      	cbz	r0, 800db26 <_printf_i+0x1f2>
 800db22:	1b80      	subs	r0, r0, r6
 800db24:	6060      	str	r0, [r4, #4]
 800db26:	6863      	ldr	r3, [r4, #4]
 800db28:	6123      	str	r3, [r4, #16]
 800db2a:	2300      	movs	r3, #0
 800db2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db30:	e7a8      	b.n	800da84 <_printf_i+0x150>
 800db32:	6923      	ldr	r3, [r4, #16]
 800db34:	4632      	mov	r2, r6
 800db36:	4649      	mov	r1, r9
 800db38:	4640      	mov	r0, r8
 800db3a:	47d0      	blx	sl
 800db3c:	3001      	adds	r0, #1
 800db3e:	d0ab      	beq.n	800da98 <_printf_i+0x164>
 800db40:	6823      	ldr	r3, [r4, #0]
 800db42:	079b      	lsls	r3, r3, #30
 800db44:	d413      	bmi.n	800db6e <_printf_i+0x23a>
 800db46:	68e0      	ldr	r0, [r4, #12]
 800db48:	9b03      	ldr	r3, [sp, #12]
 800db4a:	4298      	cmp	r0, r3
 800db4c:	bfb8      	it	lt
 800db4e:	4618      	movlt	r0, r3
 800db50:	e7a4      	b.n	800da9c <_printf_i+0x168>
 800db52:	2301      	movs	r3, #1
 800db54:	4632      	mov	r2, r6
 800db56:	4649      	mov	r1, r9
 800db58:	4640      	mov	r0, r8
 800db5a:	47d0      	blx	sl
 800db5c:	3001      	adds	r0, #1
 800db5e:	d09b      	beq.n	800da98 <_printf_i+0x164>
 800db60:	3501      	adds	r5, #1
 800db62:	68e3      	ldr	r3, [r4, #12]
 800db64:	9903      	ldr	r1, [sp, #12]
 800db66:	1a5b      	subs	r3, r3, r1
 800db68:	42ab      	cmp	r3, r5
 800db6a:	dcf2      	bgt.n	800db52 <_printf_i+0x21e>
 800db6c:	e7eb      	b.n	800db46 <_printf_i+0x212>
 800db6e:	2500      	movs	r5, #0
 800db70:	f104 0619 	add.w	r6, r4, #25
 800db74:	e7f5      	b.n	800db62 <_printf_i+0x22e>
 800db76:	bf00      	nop
 800db78:	08034691 	.word	0x08034691
 800db7c:	080346a2 	.word	0x080346a2

0800db80 <__retarget_lock_acquire_recursive>:
 800db80:	4770      	bx	lr

0800db82 <__retarget_lock_release_recursive>:
 800db82:	4770      	bx	lr

0800db84 <_realloc_r>:
 800db84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db86:	4607      	mov	r7, r0
 800db88:	4614      	mov	r4, r2
 800db8a:	460e      	mov	r6, r1
 800db8c:	b921      	cbnz	r1, 800db98 <_realloc_r+0x14>
 800db8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800db92:	4611      	mov	r1, r2
 800db94:	f7ff bc22 	b.w	800d3dc <_malloc_r>
 800db98:	b922      	cbnz	r2, 800dba4 <_realloc_r+0x20>
 800db9a:	f7ff fbcf 	bl	800d33c <_free_r>
 800db9e:	4625      	mov	r5, r4
 800dba0:	4628      	mov	r0, r5
 800dba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dba4:	f000 f814 	bl	800dbd0 <_malloc_usable_size_r>
 800dba8:	42a0      	cmp	r0, r4
 800dbaa:	d20f      	bcs.n	800dbcc <_realloc_r+0x48>
 800dbac:	4621      	mov	r1, r4
 800dbae:	4638      	mov	r0, r7
 800dbb0:	f7ff fc14 	bl	800d3dc <_malloc_r>
 800dbb4:	4605      	mov	r5, r0
 800dbb6:	2800      	cmp	r0, #0
 800dbb8:	d0f2      	beq.n	800dba0 <_realloc_r+0x1c>
 800dbba:	4631      	mov	r1, r6
 800dbbc:	4622      	mov	r2, r4
 800dbbe:	f7ff fb7d 	bl	800d2bc <memcpy>
 800dbc2:	4631      	mov	r1, r6
 800dbc4:	4638      	mov	r0, r7
 800dbc6:	f7ff fbb9 	bl	800d33c <_free_r>
 800dbca:	e7e9      	b.n	800dba0 <_realloc_r+0x1c>
 800dbcc:	4635      	mov	r5, r6
 800dbce:	e7e7      	b.n	800dba0 <_realloc_r+0x1c>

0800dbd0 <_malloc_usable_size_r>:
 800dbd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbd4:	1f18      	subs	r0, r3, #4
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	bfbc      	itt	lt
 800dbda:	580b      	ldrlt	r3, [r1, r0]
 800dbdc:	18c0      	addlt	r0, r0, r3
 800dbde:	4770      	bx	lr

0800dbe0 <_init>:
 800dbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbe2:	bf00      	nop
 800dbe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbe6:	bc08      	pop	{r3}
 800dbe8:	469e      	mov	lr, r3
 800dbea:	4770      	bx	lr

0800dbec <_fini>:
 800dbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbee:	bf00      	nop
 800dbf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbf2:	bc08      	pop	{r3}
 800dbf4:	469e      	mov	lr, r3
 800dbf6:	4770      	bx	lr
