
final_oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bb4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005a2c  08009d78  08009d78  0000ad78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f7a4  0800f7a4  000111d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f7a4  0800f7a4  000107a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f7ac  0800f7ac  000111d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f7ac  0800f7ac  000107ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f7b0  0800f7b0  000107b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  0800f7b4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000670  200401d4  0800f988  000111d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20040844  0800f988  00011844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011377  00000000  00000000  00011204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ae8  00000000  00000000  0002257b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e80  00000000  00000000  00025068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000afe  00000000  00000000  00025ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ae14  00000000  00000000  000269e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e1a  00000000  00000000  000517fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102312  00000000  00000000  00064614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00166926  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ce4  00000000  00000000  0016696c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0016b650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009d5c 	.word	0x08009d5c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	08009d5c 	.word	0x08009d5c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <MX_GPIO_Init>:
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
     PE0   ------> S_TIM4_ETR
*/
void MX_GPIO_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08e      	sub	sp, #56	@ 0x38
 8000f08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
 8000f16:	60da      	str	r2, [r3, #12]
 8000f18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f1a:	4bb2      	ldr	r3, [pc, #712]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1e:	4ab1      	ldr	r2, [pc, #708]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f20:	f043 0310 	orr.w	r3, r3, #16
 8000f24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f26:	4baf      	ldr	r3, [pc, #700]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2a:	f003 0310 	and.w	r3, r3, #16
 8000f2e:	623b      	str	r3, [r7, #32]
 8000f30:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f32:	4bac      	ldr	r3, [pc, #688]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f36:	4aab      	ldr	r2, [pc, #684]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f38:	f043 0304 	orr.w	r3, r3, #4
 8000f3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f3e:	4ba9      	ldr	r3, [pc, #676]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f42:	f003 0304 	and.w	r3, r3, #4
 8000f46:	61fb      	str	r3, [r7, #28]
 8000f48:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f4a:	4ba6      	ldr	r3, [pc, #664]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4e:	4aa5      	ldr	r2, [pc, #660]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f50:	f043 0320 	orr.w	r3, r3, #32
 8000f54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f56:	4ba3      	ldr	r3, [pc, #652]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f5a:	f003 0320 	and.w	r3, r3, #32
 8000f5e:	61bb      	str	r3, [r7, #24]
 8000f60:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f62:	4ba0      	ldr	r3, [pc, #640]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f66:	4a9f      	ldr	r2, [pc, #636]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f6e:	4b9d      	ldr	r3, [pc, #628]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7a:	4b9a      	ldr	r3, [pc, #616]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7e:	4a99      	ldr	r2, [pc, #612]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f86:	4b97      	ldr	r3, [pc, #604]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	613b      	str	r3, [r7, #16]
 8000f90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f92:	4b94      	ldr	r3, [pc, #592]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f96:	4a93      	ldr	r2, [pc, #588]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000f98:	f043 0302 	orr.w	r3, r3, #2
 8000f9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f9e:	4b91      	ldr	r3, [pc, #580]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa2:	f003 0302 	and.w	r3, r3, #2
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000faa:	4b8e      	ldr	r3, [pc, #568]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	4a8d      	ldr	r2, [pc, #564]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000fb0:	f043 0308 	orr.w	r3, r3, #8
 8000fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb6:	4b8b      	ldr	r3, [pc, #556]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fba:	f003 0308 	and.w	r3, r3, #8
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fc2:	4b88      	ldr	r3, [pc, #544]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc6:	4a87      	ldr	r2, [pc, #540]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fce:	4b85      	ldr	r3, [pc, #532]	@ (80011e4 <MX_GPIO_Init+0x2e0>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000fda:	f002 fc71 	bl	80038c0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OLED_CS_Pin|OLED_DC_Pin|OLED_Res_Pin, GPIO_PIN_SET);
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000fe4:	4880      	ldr	r0, [pc, #512]	@ (80011e8 <MX_GPIO_Init+0x2e4>)
 8000fe6:	f002 fb8f 	bl	8003708 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000fea:	230c      	movs	r3, #12
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000ffa:	230d      	movs	r3, #13
 8000ffc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ffe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001002:	4619      	mov	r1, r3
 8001004:	4879      	ldr	r0, [pc, #484]	@ (80011ec <MX_GPIO_Init+0x2e8>)
 8001006:	f002 f9ed 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800100a:	2307      	movs	r3, #7
 800100c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800100e:	2312      	movs	r3, #18
 8001010:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001016:	2303      	movs	r3, #3
 8001018:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800101a:	2304      	movs	r3, #4
 800101c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800101e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001022:	4619      	mov	r1, r3
 8001024:	4870      	ldr	r0, [pc, #448]	@ (80011e8 <MX_GPIO_Init+0x2e4>)
 8001026:	f002 f9dd 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800102a:	2380      	movs	r3, #128	@ 0x80
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102e:	2302      	movs	r3, #2
 8001030:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2300      	movs	r3, #0
 8001038:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800103a:	230d      	movs	r3, #13
 800103c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800103e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001042:	4619      	mov	r1, r3
 8001044:	4868      	ldr	r0, [pc, #416]	@ (80011e8 <MX_GPIO_Init+0x2e4>)
 8001046:	f002 f9cd 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800104a:	233f      	movs	r3, #63	@ 0x3f
 800104c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800104e:	230b      	movs	r3, #11
 8001050:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800105a:	4619      	mov	r1, r3
 800105c:	4864      	ldr	r0, [pc, #400]	@ (80011f0 <MX_GPIO_Init+0x2ec>)
 800105e:	f002 f9c1 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001062:	2301      	movs	r3, #1
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001072:	2301      	movs	r3, #1
 8001074:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001076:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800107a:	4619      	mov	r1, r3
 800107c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001080:	f002 f9b0 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001084:	230a      	movs	r3, #10
 8001086:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001088:	230b      	movs	r3, #11
 800108a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001090:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001094:	4619      	mov	r1, r3
 8001096:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109a:	f002 f9a3 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800109e:	2301      	movs	r3, #1
 80010a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	2300      	movs	r3, #0
 80010ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010ae:	2302      	movs	r3, #2
 80010b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010b6:	4619      	mov	r1, r3
 80010b8:	484e      	ldr	r0, [pc, #312]	@ (80011f4 <MX_GPIO_Init+0x2f0>)
 80010ba:	f002 f993 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010be:	2302      	movs	r3, #2
 80010c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010c2:	230b      	movs	r3, #11
 80010c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ce:	4619      	mov	r1, r3
 80010d0:	4848      	ldr	r0, [pc, #288]	@ (80011f4 <MX_GPIO_Init+0x2f0>)
 80010d2:	f002 f987 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80010d6:	2344      	movs	r3, #68	@ 0x44
 80010d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010da:	2303      	movs	r3, #3
 80010dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e6:	4619      	mov	r1, r3
 80010e8:	4842      	ldr	r0, [pc, #264]	@ (80011f4 <MX_GPIO_Init+0x2f0>)
 80010ea:	f002 f97b 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_CS_Pin OLED_DC_Pin OLED_Res_Pin */
  GPIO_InitStruct.Pin = OLED_CS_Pin|OLED_DC_Pin|OLED_Res_Pin;
 80010ee:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80010f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f4:	2301      	movs	r3, #1
 80010f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fc:	2300      	movs	r3, #0
 80010fe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001104:	4619      	mov	r1, r3
 8001106:	4838      	ldr	r0, [pc, #224]	@ (80011e8 <MX_GPIO_Init+0x2e4>)
 8001108:	f002 f96c 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800110c:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8001110:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001112:	2302      	movs	r3, #2
 8001114:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111a:	2300      	movs	r3, #0
 800111c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800111e:	2301      	movs	r3, #1
 8001120:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001122:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001126:	4619      	mov	r1, r3
 8001128:	4830      	ldr	r0, [pc, #192]	@ (80011ec <MX_GPIO_Init+0x2e8>)
 800112a:	f002 f95b 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800112e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001132:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001134:	2302      	movs	r3, #2
 8001136:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113c:	2300      	movs	r3, #0
 800113e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001140:	2303      	movs	r3, #3
 8001142:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001144:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001148:	4619      	mov	r1, r3
 800114a:	4828      	ldr	r0, [pc, #160]	@ (80011ec <MX_GPIO_Init+0x2e8>)
 800114c:	f002 f94a 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001150:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001154:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001156:	2302      	movs	r3, #2
 8001158:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115e:	2300      	movs	r3, #0
 8001160:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001162:	2301      	movs	r3, #1
 8001164:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001166:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800116a:	4619      	mov	r1, r3
 800116c:	4821      	ldr	r0, [pc, #132]	@ (80011f4 <MX_GPIO_Init+0x2f0>)
 800116e:	f002 f939 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001172:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001176:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001178:	2302      	movs	r3, #2
 800117a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001184:	230d      	movs	r3, #13
 8001186:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001188:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800118c:	4619      	mov	r1, r3
 800118e:	4819      	ldr	r0, [pc, #100]	@ (80011f4 <MX_GPIO_Init+0x2f0>)
 8001190:	f002 f928 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001194:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001198:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119a:	2302      	movs	r3, #2
 800119c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a2:	2300      	movs	r3, #0
 80011a4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80011a6:	230e      	movs	r3, #14
 80011a8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ae:	4619      	mov	r1, r3
 80011b0:	4810      	ldr	r0, [pc, #64]	@ (80011f4 <MX_GPIO_Init+0x2f0>)
 80011b2:	f002 f917 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011bc:	2302      	movs	r3, #2
 80011be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c4:	2303      	movs	r3, #3
 80011c6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011c8:	2307      	movs	r3, #7
 80011ca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d0:	4619      	mov	r1, r3
 80011d2:	4809      	ldr	r0, [pc, #36]	@ (80011f8 <MX_GPIO_Init+0x2f4>)
 80011d4:	f002 f906 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80011d8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	2302      	movs	r3, #2
 80011e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80011e2:	e00b      	b.n	80011fc <MX_GPIO_Init+0x2f8>
 80011e4:	40021000 	.word	0x40021000
 80011e8:	48001400 	.word	0x48001400
 80011ec:	48001000 	.word	0x48001000
 80011f0:	48000800 	.word	0x48000800
 80011f4:	48000400 	.word	0x48000400
 80011f8:	48000c00 	.word	0x48000c00
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001200:	2300      	movs	r3, #0
 8001202:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001204:	2302      	movs	r3, #2
 8001206:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001208:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800120c:	4619      	mov	r1, r3
 800120e:	485c      	ldr	r0, [pc, #368]	@ (8001380 <MX_GPIO_Init+0x47c>)
 8001210:	f002 f8e8 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001214:	2340      	movs	r3, #64	@ 0x40
 8001216:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001218:	2302      	movs	r3, #2
 800121a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001220:	2300      	movs	r3, #0
 8001222:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001224:	230d      	movs	r3, #13
 8001226:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001228:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800122c:	4619      	mov	r1, r3
 800122e:	4855      	ldr	r0, [pc, #340]	@ (8001384 <MX_GPIO_Init+0x480>)
 8001230:	f002 f8d8 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001234:	2380      	movs	r3, #128	@ 0x80
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001238:	2302      	movs	r3, #2
 800123a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001240:	2300      	movs	r3, #0
 8001242:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001244:	2302      	movs	r3, #2
 8001246:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001248:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800124c:	4619      	mov	r1, r3
 800124e:	484d      	ldr	r0, [pc, #308]	@ (8001384 <MX_GPIO_Init+0x480>)
 8001250:	f002 f8c8 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001254:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001266:	230c      	movs	r3, #12
 8001268:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800126a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800126e:	4619      	mov	r1, r3
 8001270:	4844      	ldr	r0, [pc, #272]	@ (8001384 <MX_GPIO_Init+0x480>)
 8001272:	f002 f8b7 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001276:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800127a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127c:	2302      	movs	r3, #2
 800127e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001284:	2303      	movs	r3, #3
 8001286:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001288:	230a      	movs	r3, #10
 800128a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001290:	4619      	mov	r1, r3
 8001292:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001296:	f002 f8a5 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800129a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800129e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ac:	4619      	mov	r1, r3
 80012ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012b2:	f002 f897 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012b6:	2301      	movs	r3, #1
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	2302      	movs	r3, #2
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c2:	2303      	movs	r3, #3
 80012c4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80012c6:	2309      	movs	r3, #9
 80012c8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ce:	4619      	mov	r1, r3
 80012d0:	482b      	ldr	r0, [pc, #172]	@ (8001380 <MX_GPIO_Init+0x47c>)
 80012d2:	f002 f887 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012d6:	2304      	movs	r3, #4
 80012d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	2302      	movs	r3, #2
 80012dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e2:	2303      	movs	r3, #3
 80012e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80012e6:	230c      	movs	r3, #12
 80012e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ee:	4619      	mov	r1, r3
 80012f0:	4823      	ldr	r0, [pc, #140]	@ (8001380 <MX_GPIO_Init+0x47c>)
 80012f2:	f002 f877 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80012f6:	2378      	movs	r3, #120	@ 0x78
 80012f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fa:	2302      	movs	r3, #2
 80012fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001302:	2303      	movs	r3, #3
 8001304:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001306:	2307      	movs	r3, #7
 8001308:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800130a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800130e:	4619      	mov	r1, r3
 8001310:	481b      	ldr	r0, [pc, #108]	@ (8001380 <MX_GPIO_Init+0x47c>)
 8001312:	f002 f867 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001316:	2338      	movs	r3, #56	@ 0x38
 8001318:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131a:	2302      	movs	r3, #2
 800131c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001322:	2303      	movs	r3, #3
 8001324:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001326:	2306      	movs	r3, #6
 8001328:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800132e:	4619      	mov	r1, r3
 8001330:	4815      	ldr	r0, [pc, #84]	@ (8001388 <MX_GPIO_Init+0x484>)
 8001332:	f002 f857 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001336:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800133c:	2312      	movs	r3, #18
 800133e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001344:	2303      	movs	r3, #3
 8001346:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001348:	2304      	movs	r3, #4
 800134a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001350:	4619      	mov	r1, r3
 8001352:	480d      	ldr	r0, [pc, #52]	@ (8001388 <MX_GPIO_Init+0x484>)
 8001354:	f002 f846 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001358:	2301      	movs	r3, #1
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135c:	2302      	movs	r3, #2
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001368:	2302      	movs	r3, #2
 800136a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800136c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001370:	4619      	mov	r1, r3
 8001372:	4806      	ldr	r0, [pc, #24]	@ (800138c <MX_GPIO_Init+0x488>)
 8001374:	f002 f836 	bl	80033e4 <HAL_GPIO_Init>

}
 8001378:	bf00      	nop
 800137a:	3738      	adds	r7, #56	@ 0x38
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	48000c00 	.word	0x48000c00
 8001384:	48000800 	.word	0x48000800
 8001388:	48000400 	.word	0x48000400
 800138c:	48001000 	.word	0x48001000

08001390 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */

	char myText[] = "Hello World";
 8001396:	4a11      	ldr	r2, [pc, #68]	@ (80013dc <main+0x4c>)
 8001398:	463b      	mov	r3, r7
 800139a:	ca07      	ldmia	r2, {r0, r1, r2}
 800139c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013a0:	f001 fea2 	bl	80030e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a4:	f000 f81e 	bl	80013e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a8:	f7ff fdac 	bl	8000f04 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80013ac:	f000 fda6 	bl	8001efc <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80013b0:	f000 f864 	bl	800147c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize OLED
  ssd1306_Init();
 80013b4:	f000 fef6 	bl	80021a4 <ssd1306_Init>

  // Place cursor
  ssd1306_SetCursor(5, 5);
 80013b8:	2105      	movs	r1, #5
 80013ba:	2005      	movs	r0, #5
 80013bc:	f001 f8a8 	bl	8002510 <ssd1306_SetCursor>
  // Write string to buffer
  retVal = ssd1306_WriteString(myText, Font_7x10, White);
 80013c0:	4b07      	ldr	r3, [pc, #28]	@ (80013e0 <main+0x50>)
 80013c2:	4638      	mov	r0, r7
 80013c4:	2201      	movs	r2, #1
 80013c6:	9200      	str	r2, [sp, #0]
 80013c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013ca:	f001 f87b 	bl	80024c4 <ssd1306_WriteString>
 80013ce:	4603      	mov	r3, r0
 80013d0:	73fb      	strb	r3, [r7, #15]
  // Write buffer to screen
  ssd1306_UpdateScreen();
 80013d2:	f000 ff69 	bl	80022a8 <ssd1306_UpdateScreen>


  while (1)
  {
    /* USER CODE END WHILE */
	ssd1306_TestAll();
 80013d6:	f000 fc07 	bl	8001be8 <ssd1306_TestAll>
 80013da:	e7fc      	b.n	80013d6 <main+0x46>
 80013dc:	08009d78 	.word	0x08009d78
 80013e0:	0800effc 	.word	0x0800effc

080013e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b096      	sub	sp, #88	@ 0x58
 80013e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	2244      	movs	r2, #68	@ 0x44
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f005 fe46 	bl	8007084 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f8:	463b      	mov	r3, r7
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
 8001404:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001406:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800140a:	f002 f9b5 	bl	8003778 <HAL_PWREx_ControlVoltageScaling>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001414:	f000 f82c 	bl	8001470 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001418:	2310      	movs	r3, #16
 800141a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800141c:	2301      	movs	r3, #1
 800141e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001424:	2360      	movs	r3, #96	@ 0x60
 8001426:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001428:	2300      	movs	r3, #0
 800142a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	4618      	mov	r0, r3
 8001432:	f002 fa55 	bl	80038e0 <HAL_RCC_OscConfig>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800143c:	f000 f818 	bl	8001470 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001440:	230f      	movs	r3, #15
 8001442:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001444:	2300      	movs	r3, #0
 8001446:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001448:	2300      	movs	r3, #0
 800144a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800144c:	2300      	movs	r3, #0
 800144e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001450:	2300      	movs	r3, #0
 8001452:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001454:	463b      	mov	r3, r7
 8001456:	2100      	movs	r1, #0
 8001458:	4618      	mov	r0, r3
 800145a:	f002 fe5b 	bl	8004114 <HAL_RCC_ClockConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001464:	f000 f804 	bl	8001470 <Error_Handler>
  }
}
 8001468:	bf00      	nop
 800146a:	3758      	adds	r7, #88	@ 0x58
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001474:	b672      	cpsid	i
}
 8001476:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <Error_Handler+0x8>

0800147c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001480:	4b1b      	ldr	r3, [pc, #108]	@ (80014f0 <MX_SPI1_Init+0x74>)
 8001482:	4a1c      	ldr	r2, [pc, #112]	@ (80014f4 <MX_SPI1_Init+0x78>)
 8001484:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001486:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <MX_SPI1_Init+0x74>)
 8001488:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800148c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800148e:	4b18      	ldr	r3, [pc, #96]	@ (80014f0 <MX_SPI1_Init+0x74>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001494:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <MX_SPI1_Init+0x74>)
 8001496:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800149a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800149c:	4b14      	ldr	r3, [pc, #80]	@ (80014f0 <MX_SPI1_Init+0x74>)
 800149e:	2200      	movs	r2, #0
 80014a0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014a2:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014a8:	4b11      	ldr	r3, [pc, #68]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014ae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80014b0:	4b0f      	ldr	r3, [pc, #60]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014b2:	2208      	movs	r2, #8
 80014b4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014be:	2200      	movs	r2, #0
 80014c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80014c8:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014ca:	2207      	movs	r2, #7
 80014cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014ce:	4b08      	ldr	r3, [pc, #32]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014d4:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014d6:	2208      	movs	r2, #8
 80014d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	@ (80014f0 <MX_SPI1_Init+0x74>)
 80014dc:	f003 fdf0 	bl	80050c0 <HAL_SPI_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80014e6:	f7ff ffc3 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200401f0 	.word	0x200401f0
 80014f4:	40013000 	.word	0x40013000

080014f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	@ 0x28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a17      	ldr	r2, [pc, #92]	@ (8001574 <HAL_SPI_MspInit+0x7c>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d128      	bne.n	800156c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800151a:	4b17      	ldr	r3, [pc, #92]	@ (8001578 <HAL_SPI_MspInit+0x80>)
 800151c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800151e:	4a16      	ldr	r2, [pc, #88]	@ (8001578 <HAL_SPI_MspInit+0x80>)
 8001520:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001524:	6613      	str	r3, [r2, #96]	@ 0x60
 8001526:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <HAL_SPI_MspInit+0x80>)
 8001528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800152a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001532:	4b11      	ldr	r3, [pc, #68]	@ (8001578 <HAL_SPI_MspInit+0x80>)
 8001534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001536:	4a10      	ldr	r2, [pc, #64]	@ (8001578 <HAL_SPI_MspInit+0x80>)
 8001538:	f043 0301 	orr.w	r3, r3, #1
 800153c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800153e:	4b0e      	ldr	r3, [pc, #56]	@ (8001578 <HAL_SPI_MspInit+0x80>)
 8001540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800154a:	23f0      	movs	r3, #240	@ 0xf0
 800154c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154e:	2302      	movs	r3, #2
 8001550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001556:	2303      	movs	r3, #3
 8001558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800155a:	2305      	movs	r3, #5
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155e:	f107 0314 	add.w	r3, r7, #20
 8001562:	4619      	mov	r1, r3
 8001564:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001568:	f001 ff3c 	bl	80033e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800156c:	bf00      	nop
 800156e:	3728      	adds	r7, #40	@ 0x28
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40013000 	.word	0x40013000
 8001578:	40021000 	.word	0x40021000

0800157c <ssd1306_TestBorder>:
0x00, 0x03, 0xFF, 0x00, 0x00, 0xFF, 0xC0, 0x00, 0x00, 0x00, 0xFF, 0x00, 0x00, 0xFF, 0x00, 0x00,
0x00, 0x00, 0x3F, 0x00, 0x00, 0xFC, 0x00, 0x00, 0x00, 0x00, 0x0F, 0x00, 0x00, 0xF0, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};

void ssd1306_TestBorder() {
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 8001582:	2000      	movs	r0, #0
 8001584:	f000 fe78 	bl	8002278 <ssd1306_Fill>

    uint8_t x = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	71fb      	strb	r3, [r7, #7]
    uint8_t y = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	71bb      	strb	r3, [r7, #6]
    do {
        ssd1306_DrawPixel(x, y, Black);
 8001590:	79b9      	ldrb	r1, [r7, #6]
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	2200      	movs	r2, #0
 8001596:	4618      	mov	r0, r3
 8001598:	f000 feae 	bl	80022f8 <ssd1306_DrawPixel>

        if((y == 0) && (x < (SSD1306_WIDTH-1)))
 800159c:	79bb      	ldrb	r3, [r7, #6]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d106      	bne.n	80015b0 <ssd1306_TestBorder+0x34>
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	2b7e      	cmp	r3, #126	@ 0x7e
 80015a6:	d803      	bhi.n	80015b0 <ssd1306_TestBorder+0x34>
            x++;
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	3301      	adds	r3, #1
 80015ac:	71fb      	strb	r3, [r7, #7]
 80015ae:	e016      	b.n	80015de <ssd1306_TestBorder+0x62>
        else if((x == (SSD1306_WIDTH-1)) && (y < (SSD1306_HEIGHT-1)))
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80015b4:	d106      	bne.n	80015c4 <ssd1306_TestBorder+0x48>
 80015b6:	79bb      	ldrb	r3, [r7, #6]
 80015b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80015ba:	d803      	bhi.n	80015c4 <ssd1306_TestBorder+0x48>
            y++;
 80015bc:	79bb      	ldrb	r3, [r7, #6]
 80015be:	3301      	adds	r3, #1
 80015c0:	71bb      	strb	r3, [r7, #6]
 80015c2:	e00c      	b.n	80015de <ssd1306_TestBorder+0x62>
        else if((y == (SSD1306_HEIGHT-1)) && (x > 0))
 80015c4:	79bb      	ldrb	r3, [r7, #6]
 80015c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80015c8:	d106      	bne.n	80015d8 <ssd1306_TestBorder+0x5c>
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d003      	beq.n	80015d8 <ssd1306_TestBorder+0x5c>
            x--;
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	71fb      	strb	r3, [r7, #7]
 80015d6:	e002      	b.n	80015de <ssd1306_TestBorder+0x62>
        else
            y--;
 80015d8:	79bb      	ldrb	r3, [r7, #6]
 80015da:	3b01      	subs	r3, #1
 80015dc:	71bb      	strb	r3, [r7, #6]

        ssd1306_DrawPixel(x, y, White);
 80015de:	79b9      	ldrb	r1, [r7, #6]
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	2201      	movs	r2, #1
 80015e4:	4618      	mov	r0, r3
 80015e6:	f000 fe87 	bl	80022f8 <ssd1306_DrawPixel>
        ssd1306_UpdateScreen();
 80015ea:	f000 fe5d 	bl	80022a8 <ssd1306_UpdateScreen>

        HAL_Delay(5);
 80015ee:	2005      	movs	r0, #5
 80015f0:	f001 fdee 	bl	80031d0 <HAL_Delay>
    } while(x > 0 || y > 0);
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1ca      	bne.n	8001590 <ssd1306_TestBorder+0x14>
 80015fa:	79bb      	ldrb	r3, [r7, #6]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d1c7      	bne.n	8001590 <ssd1306_TestBorder+0x14>

    HAL_Delay(1000);
 8001600:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001604:	f001 fde4 	bl	80031d0 <HAL_Delay>
}
 8001608:	bf00      	nop
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <ssd1306_TestFonts1>:

void ssd1306_TestFonts1() {
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af02      	add	r7, sp, #8
    uint8_t y = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	71fb      	strb	r3, [r7, #7]
    ssd1306_Fill(Black);
 800161a:	2000      	movs	r0, #0
 800161c:	f000 fe2c 	bl	8002278 <ssd1306_Fill>

    #ifdef SSD1306_INCLUDE_FONT_16x26
    ssd1306_SetCursor(2, y);
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	4619      	mov	r1, r3
 8001624:	2002      	movs	r0, #2
 8001626:	f000 ff73 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 16x26", Font_16x26, White);
 800162a:	4b1d      	ldr	r3, [pc, #116]	@ (80016a0 <ssd1306_TestFonts1+0x90>)
 800162c:	2201      	movs	r2, #1
 800162e:	9200      	str	r2, [sp, #0]
 8001630:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001632:	481c      	ldr	r0, [pc, #112]	@ (80016a4 <ssd1306_TestFonts1+0x94>)
 8001634:	f000 ff46 	bl	80024c4 <ssd1306_WriteString>
    y += 26;
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	331a      	adds	r3, #26
 800163c:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_11x18
    ssd1306_SetCursor(2, y);
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	4619      	mov	r1, r3
 8001642:	2002      	movs	r0, #2
 8001644:	f000 ff64 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 11x18", Font_11x18, White);
 8001648:	4b17      	ldr	r3, [pc, #92]	@ (80016a8 <ssd1306_TestFonts1+0x98>)
 800164a:	2201      	movs	r2, #1
 800164c:	9200      	str	r2, [sp, #0]
 800164e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001650:	4816      	ldr	r0, [pc, #88]	@ (80016ac <ssd1306_TestFonts1+0x9c>)
 8001652:	f000 ff37 	bl	80024c4 <ssd1306_WriteString>
    y += 18;
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	3312      	adds	r3, #18
 800165a:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_7x10
    ssd1306_SetCursor(2, y);
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	4619      	mov	r1, r3
 8001660:	2002      	movs	r0, #2
 8001662:	f000 ff55 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 7x10", Font_7x10, White);
 8001666:	4b12      	ldr	r3, [pc, #72]	@ (80016b0 <ssd1306_TestFonts1+0xa0>)
 8001668:	2201      	movs	r2, #1
 800166a:	9200      	str	r2, [sp, #0]
 800166c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800166e:	4811      	ldr	r0, [pc, #68]	@ (80016b4 <ssd1306_TestFonts1+0xa4>)
 8001670:	f000 ff28 	bl	80024c4 <ssd1306_WriteString>
    y += 10;
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	330a      	adds	r3, #10
 8001678:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_6x8
    ssd1306_SetCursor(2, y);
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	4619      	mov	r1, r3
 800167e:	2002      	movs	r0, #2
 8001680:	f000 ff46 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 6x8", Font_6x8, White);
 8001684:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <ssd1306_TestFonts1+0xa8>)
 8001686:	2201      	movs	r2, #1
 8001688:	9200      	str	r2, [sp, #0]
 800168a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800168c:	480b      	ldr	r0, [pc, #44]	@ (80016bc <ssd1306_TestFonts1+0xac>)
 800168e:	f000 ff19 	bl	80024c4 <ssd1306_WriteString>
    #endif

    ssd1306_UpdateScreen();
 8001692:	f000 fe09 	bl	80022a8 <ssd1306_UpdateScreen>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	0800f014 	.word	0x0800f014
 80016a4:	08009d84 	.word	0x08009d84
 80016a8:	0800f008 	.word	0x0800f008
 80016ac:	08009d90 	.word	0x08009d90
 80016b0:	0800effc 	.word	0x0800effc
 80016b4:	08009d9c 	.word	0x08009d9c
 80016b8:	0800eff0 	.word	0x0800eff0
 80016bc:	08009da8 	.word	0x08009da8

080016c0 <ssd1306_TestFonts2>:

/*
 * This test shows how an 128x64 px OLED can replace a 0802 LCD.
 */
void ssd1306_TestFonts2() {
 80016c0:	b590      	push	{r4, r7, lr}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af02      	add	r7, sp, #8
#ifdef SSD1306_INCLUDE_FONT_16x24
    uint8_t x1, y1, x2, y2;

    ssd1306_Fill(Black);
 80016c6:	2000      	movs	r0, #0
 80016c8:	f000 fdd6 	bl	8002278 <ssd1306_Fill>

    ssd1306_SetCursor(0, 4);
 80016cc:	2104      	movs	r1, #4
 80016ce:	2000      	movs	r0, #0
 80016d0:	f000 ff1e 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("18.092.5", Font_16x24, White);
 80016d4:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <ssd1306_TestFonts2+0x68>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	9200      	str	r2, [sp, #0]
 80016da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016dc:	4813      	ldr	r0, [pc, #76]	@ (800172c <ssd1306_TestFonts2+0x6c>)
 80016de:	f000 fef1 	bl	80024c4 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 4+24+8);
 80016e2:	2124      	movs	r1, #36	@ 0x24
 80016e4:	2000      	movs	r0, #0
 80016e6:	f000 ff13 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("RIT+1000", Font_16x24, White);
 80016ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <ssd1306_TestFonts2+0x68>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	9200      	str	r2, [sp, #0]
 80016f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f2:	480f      	ldr	r0, [pc, #60]	@ (8001730 <ssd1306_TestFonts2+0x70>)
 80016f4:	f000 fee6 	bl	80024c4 <ssd1306_WriteString>

    // underline
    x1 = 6*16;
 80016f8:	2360      	movs	r3, #96	@ 0x60
 80016fa:	71fb      	strb	r3, [r7, #7]
    y1 = 4+24+8+24;
 80016fc:	233c      	movs	r3, #60	@ 0x3c
 80016fe:	71bb      	strb	r3, [r7, #6]
    x2 = x1+16;
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	3310      	adds	r3, #16
 8001704:	717b      	strb	r3, [r7, #5]
    y2 = y1+2;
 8001706:	79bb      	ldrb	r3, [r7, #6]
 8001708:	3302      	adds	r3, #2
 800170a:	713b      	strb	r3, [r7, #4]
    ssd1306_FillRectangle(x1, y1, x2, y2, White);
 800170c:	793b      	ldrb	r3, [r7, #4]
 800170e:	797a      	ldrb	r2, [r7, #5]
 8001710:	79b9      	ldrb	r1, [r7, #6]
 8001712:	79f8      	ldrb	r0, [r7, #7]
 8001714:	2401      	movs	r4, #1
 8001716:	9400      	str	r4, [sp, #0]
 8001718:	f001 fb4f 	bl	8002dba <ssd1306_FillRectangle>

    ssd1306_UpdateScreen();
 800171c:	f000 fdc4 	bl	80022a8 <ssd1306_UpdateScreen>
#endif
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	bd90      	pop	{r4, r7, pc}
 8001728:	0800f020 	.word	0x0800f020
 800172c:	08009db4 	.word	0x08009db4
 8001730:	08009dc0 	.word	0x08009dc0

08001734 <ssd1306_TestFonts3>:

/*
 * Test of proportional (non-monospaced) font.
 */
void ssd1306_TestFonts3() {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 800173a:	2000      	movs	r0, #0
 800173c:	f000 fd9c 	bl	8002278 <ssd1306_Fill>
#ifdef SSD1306_INCLUDE_FONT_16x15
    ssd1306_SetCursor(4, 4);
 8001740:	2104      	movs	r1, #4
 8001742:	2004      	movs	r0, #4
 8001744:	f000 fee4 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("Proportional", Font_16x15, White);
 8001748:	4b10      	ldr	r3, [pc, #64]	@ (800178c <ssd1306_TestFonts3+0x58>)
 800174a:	2201      	movs	r2, #1
 800174c:	9200      	str	r2, [sp, #0]
 800174e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001750:	480f      	ldr	r0, [pc, #60]	@ (8001790 <ssd1306_TestFonts3+0x5c>)
 8001752:	f000 feb7 	bl	80024c4 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 24);
 8001756:	2118      	movs	r1, #24
 8001758:	2004      	movs	r0, #4
 800175a:	f000 fed9 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("text... Sweet!", Font_16x15, White);
 800175e:	4b0b      	ldr	r3, [pc, #44]	@ (800178c <ssd1306_TestFonts3+0x58>)
 8001760:	2201      	movs	r2, #1
 8001762:	9200      	str	r2, [sp, #0]
 8001764:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001766:	480b      	ldr	r0, [pc, #44]	@ (8001794 <ssd1306_TestFonts3+0x60>)
 8001768:	f000 feac 	bl	80024c4 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 44);
 800176c:	212c      	movs	r1, #44	@ 0x2c
 800176e:	2004      	movs	r0, #4
 8001770:	f000 fece 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("3.1415  04:20", Font_16x15, White);
 8001774:	4b05      	ldr	r3, [pc, #20]	@ (800178c <ssd1306_TestFonts3+0x58>)
 8001776:	2201      	movs	r2, #1
 8001778:	9200      	str	r2, [sp, #0]
 800177a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800177c:	4806      	ldr	r0, [pc, #24]	@ (8001798 <ssd1306_TestFonts3+0x64>)
 800177e:	f000 fea1 	bl	80024c4 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 24);
    ssd1306_WriteString("Font not", Font_11x18, White);
    ssd1306_SetCursor(4, 44);
    ssd1306_WriteString("included!", Font_11x18, White);
#endif
    ssd1306_UpdateScreen();
 8001782:	f000 fd91 	bl	80022a8 <ssd1306_UpdateScreen>
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	0800f02c 	.word	0x0800f02c
 8001790:	08009dcc 	.word	0x08009dcc
 8001794:	08009ddc 	.word	0x08009ddc
 8001798:	08009dec 	.word	0x08009dec

0800179c <ssd1306_TestFPS>:

void ssd1306_TestFPS() {
 800179c:	b5b0      	push	{r4, r5, r7, lr}
 800179e:	b09a      	sub	sp, #104	@ 0x68
 80017a0:	af02      	add	r7, sp, #8
    ssd1306_Fill(White);
 80017a2:	2001      	movs	r0, #1
 80017a4:	f000 fd68 	bl	8002278 <ssd1306_Fill>

    uint32_t start = HAL_GetTick();
 80017a8:	f001 fd06 	bl	80031b8 <HAL_GetTick>
 80017ac:	65b8      	str	r0, [r7, #88]	@ 0x58
    uint32_t end = start;
 80017ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017b0:	657b      	str	r3, [r7, #84]	@ 0x54
    int fps = 0;
 80017b2:	2300      	movs	r3, #0
 80017b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    char message[] = "ABCDEFGHIJK";
 80017b6:	4a45      	ldr	r2, [pc, #276]	@ (80018cc <ssd1306_TestFPS+0x130>)
 80017b8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80017bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80017be:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    ssd1306_SetCursor(2,0);
 80017c2:	2100      	movs	r1, #0
 80017c4:	2002      	movs	r0, #2
 80017c6:	f000 fea3 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("Testing...", Font_11x18, Black);
 80017ca:	4b41      	ldr	r3, [pc, #260]	@ (80018d0 <ssd1306_TestFPS+0x134>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	9200      	str	r2, [sp, #0]
 80017d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017d2:	4840      	ldr	r0, [pc, #256]	@ (80018d4 <ssd1306_TestFPS+0x138>)
 80017d4:	f000 fe76 	bl	80024c4 <ssd1306_WriteString>
    ssd1306_SetCursor(2, 18*2);
 80017d8:	2124      	movs	r1, #36	@ 0x24
 80017da:	2002      	movs	r0, #2
 80017dc:	f000 fe98 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString("0123456789A", Font_11x18, Black);
 80017e0:	4b3b      	ldr	r3, [pc, #236]	@ (80018d0 <ssd1306_TestFPS+0x134>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	9200      	str	r2, [sp, #0]
 80017e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017e8:	483b      	ldr	r0, [pc, #236]	@ (80018d8 <ssd1306_TestFPS+0x13c>)
 80017ea:	f000 fe6b 	bl	80024c4 <ssd1306_WriteString>

    do {
        ssd1306_SetCursor(2, 18);
 80017ee:	2112      	movs	r1, #18
 80017f0:	2002      	movs	r0, #2
 80017f2:	f000 fe8d 	bl	8002510 <ssd1306_SetCursor>
        ssd1306_WriteString(message, Font_11x18, Black);
 80017f6:	4b36      	ldr	r3, [pc, #216]	@ (80018d0 <ssd1306_TestFPS+0x134>)
 80017f8:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80017fc:	2200      	movs	r2, #0
 80017fe:	9200      	str	r2, [sp, #0]
 8001800:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001802:	f000 fe5f 	bl	80024c4 <ssd1306_WriteString>
        ssd1306_UpdateScreen();
 8001806:	f000 fd4f 	bl	80022a8 <ssd1306_UpdateScreen>

        char ch = message[0];
 800180a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800180e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
        memmove(message, message+1, sizeof(message)-2);
 8001812:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001816:	3301      	adds	r3, #1
 8001818:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800181c:	220a      	movs	r2, #10
 800181e:	4619      	mov	r1, r3
 8001820:	f005 fc16 	bl	8007050 <memmove>
        message[sizeof(message)-2] = ch;
 8001824:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001828:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

        fps++;
 800182c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800182e:	3301      	adds	r3, #1
 8001830:	65fb      	str	r3, [r7, #92]	@ 0x5c
        end = HAL_GetTick();
 8001832:	f001 fcc1 	bl	80031b8 <HAL_GetTick>
 8001836:	6578      	str	r0, [r7, #84]	@ 0x54
    } while((end - start) < 5000);
 8001838:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800183a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001842:	4293      	cmp	r3, r2
 8001844:	d9d3      	bls.n	80017ee <ssd1306_TestFPS+0x52>

    HAL_Delay(5000);
 8001846:	f241 3088 	movw	r0, #5000	@ 0x1388
 800184a:	f001 fcc1 	bl	80031d0 <HAL_Delay>

    char buff[64];
    fps = (float)fps / ((end - start) / 1000.0);
 800184e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001850:	ee07 3a90 	vmov	s15, r3
 8001854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001858:	ee17 0a90 	vmov	r0, s15
 800185c:	f7fe fe8c 	bl	8000578 <__aeabi_f2d>
 8001860:	4604      	mov	r4, r0
 8001862:	460d      	mov	r5, r1
 8001864:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001866:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	4618      	mov	r0, r3
 800186c:	f7fe fe62 	bl	8000534 <__aeabi_ui2d>
 8001870:	f04f 0200 	mov.w	r2, #0
 8001874:	4b19      	ldr	r3, [pc, #100]	@ (80018dc <ssd1306_TestFPS+0x140>)
 8001876:	f7ff f801 	bl	800087c <__aeabi_ddiv>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	4620      	mov	r0, r4
 8001880:	4629      	mov	r1, r5
 8001882:	f7fe fffb 	bl	800087c <__aeabi_ddiv>
 8001886:	4602      	mov	r2, r0
 8001888:	460b      	mov	r3, r1
 800188a:	4610      	mov	r0, r2
 800188c:	4619      	mov	r1, r3
 800188e:	f7ff f97b 	bl	8000b88 <__aeabi_d2iz>
 8001892:	4603      	mov	r3, r0
 8001894:	65fb      	str	r3, [r7, #92]	@ 0x5c
    snprintf(buff, sizeof(buff), "~%d FPS", fps);
 8001896:	1d38      	adds	r0, r7, #4
 8001898:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800189a:	4a11      	ldr	r2, [pc, #68]	@ (80018e0 <ssd1306_TestFPS+0x144>)
 800189c:	2140      	movs	r1, #64	@ 0x40
 800189e:	f005 fadf 	bl	8006e60 <sniprintf>

    ssd1306_Fill(White);
 80018a2:	2001      	movs	r0, #1
 80018a4:	f000 fce8 	bl	8002278 <ssd1306_Fill>
    ssd1306_SetCursor(2, 2);
 80018a8:	2102      	movs	r1, #2
 80018aa:	2002      	movs	r0, #2
 80018ac:	f000 fe30 	bl	8002510 <ssd1306_SetCursor>
    ssd1306_WriteString(buff, Font_11x18, Black);
 80018b0:	4b07      	ldr	r3, [pc, #28]	@ (80018d0 <ssd1306_TestFPS+0x134>)
 80018b2:	1d38      	adds	r0, r7, #4
 80018b4:	2200      	movs	r2, #0
 80018b6:	9200      	str	r2, [sp, #0]
 80018b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018ba:	f000 fe03 	bl	80024c4 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 80018be:	f000 fcf3 	bl	80022a8 <ssd1306_UpdateScreen>
}
 80018c2:	bf00      	nop
 80018c4:	3760      	adds	r7, #96	@ 0x60
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bdb0      	pop	{r4, r5, r7, pc}
 80018ca:	bf00      	nop
 80018cc:	08009e1c 	.word	0x08009e1c
 80018d0:	0800f008 	.word	0x0800f008
 80018d4:	08009dfc 	.word	0x08009dfc
 80018d8:	08009e08 	.word	0x08009e08
 80018dc:	408f4000 	.word	0x408f4000
 80018e0:	08009e14 	.word	0x08009e14

080018e4 <ssd1306_TestLine>:

void ssd1306_TestLine() {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af02      	add	r7, sp, #8

  ssd1306_Line(1,1,SSD1306_WIDTH - 1,SSD1306_HEIGHT - 1,White);
 80018ea:	2301      	movs	r3, #1
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	233f      	movs	r3, #63	@ 0x3f
 80018f0:	227f      	movs	r2, #127	@ 0x7f
 80018f2:	2101      	movs	r1, #1
 80018f4:	2001      	movs	r0, #1
 80018f6:	f000 fe23 	bl	8002540 <ssd1306_Line>
  ssd1306_Line(SSD1306_WIDTH - 1,1,1,SSD1306_HEIGHT - 1,White);
 80018fa:	2301      	movs	r3, #1
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	233f      	movs	r3, #63	@ 0x3f
 8001900:	2201      	movs	r2, #1
 8001902:	2101      	movs	r1, #1
 8001904:	207f      	movs	r0, #127	@ 0x7f
 8001906:	f000 fe1b 	bl	8002540 <ssd1306_Line>
  ssd1306_UpdateScreen();
 800190a:	f000 fccd 	bl	80022a8 <ssd1306_UpdateScreen>
  return;
 800190e:	bf00      	nop
}
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <ssd1306_TestRectangle>:

void ssd1306_TestRectangle() {
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	b085      	sub	sp, #20
 8001918:	af02      	add	r7, sp, #8
  uint32_t delta;

  for(delta = 0; delta < 5; delta ++) {
 800191a:	2300      	movs	r3, #0
 800191c:	607b      	str	r3, [r7, #4]
 800191e:	e028      	b.n	8001972 <ssd1306_TestRectangle+0x5e>
    ssd1306_DrawRectangle(1 + (5*delta),1 + (5*delta) ,SSD1306_WIDTH-1 - (5*delta),SSD1306_HEIGHT-1 - (5*delta),White);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	b2db      	uxtb	r3, r3
 8001924:	461a      	mov	r2, r3
 8001926:	0092      	lsls	r2, r2, #2
 8001928:	4413      	add	r3, r2
 800192a:	b2db      	uxtb	r3, r3
 800192c:	3301      	adds	r3, #1
 800192e:	b2d8      	uxtb	r0, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	b2db      	uxtb	r3, r3
 8001934:	461a      	mov	r2, r3
 8001936:	0092      	lsls	r2, r2, #2
 8001938:	4413      	add	r3, r2
 800193a:	b2db      	uxtb	r3, r3
 800193c:	3301      	adds	r3, #1
 800193e:	b2d9      	uxtb	r1, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	461a      	mov	r2, r3
 8001946:	0092      	lsls	r2, r2, #2
 8001948:	4413      	add	r3, r2
 800194a:	b2db      	uxtb	r3, r3
 800194c:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001950:	b2da      	uxtb	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	b2db      	uxtb	r3, r3
 8001956:	461c      	mov	r4, r3
 8001958:	00a4      	lsls	r4, r4, #2
 800195a:	4423      	add	r3, r4
 800195c:	b2db      	uxtb	r3, r3
 800195e:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2401      	movs	r4, #1
 8001966:	9400      	str	r4, [sp, #0]
 8001968:	f001 f9f0 	bl	8002d4c <ssd1306_DrawRectangle>
  for(delta = 0; delta < 5; delta ++) {
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3301      	adds	r3, #1
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2b04      	cmp	r3, #4
 8001976:	d9d3      	bls.n	8001920 <ssd1306_TestRectangle+0xc>
  }
  ssd1306_UpdateScreen();
 8001978:	f000 fc96 	bl	80022a8 <ssd1306_UpdateScreen>
  return;
 800197c:	bf00      	nop
}
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	bd90      	pop	{r4, r7, pc}

08001984 <ssd1306_TestRectangleFill>:

void ssd1306_TestRectangleFill() {
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af02      	add	r7, sp, #8
  ssd1306_FillRectangle(31, 1, 65, 35, White);
 800198a:	2301      	movs	r3, #1
 800198c:	9300      	str	r3, [sp, #0]
 800198e:	2323      	movs	r3, #35	@ 0x23
 8001990:	2241      	movs	r2, #65	@ 0x41
 8001992:	2101      	movs	r1, #1
 8001994:	201f      	movs	r0, #31
 8001996:	f001 fa10 	bl	8002dba <ssd1306_FillRectangle>
  ssd1306_FillRectangle(10, 45, 70, 60, White);
 800199a:	2301      	movs	r3, #1
 800199c:	9300      	str	r3, [sp, #0]
 800199e:	233c      	movs	r3, #60	@ 0x3c
 80019a0:	2246      	movs	r2, #70	@ 0x46
 80019a2:	212d      	movs	r1, #45	@ 0x2d
 80019a4:	200a      	movs	r0, #10
 80019a6:	f001 fa08 	bl	8002dba <ssd1306_FillRectangle>
  ssd1306_FillRectangle(75, 10, 100, 45, White);
 80019aa:	2301      	movs	r3, #1
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	232d      	movs	r3, #45	@ 0x2d
 80019b0:	2264      	movs	r2, #100	@ 0x64
 80019b2:	210a      	movs	r1, #10
 80019b4:	204b      	movs	r0, #75	@ 0x4b
 80019b6:	f001 fa00 	bl	8002dba <ssd1306_FillRectangle>
  ssd1306_FillRectangle(55, 30, 80, 55, Black);
 80019ba:	2300      	movs	r3, #0
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	2337      	movs	r3, #55	@ 0x37
 80019c0:	2250      	movs	r2, #80	@ 0x50
 80019c2:	211e      	movs	r1, #30
 80019c4:	2037      	movs	r0, #55	@ 0x37
 80019c6:	f001 f9f8 	bl	8002dba <ssd1306_FillRectangle>
  ssd1306_UpdateScreen();
 80019ca:	f000 fc6d 	bl	80022a8 <ssd1306_UpdateScreen>
}
 80019ce:	bf00      	nop
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <ssd1306_TestRectangleInvert>:

void ssd1306_TestRectangleInvert() {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af02      	add	r7, sp, #8
#ifdef SSD1306_INCLUDE_FONT_11x18
  ssd1306_SetCursor(2, 0);
 80019da:	2100      	movs	r1, #0
 80019dc:	2002      	movs	r0, #2
 80019de:	f000 fd97 	bl	8002510 <ssd1306_SetCursor>
  ssd1306_WriteString("Black", Font_11x18, White);
 80019e2:	4b27      	ldr	r3, [pc, #156]	@ (8001a80 <ssd1306_TestRectangleInvert+0xac>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	9200      	str	r2, [sp, #0]
 80019e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019ea:	4826      	ldr	r0, [pc, #152]	@ (8001a84 <ssd1306_TestRectangleInvert+0xb0>)
 80019ec:	f000 fd6a 	bl	80024c4 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 20);
 80019f0:	2114      	movs	r1, #20
 80019f2:	2002      	movs	r0, #2
 80019f4:	f000 fd8c 	bl	8002510 <ssd1306_SetCursor>
  ssd1306_WriteString("on", Font_11x18, White);
 80019f8:	4b21      	ldr	r3, [pc, #132]	@ (8001a80 <ssd1306_TestRectangleInvert+0xac>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	9200      	str	r2, [sp, #0]
 80019fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a00:	4821      	ldr	r0, [pc, #132]	@ (8001a88 <ssd1306_TestRectangleInvert+0xb4>)
 8001a02:	f000 fd5f 	bl	80024c4 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 40);
 8001a06:	2128      	movs	r1, #40	@ 0x28
 8001a08:	2002      	movs	r0, #2
 8001a0a:	f000 fd81 	bl	8002510 <ssd1306_SetCursor>
  ssd1306_WriteString("White", Font_11x18, White);
 8001a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001a80 <ssd1306_TestRectangleInvert+0xac>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	9200      	str	r2, [sp, #0]
 8001a14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a16:	481d      	ldr	r0, [pc, #116]	@ (8001a8c <ssd1306_TestRectangleInvert+0xb8>)
 8001a18:	f000 fd54 	bl	80024c4 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 0);
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	2042      	movs	r0, #66	@ 0x42
 8001a20:	f000 fd76 	bl	8002510 <ssd1306_SetCursor>
  ssd1306_WriteString("White", Font_11x18, White);
 8001a24:	4b16      	ldr	r3, [pc, #88]	@ (8001a80 <ssd1306_TestRectangleInvert+0xac>)
 8001a26:	2201      	movs	r2, #1
 8001a28:	9200      	str	r2, [sp, #0]
 8001a2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a2c:	4817      	ldr	r0, [pc, #92]	@ (8001a8c <ssd1306_TestRectangleInvert+0xb8>)
 8001a2e:	f000 fd49 	bl	80024c4 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 20);
 8001a32:	2114      	movs	r1, #20
 8001a34:	2042      	movs	r0, #66	@ 0x42
 8001a36:	f000 fd6b 	bl	8002510 <ssd1306_SetCursor>
  ssd1306_WriteString("on", Font_11x18, White);
 8001a3a:	4b11      	ldr	r3, [pc, #68]	@ (8001a80 <ssd1306_TestRectangleInvert+0xac>)
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	9200      	str	r2, [sp, #0]
 8001a40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a42:	4811      	ldr	r0, [pc, #68]	@ (8001a88 <ssd1306_TestRectangleInvert+0xb4>)
 8001a44:	f000 fd3e 	bl	80024c4 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 40);
 8001a48:	2128      	movs	r1, #40	@ 0x28
 8001a4a:	2042      	movs	r0, #66	@ 0x42
 8001a4c:	f000 fd60 	bl	8002510 <ssd1306_SetCursor>
  ssd1306_WriteString("Black", Font_11x18, White);
 8001a50:	4b0b      	ldr	r3, [pc, #44]	@ (8001a80 <ssd1306_TestRectangleInvert+0xac>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	9200      	str	r2, [sp, #0]
 8001a56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a58:	480a      	ldr	r0, [pc, #40]	@ (8001a84 <ssd1306_TestRectangleInvert+0xb0>)
 8001a5a:	f000 fd33 	bl	80024c4 <ssd1306_WriteString>
#else
  ssd1306_FillCircle(32, 32, 20, White);
  ssd1306_FillCircle(96, 32, 20, White);
#endif
  ssd1306_InvertRectangle(0,0,63,63);
 8001a5e:	233f      	movs	r3, #63	@ 0x3f
 8001a60:	223f      	movs	r2, #63	@ 0x3f
 8001a62:	2100      	movs	r1, #0
 8001a64:	2000      	movs	r0, #0
 8001a66:	f001 f9f7 	bl	8002e58 <ssd1306_InvertRectangle>
  /* Test rectangle lies on one 8px page */
  ssd1306_InvertRectangle(2,58,125,60);
 8001a6a:	233c      	movs	r3, #60	@ 0x3c
 8001a6c:	227d      	movs	r2, #125	@ 0x7d
 8001a6e:	213a      	movs	r1, #58	@ 0x3a
 8001a70:	2002      	movs	r0, #2
 8001a72:	f001 f9f1 	bl	8002e58 <ssd1306_InvertRectangle>
  ssd1306_UpdateScreen();
 8001a76:	f000 fc17 	bl	80022a8 <ssd1306_UpdateScreen>
}
 8001a7a:	bf00      	nop
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	0800f008 	.word	0x0800f008
 8001a84:	08009e28 	.word	0x08009e28
 8001a88:	08009e30 	.word	0x08009e30
 8001a8c:	08009e34 	.word	0x08009e34

08001a90 <ssd1306_TestCircle>:

void ssd1306_TestCircle() {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
  uint32_t delta;

  for(delta = 0; delta < 5; delta ++) {
 8001a96:	2300      	movs	r3, #0
 8001a98:	607b      	str	r3, [r7, #4]
 8001a9a:	e010      	b.n	8001abe <ssd1306_TestCircle+0x2e>
    ssd1306_DrawCircle(20*delta+30, 15, 10, White);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	0092      	lsls	r2, r2, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	331e      	adds	r3, #30
 8001aac:	b2d8      	uxtb	r0, r3
 8001aae:	2301      	movs	r3, #1
 8001ab0:	220a      	movs	r2, #10
 8001ab2:	210f      	movs	r1, #15
 8001ab4:	f001 f850 	bl	8002b58 <ssd1306_DrawCircle>
  for(delta = 0; delta < 5; delta ++) {
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3301      	adds	r3, #1
 8001abc:	607b      	str	r3, [r7, #4]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d9eb      	bls.n	8001a9c <ssd1306_TestCircle+0xc>
  }

  for(delta = 0; delta < 5; delta ++) {
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	607b      	str	r3, [r7, #4]
 8001ac8:	e011      	b.n	8001aee <ssd1306_TestCircle+0x5e>
    ssd1306_FillCircle(23*delta+15, 40, 10, White);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	461a      	mov	r2, r3
 8001ad0:	0052      	lsls	r2, r2, #1
 8001ad2:	441a      	add	r2, r3
 8001ad4:	00d2      	lsls	r2, r2, #3
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	330f      	adds	r3, #15
 8001adc:	b2d8      	uxtb	r0, r3
 8001ade:	2301      	movs	r3, #1
 8001ae0:	220a      	movs	r2, #10
 8001ae2:	2128      	movs	r1, #40	@ 0x28
 8001ae4:	f001 f8bf 	bl	8002c66 <ssd1306_FillCircle>
  for(delta = 0; delta < 5; delta ++) {
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3301      	adds	r3, #1
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b04      	cmp	r3, #4
 8001af2:	d9ea      	bls.n	8001aca <ssd1306_TestCircle+0x3a>
  }

  ssd1306_UpdateScreen();
 8001af4:	f000 fbd8 	bl	80022a8 <ssd1306_UpdateScreen>
  return;
 8001af8:	bf00      	nop
}
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <ssd1306_TestArc>:

void ssd1306_TestArc() {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af02      	add	r7, sp, #8
  ssd1306_DrawArc(30, 30, 30, 20, 270, White);
 8001b06:	2301      	movs	r3, #1
 8001b08:	9301      	str	r3, [sp, #4]
 8001b0a:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	2314      	movs	r3, #20
 8001b12:	221e      	movs	r2, #30
 8001b14:	211e      	movs	r1, #30
 8001b16:	201e      	movs	r0, #30
 8001b18:	f000 fdf6 	bl	8002708 <ssd1306_DrawArc>
  ssd1306_DrawArcWithRadiusLine(80, 55, 10, 30, 270, White);
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	231e      	movs	r3, #30
 8001b28:	220a      	movs	r2, #10
 8001b2a:	2137      	movs	r1, #55	@ 0x37
 8001b2c:	2050      	movs	r0, #80	@ 0x50
 8001b2e:	f000 fed3 	bl	80028d8 <ssd1306_DrawArcWithRadiusLine>
  ssd1306_UpdateScreen();
 8001b32:	f000 fbb9 	bl	80022a8 <ssd1306_UpdateScreen>
  return;
 8001b36:	bf00      	nop
}
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <ssd1306_TestPolyline>:

void ssd1306_TestPolyline() {
 8001b3c:	b590      	push	{r4, r7, lr}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
  SSD1306_VERTEX loc_vertex[] =
 8001b42:	4b08      	ldr	r3, [pc, #32]	@ (8001b64 <ssd1306_TestPolyline+0x28>)
 8001b44:	463c      	mov	r4, r7
 8001b46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b48:	c407      	stmia	r4!, {r0, r1, r2}
 8001b4a:	8023      	strh	r3, [r4, #0]
      {45,16},
      {50,10},
      {53,16}
  };

  ssd1306_Polyline(loc_vertex,sizeof(loc_vertex)/sizeof(loc_vertex[0]),White);
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	2201      	movs	r2, #1
 8001b50:	2107      	movs	r1, #7
 8001b52:	4618      	mov	r0, r3
 8001b54:	f000 fd60 	bl	8002618 <ssd1306_Polyline>
  ssd1306_UpdateScreen();
 8001b58:	f000 fba6 	bl	80022a8 <ssd1306_UpdateScreen>
  return;
 8001b5c:	bf00      	nop
}
 8001b5e:	3714      	adds	r7, #20
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd90      	pop	{r4, r7, pc}
 8001b64:	08009e3c 	.word	0x08009e3c

08001b68 <ssd1306_TestDrawBitmap>:

void ssd1306_TestDrawBitmap()
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af02      	add	r7, sp, #8
    ssd1306_Fill(White);
 8001b6e:	2001      	movs	r0, #1
 8001b70:	f000 fb82 	bl	8002278 <ssd1306_Fill>
    ssd1306_DrawBitmap(0,0,garfield_128x64,128,64,Black);
 8001b74:	2300      	movs	r3, #0
 8001b76:	9301      	str	r3, [sp, #4]
 8001b78:	2340      	movs	r3, #64	@ 0x40
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	2380      	movs	r3, #128	@ 0x80
 8001b7e:	4a18      	ldr	r2, [pc, #96]	@ (8001be0 <ssd1306_TestDrawBitmap+0x78>)
 8001b80:	2100      	movs	r1, #0
 8001b82:	2000      	movs	r0, #0
 8001b84:	f001 fa24 	bl	8002fd0 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8001b88:	f000 fb8e 	bl	80022a8 <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 8001b8c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001b90:	f001 fb1e 	bl	80031d0 <HAL_Delay>
    ssd1306_Fill(Black);
 8001b94:	2000      	movs	r0, #0
 8001b96:	f000 fb6f 	bl	8002278 <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,github_logo_64x64,64,64,White);
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	9301      	str	r3, [sp, #4]
 8001b9e:	2340      	movs	r3, #64	@ 0x40
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	2340      	movs	r3, #64	@ 0x40
 8001ba4:	4a0f      	ldr	r2, [pc, #60]	@ (8001be4 <ssd1306_TestDrawBitmap+0x7c>)
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	2020      	movs	r0, #32
 8001baa:	f001 fa11 	bl	8002fd0 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8001bae:	f000 fb7b 	bl	80022a8 <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 8001bb2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001bb6:	f001 fb0b 	bl	80031d0 <HAL_Delay>
    ssd1306_Fill(White);
 8001bba:	2001      	movs	r0, #1
 8001bbc:	f000 fb5c 	bl	8002278 <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,github_logo_64x64,64,64,Black);
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	9301      	str	r3, [sp, #4]
 8001bc4:	2340      	movs	r3, #64	@ 0x40
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	2340      	movs	r3, #64	@ 0x40
 8001bca:	4a06      	ldr	r2, [pc, #24]	@ (8001be4 <ssd1306_TestDrawBitmap+0x7c>)
 8001bcc:	2100      	movs	r1, #0
 8001bce:	2020      	movs	r0, #32
 8001bd0:	f001 f9fe 	bl	8002fd0 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8001bd4:	f000 fb68 	bl	80022a8 <ssd1306_UpdateScreen>
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	08009e4c 	.word	0x08009e4c
 8001be4:	0800a24c 	.word	0x0800a24c

08001be8 <ssd1306_TestAll>:

void ssd1306_TestAll() {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
    ssd1306_Init();
 8001bec:	f000 fada 	bl	80021a4 <ssd1306_Init>

    ssd1306_TestFPS();
 8001bf0:	f7ff fdd4 	bl	800179c <ssd1306_TestFPS>
    HAL_Delay(3000);
 8001bf4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001bf8:	f001 faea 	bl	80031d0 <HAL_Delay>
    ssd1306_TestBorder();
 8001bfc:	f7ff fcbe 	bl	800157c <ssd1306_TestBorder>
    ssd1306_TestFonts1();
 8001c00:	f7ff fd06 	bl	8001610 <ssd1306_TestFonts1>
    HAL_Delay(3000);
 8001c04:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c08:	f001 fae2 	bl	80031d0 <HAL_Delay>
    ssd1306_TestFonts2();
 8001c0c:	f7ff fd58 	bl	80016c0 <ssd1306_TestFonts2>
    HAL_Delay(3000);
 8001c10:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c14:	f001 fadc 	bl	80031d0 <HAL_Delay>
    ssd1306_TestFonts3();
 8001c18:	f7ff fd8c 	bl	8001734 <ssd1306_TestFonts3>
    HAL_Delay(3000);
 8001c1c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c20:	f001 fad6 	bl	80031d0 <HAL_Delay>
    ssd1306_Fill(Black);
 8001c24:	2000      	movs	r0, #0
 8001c26:	f000 fb27 	bl	8002278 <ssd1306_Fill>
    ssd1306_TestRectangle();
 8001c2a:	f7ff fe73 	bl	8001914 <ssd1306_TestRectangle>
    ssd1306_TestLine();
 8001c2e:	f7ff fe59 	bl	80018e4 <ssd1306_TestLine>
    HAL_Delay(3000);
 8001c32:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c36:	f001 facb 	bl	80031d0 <HAL_Delay>
    ssd1306_Fill(Black);
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f000 fb1c 	bl	8002278 <ssd1306_Fill>
    ssd1306_TestRectangleFill();
 8001c40:	f7ff fea0 	bl	8001984 <ssd1306_TestRectangleFill>
    HAL_Delay(3000);
 8001c44:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c48:	f001 fac2 	bl	80031d0 <HAL_Delay>
    ssd1306_Fill(Black);
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f000 fb13 	bl	8002278 <ssd1306_Fill>
    ssd1306_TestRectangleInvert();
 8001c52:	f7ff febf 	bl	80019d4 <ssd1306_TestRectangleInvert>
    HAL_Delay(3000);
 8001c56:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c5a:	f001 fab9 	bl	80031d0 <HAL_Delay>
    ssd1306_Fill(Black);
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f000 fb0a 	bl	8002278 <ssd1306_Fill>
    ssd1306_TestPolyline();
 8001c64:	f7ff ff6a 	bl	8001b3c <ssd1306_TestPolyline>
    HAL_Delay(3000);
 8001c68:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c6c:	f001 fab0 	bl	80031d0 <HAL_Delay>
    ssd1306_Fill(Black);
 8001c70:	2000      	movs	r0, #0
 8001c72:	f000 fb01 	bl	8002278 <ssd1306_Fill>
    ssd1306_TestArc();
 8001c76:	f7ff ff43 	bl	8001b00 <ssd1306_TestArc>
    HAL_Delay(3000);
 8001c7a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c7e:	f001 faa7 	bl	80031d0 <HAL_Delay>
    ssd1306_Fill(Black);
 8001c82:	2000      	movs	r0, #0
 8001c84:	f000 faf8 	bl	8002278 <ssd1306_Fill>
    ssd1306_TestCircle();
 8001c88:	f7ff ff02 	bl	8001a90 <ssd1306_TestCircle>
    HAL_Delay(3000);
 8001c8c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c90:	f001 fa9e 	bl	80031d0 <HAL_Delay>
    ssd1306_TestDrawBitmap();
 8001c94:	f7ff ff68 	bl	8001b68 <ssd1306_TestDrawBitmap>
    HAL_Delay(3000);
 8001c98:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c9c:	f001 fa98 	bl	80031d0 <HAL_Delay>
}
 8001ca0:	bf00      	nop
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001caa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <HAL_MspInit+0x44>)
 8001cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cae:	4a0e      	ldr	r2, [pc, #56]	@ (8001ce8 <HAL_MspInit+0x44>)
 8001cb0:	f043 0301 	orr.w	r3, r3, #1
 8001cb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <HAL_MspInit+0x44>)
 8001cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	607b      	str	r3, [r7, #4]
 8001cc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cc2:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <HAL_MspInit+0x44>)
 8001cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc6:	4a08      	ldr	r2, [pc, #32]	@ (8001ce8 <HAL_MspInit+0x44>)
 8001cc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ccc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cce:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <HAL_MspInit+0x44>)
 8001cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd6:	603b      	str	r3, [r7, #0]
 8001cd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40021000 	.word	0x40021000

08001cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <NMI_Handler+0x4>

08001cf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <HardFault_Handler+0x4>

08001cfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <MemManage_Handler+0x4>

08001d04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <BusFault_Handler+0x4>

08001d0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <UsageFault_Handler+0x4>

08001d14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr

08001d22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d42:	f001 fa25 	bl	8003190 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  return 1;
 8001d4e:	2301      	movs	r3, #1
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <_kill>:

int _kill(int pid, int sig)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b082      	sub	sp, #8
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d64:	f005 f996 	bl	8007094 <__errno>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2216      	movs	r2, #22
 8001d6c:	601a      	str	r2, [r3, #0]
  return -1;
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <_exit>:

void _exit (int status)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b082      	sub	sp, #8
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d82:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7ff ffe7 	bl	8001d5a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d8c:	bf00      	nop
 8001d8e:	e7fd      	b.n	8001d8c <_exit+0x12>

08001d90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
 8001da0:	e00a      	b.n	8001db8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001da2:	f3af 8000 	nop.w
 8001da6:	4601      	mov	r1, r0
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	60ba      	str	r2, [r7, #8]
 8001dae:	b2ca      	uxtb	r2, r1
 8001db0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	3301      	adds	r3, #1
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	dbf0      	blt.n	8001da2 <_read+0x12>
  }

  return len;
 8001dc0:	687b      	ldr	r3, [r7, #4]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3718      	adds	r7, #24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b086      	sub	sp, #24
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	60f8      	str	r0, [r7, #12]
 8001dd2:	60b9      	str	r1, [r7, #8]
 8001dd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	e009      	b.n	8001df0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	1c5a      	adds	r2, r3, #1
 8001de0:	60ba      	str	r2, [r7, #8]
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f000 f935 	bl	8002054 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	3301      	adds	r3, #1
 8001dee:	617b      	str	r3, [r7, #20]
 8001df0:	697a      	ldr	r2, [r7, #20]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	dbf1      	blt.n	8001ddc <_write+0x12>
  }
  return len;
 8001df8:	687b      	ldr	r3, [r7, #4]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <_close>:

int _close(int file)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b083      	sub	sp, #12
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b083      	sub	sp, #12
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
 8001e22:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e2a:	605a      	str	r2, [r3, #4]
  return 0;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <_isatty>:

int _isatty(int file)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e42:	2301      	movs	r3, #1
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
	...

08001e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e74:	4a14      	ldr	r2, [pc, #80]	@ (8001ec8 <_sbrk+0x5c>)
 8001e76:	4b15      	ldr	r3, [pc, #84]	@ (8001ecc <_sbrk+0x60>)
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e80:	4b13      	ldr	r3, [pc, #76]	@ (8001ed0 <_sbrk+0x64>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d102      	bne.n	8001e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e88:	4b11      	ldr	r3, [pc, #68]	@ (8001ed0 <_sbrk+0x64>)
 8001e8a:	4a12      	ldr	r2, [pc, #72]	@ (8001ed4 <_sbrk+0x68>)
 8001e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <_sbrk+0x64>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4413      	add	r3, r2
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d207      	bcs.n	8001eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e9c:	f005 f8fa 	bl	8007094 <__errno>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	220c      	movs	r2, #12
 8001ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ea6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001eaa:	e009      	b.n	8001ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eac:	4b08      	ldr	r3, [pc, #32]	@ (8001ed0 <_sbrk+0x64>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eb2:	4b07      	ldr	r3, [pc, #28]	@ (8001ed0 <_sbrk+0x64>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4413      	add	r3, r2
 8001eba:	4a05      	ldr	r2, [pc, #20]	@ (8001ed0 <_sbrk+0x64>)
 8001ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3718      	adds	r7, #24
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	200a0000 	.word	0x200a0000
 8001ecc:	00000400 	.word	0x00000400
 8001ed0:	20040254 	.word	0x20040254
 8001ed4:	20040848 	.word	0x20040848

08001ed8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <SystemInit+0x20>)
 8001ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ee2:	4a05      	ldr	r2, [pc, #20]	@ (8001ef8 <SystemInit+0x20>)
 8001ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001f00:	4b22      	ldr	r3, [pc, #136]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f02:	4a23      	ldr	r2, [pc, #140]	@ (8001f90 <MX_LPUART1_UART_Init+0x94>)
 8001f04:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001f06:	4b21      	ldr	r3, [pc, #132]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f0c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001f14:	4b1d      	ldr	r3, [pc, #116]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001f20:	4b1a      	ldr	r3, [pc, #104]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f22:	220c      	movs	r2, #12
 8001f24:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f26:	4b19      	ldr	r3, [pc, #100]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f2c:	4b17      	ldr	r3, [pc, #92]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f32:	4b16      	ldr	r3, [pc, #88]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f38:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001f3e:	4b13      	ldr	r3, [pc, #76]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001f44:	4811      	ldr	r0, [pc, #68]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f46:	f003 fc39 	bl	80057bc <HAL_UART_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001f50:	f7ff fa8e 	bl	8001470 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f54:	2100      	movs	r1, #0
 8001f56:	480d      	ldr	r0, [pc, #52]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f58:	f004 fa62 	bl	8006420 <HAL_UARTEx_SetTxFifoThreshold>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001f62:	f7ff fa85 	bl	8001470 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f66:	2100      	movs	r1, #0
 8001f68:	4808      	ldr	r0, [pc, #32]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f6a:	f004 fa97 	bl	800649c <HAL_UARTEx_SetRxFifoThreshold>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001f74:	f7ff fa7c 	bl	8001470 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001f78:	4804      	ldr	r0, [pc, #16]	@ (8001f8c <MX_LPUART1_UART_Init+0x90>)
 8001f7a:	f004 fa18 	bl	80063ae <HAL_UARTEx_DisableFifoMode>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001f84:	f7ff fa74 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20040258 	.word	0x20040258
 8001f90:	40008000 	.word	0x40008000

08001f94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b0ae      	sub	sp, #184	@ 0xb8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fac:	f107 0310 	add.w	r3, r7, #16
 8001fb0:	2294      	movs	r2, #148	@ 0x94
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f005 f865 	bl	8007084 <memset>
  if(uartHandle->Instance==LPUART1)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a22      	ldr	r2, [pc, #136]	@ (8002048 <HAL_UART_MspInit+0xb4>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d13d      	bne.n	8002040 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001fc4:	2320      	movs	r3, #32
 8001fc6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fcc:	f107 0310 	add.w	r3, r7, #16
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f002 fb5d 	bl	8004690 <HAL_RCCEx_PeriphCLKConfig>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001fdc:	f7ff fa48 	bl	8001470 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800204c <HAL_UART_MspInit+0xb8>)
 8001fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fe4:	4a19      	ldr	r2, [pc, #100]	@ (800204c <HAL_UART_MspInit+0xb8>)
 8001fe6:	f043 0301 	orr.w	r3, r3, #1
 8001fea:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001fec:	4b17      	ldr	r3, [pc, #92]	@ (800204c <HAL_UART_MspInit+0xb8>)
 8001fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ff8:	4b14      	ldr	r3, [pc, #80]	@ (800204c <HAL_UART_MspInit+0xb8>)
 8001ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffc:	4a13      	ldr	r2, [pc, #76]	@ (800204c <HAL_UART_MspInit+0xb8>)
 8001ffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002002:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002004:	4b11      	ldr	r3, [pc, #68]	@ (800204c <HAL_UART_MspInit+0xb8>)
 8002006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8002010:	f001 fc56 	bl	80038c0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002014:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002018:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201c:	2302      	movs	r3, #2
 800201e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002028:	2303      	movs	r3, #3
 800202a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800202e:	2308      	movs	r3, #8
 8002030:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002034:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002038:	4619      	mov	r1, r3
 800203a:	4805      	ldr	r0, [pc, #20]	@ (8002050 <HAL_UART_MspInit+0xbc>)
 800203c:	f001 f9d2 	bl	80033e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8002040:	bf00      	nop
 8002042:	37b8      	adds	r7, #184	@ 0xb8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40008000 	.word	0x40008000
 800204c:	40021000 	.word	0x40021000
 8002050:	48001800 	.word	0x48001800

08002054 <__io_putchar>:
#include "utils.h"
#include "usart.h"
#include <stdint.h>

int __io_putchar(int ch)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 10);
 800205c:	1d39      	adds	r1, r7, #4
 800205e:	230a      	movs	r3, #10
 8002060:	2201      	movs	r2, #1
 8002062:	4804      	ldr	r0, [pc, #16]	@ (8002074 <__io_putchar+0x20>)
 8002064:	f003 fbfa 	bl	800585c <HAL_UART_Transmit>
	return ch;
 8002068:	687b      	ldr	r3, [r7, #4]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20040258 	.word	0x20040258

08002078 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002078:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800207c:	f7ff ff2c 	bl	8001ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002080:	480c      	ldr	r0, [pc, #48]	@ (80020b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002082:	490d      	ldr	r1, [pc, #52]	@ (80020b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002084:	4a0d      	ldr	r2, [pc, #52]	@ (80020bc <LoopForever+0xe>)
  movs r3, #0
 8002086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002088:	e002      	b.n	8002090 <LoopCopyDataInit>

0800208a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800208a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800208c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800208e:	3304      	adds	r3, #4

08002090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002094:	d3f9      	bcc.n	800208a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002096:	4a0a      	ldr	r2, [pc, #40]	@ (80020c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002098:	4c0a      	ldr	r4, [pc, #40]	@ (80020c4 <LoopForever+0x16>)
  movs r3, #0
 800209a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800209c:	e001      	b.n	80020a2 <LoopFillZerobss>

0800209e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800209e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020a0:	3204      	adds	r2, #4

080020a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020a4:	d3fb      	bcc.n	800209e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020a6:	f004 fffb 	bl	80070a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020aa:	f7ff f971 	bl	8001390 <main>

080020ae <LoopForever>:

LoopForever:
    b LoopForever
 80020ae:	e7fe      	b.n	80020ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80020b0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80020b4:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80020b8:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 80020bc:	0800f7b4 	.word	0x0800f7b4
  ldr r2, =_sbss
 80020c0:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 80020c4:	20040844 	.word	0x20040844

080020c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020c8:	e7fe      	b.n	80020c8 <ADC1_IRQHandler>
	...

080020cc <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 80020d0:	2201      	movs	r2, #1
 80020d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020d6:	480b      	ldr	r0, [pc, #44]	@ (8002104 <ssd1306_Reset+0x38>)
 80020d8:	f001 fb16 	bl	8003708 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 80020dc:	2200      	movs	r2, #0
 80020de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020e2:	4808      	ldr	r0, [pc, #32]	@ (8002104 <ssd1306_Reset+0x38>)
 80020e4:	f001 fb10 	bl	8003708 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80020e8:	200a      	movs	r0, #10
 80020ea:	f001 f871 	bl	80031d0 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 80020ee:	2201      	movs	r2, #1
 80020f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020f4:	4803      	ldr	r0, [pc, #12]	@ (8002104 <ssd1306_Reset+0x38>)
 80020f6:	f001 fb07 	bl	8003708 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80020fa:	200a      	movs	r0, #10
 80020fc:	f001 f868 	bl	80031d0 <HAL_Delay>
}
 8002100:	bf00      	nop
 8002102:	bd80      	pop	{r7, pc}
 8002104:	48001400 	.word	0x48001400

08002108 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8002112:	2200      	movs	r2, #0
 8002114:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002118:	480c      	ldr	r0, [pc, #48]	@ (800214c <ssd1306_WriteCommand+0x44>)
 800211a:	f001 faf5 	bl	8003708 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 800211e:	2200      	movs	r2, #0
 8002120:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002124:	4809      	ldr	r0, [pc, #36]	@ (800214c <ssd1306_WriteCommand+0x44>)
 8002126:	f001 faef 	bl	8003708 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 800212a:	1df9      	adds	r1, r7, #7
 800212c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002130:	2201      	movs	r2, #1
 8002132:	4807      	ldr	r0, [pc, #28]	@ (8002150 <ssd1306_WriteCommand+0x48>)
 8002134:	f003 f867 	bl	8005206 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8002138:	2201      	movs	r2, #1
 800213a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800213e:	4803      	ldr	r0, [pc, #12]	@ (800214c <ssd1306_WriteCommand+0x44>)
 8002140:	f001 fae2 	bl	8003708 <HAL_GPIO_WritePin>
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	48001400 	.word	0x48001400
 8002150:	200401f0 	.word	0x200401f0

08002154 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800215e:	2200      	movs	r2, #0
 8002160:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002164:	480d      	ldr	r0, [pc, #52]	@ (800219c <ssd1306_WriteData+0x48>)
 8002166:	f001 facf 	bl	8003708 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 800216a:	2201      	movs	r2, #1
 800216c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002170:	480a      	ldr	r0, [pc, #40]	@ (800219c <ssd1306_WriteData+0x48>)
 8002172:	f001 fac9 	bl	8003708 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	b29a      	uxth	r2, r3
 800217a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	4807      	ldr	r0, [pc, #28]	@ (80021a0 <ssd1306_WriteData+0x4c>)
 8002182:	f003 f840 	bl	8005206 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8002186:	2201      	movs	r2, #1
 8002188:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800218c:	4803      	ldr	r0, [pc, #12]	@ (800219c <ssd1306_WriteData+0x48>)
 800218e:	f001 fabb 	bl	8003708 <HAL_GPIO_WritePin>
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	48001400 	.word	0x48001400
 80021a0:	200401f0 	.word	0x200401f0

080021a4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80021a8:	f7ff ff90 	bl	80020cc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80021ac:	2064      	movs	r0, #100	@ 0x64
 80021ae:	f001 f80f 	bl	80031d0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80021b2:	2000      	movs	r0, #0
 80021b4:	f000 ff7a 	bl	80030ac <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80021b8:	2020      	movs	r0, #32
 80021ba:	f7ff ffa5 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80021be:	2000      	movs	r0, #0
 80021c0:	f7ff ffa2 	bl	8002108 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80021c4:	20b0      	movs	r0, #176	@ 0xb0
 80021c6:	f7ff ff9f 	bl	8002108 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80021ca:	20c8      	movs	r0, #200	@ 0xc8
 80021cc:	f7ff ff9c 	bl	8002108 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80021d0:	2000      	movs	r0, #0
 80021d2:	f7ff ff99 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80021d6:	2010      	movs	r0, #16
 80021d8:	f7ff ff96 	bl	8002108 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80021dc:	2040      	movs	r0, #64	@ 0x40
 80021de:	f7ff ff93 	bl	8002108 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80021e2:	20ff      	movs	r0, #255	@ 0xff
 80021e4:	f000 ff4f 	bl	8003086 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80021e8:	20a1      	movs	r0, #161	@ 0xa1
 80021ea:	f7ff ff8d 	bl	8002108 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80021ee:	20a6      	movs	r0, #166	@ 0xa6
 80021f0:	f7ff ff8a 	bl	8002108 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80021f4:	20a8      	movs	r0, #168	@ 0xa8
 80021f6:	f7ff ff87 	bl	8002108 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80021fa:	203f      	movs	r0, #63	@ 0x3f
 80021fc:	f7ff ff84 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002200:	20a4      	movs	r0, #164	@ 0xa4
 8002202:	f7ff ff81 	bl	8002108 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002206:	20d3      	movs	r0, #211	@ 0xd3
 8002208:	f7ff ff7e 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800220c:	2000      	movs	r0, #0
 800220e:	f7ff ff7b 	bl	8002108 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002212:	20d5      	movs	r0, #213	@ 0xd5
 8002214:	f7ff ff78 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002218:	20f0      	movs	r0, #240	@ 0xf0
 800221a:	f7ff ff75 	bl	8002108 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800221e:	20d9      	movs	r0, #217	@ 0xd9
 8002220:	f7ff ff72 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002224:	2022      	movs	r0, #34	@ 0x22
 8002226:	f7ff ff6f 	bl	8002108 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800222a:	20da      	movs	r0, #218	@ 0xda
 800222c:	f7ff ff6c 	bl	8002108 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002230:	2012      	movs	r0, #18
 8002232:	f7ff ff69 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002236:	20db      	movs	r0, #219	@ 0xdb
 8002238:	f7ff ff66 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800223c:	2020      	movs	r0, #32
 800223e:	f7ff ff63 	bl	8002108 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002242:	208d      	movs	r0, #141	@ 0x8d
 8002244:	f7ff ff60 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002248:	2014      	movs	r0, #20
 800224a:	f7ff ff5d 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800224e:	2001      	movs	r0, #1
 8002250:	f000 ff2c 	bl	80030ac <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002254:	2000      	movs	r0, #0
 8002256:	f000 f80f 	bl	8002278 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800225a:	f000 f825 	bl	80022a8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800225e:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <ssd1306_Init+0xd0>)
 8002260:	2200      	movs	r2, #0
 8002262:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002264:	4b03      	ldr	r3, [pc, #12]	@ (8002274 <ssd1306_Init+0xd0>)
 8002266:	2200      	movs	r2, #0
 8002268:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800226a:	4b02      	ldr	r3, [pc, #8]	@ (8002274 <ssd1306_Init+0xd0>)
 800226c:	2201      	movs	r2, #1
 800226e:	711a      	strb	r2, [r3, #4]
}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}
 8002274:	200406ec 	.word	0x200406ec

08002278 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002282:	79fb      	ldrb	r3, [r7, #7]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <ssd1306_Fill+0x14>
 8002288:	2300      	movs	r3, #0
 800228a:	e000      	b.n	800228e <ssd1306_Fill+0x16>
 800228c:	23ff      	movs	r3, #255	@ 0xff
 800228e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002292:	4619      	mov	r1, r3
 8002294:	4803      	ldr	r0, [pc, #12]	@ (80022a4 <ssd1306_Fill+0x2c>)
 8002296:	f004 fef5 	bl	8007084 <memset>
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200402ec 	.word	0x200402ec

080022a8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80022ae:	2300      	movs	r3, #0
 80022b0:	71fb      	strb	r3, [r7, #7]
 80022b2:	e016      	b.n	80022e2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	3b50      	subs	r3, #80	@ 0x50
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff ff24 	bl	8002108 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80022c0:	2000      	movs	r0, #0
 80022c2:	f7ff ff21 	bl	8002108 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80022c6:	2010      	movs	r0, #16
 80022c8:	f7ff ff1e 	bl	8002108 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	01db      	lsls	r3, r3, #7
 80022d0:	4a08      	ldr	r2, [pc, #32]	@ (80022f4 <ssd1306_UpdateScreen+0x4c>)
 80022d2:	4413      	add	r3, r2
 80022d4:	2180      	movs	r1, #128	@ 0x80
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7ff ff3c 	bl	8002154 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	3301      	adds	r3, #1
 80022e0:	71fb      	strb	r3, [r7, #7]
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	2b07      	cmp	r3, #7
 80022e6:	d9e5      	bls.n	80022b4 <ssd1306_UpdateScreen+0xc>
    }
}
 80022e8:	bf00      	nop
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	200402ec 	.word	0x200402ec

080022f8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	71fb      	strb	r3, [r7, #7]
 8002302:	460b      	mov	r3, r1
 8002304:	71bb      	strb	r3, [r7, #6]
 8002306:	4613      	mov	r3, r2
 8002308:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800230a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230e:	2b00      	cmp	r3, #0
 8002310:	db3d      	blt.n	800238e <ssd1306_DrawPixel+0x96>
 8002312:	79bb      	ldrb	r3, [r7, #6]
 8002314:	2b3f      	cmp	r3, #63	@ 0x3f
 8002316:	d83a      	bhi.n	800238e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002318:	797b      	ldrb	r3, [r7, #5]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d11a      	bne.n	8002354 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800231e:	79fa      	ldrb	r2, [r7, #7]
 8002320:	79bb      	ldrb	r3, [r7, #6]
 8002322:	08db      	lsrs	r3, r3, #3
 8002324:	b2d8      	uxtb	r0, r3
 8002326:	4603      	mov	r3, r0
 8002328:	01db      	lsls	r3, r3, #7
 800232a:	4413      	add	r3, r2
 800232c:	4a1b      	ldr	r2, [pc, #108]	@ (800239c <ssd1306_DrawPixel+0xa4>)
 800232e:	5cd3      	ldrb	r3, [r2, r3]
 8002330:	b25a      	sxtb	r2, r3
 8002332:	79bb      	ldrb	r3, [r7, #6]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	2101      	movs	r1, #1
 800233a:	fa01 f303 	lsl.w	r3, r1, r3
 800233e:	b25b      	sxtb	r3, r3
 8002340:	4313      	orrs	r3, r2
 8002342:	b259      	sxtb	r1, r3
 8002344:	79fa      	ldrb	r2, [r7, #7]
 8002346:	4603      	mov	r3, r0
 8002348:	01db      	lsls	r3, r3, #7
 800234a:	4413      	add	r3, r2
 800234c:	b2c9      	uxtb	r1, r1
 800234e:	4a13      	ldr	r2, [pc, #76]	@ (800239c <ssd1306_DrawPixel+0xa4>)
 8002350:	54d1      	strb	r1, [r2, r3]
 8002352:	e01d      	b.n	8002390 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002354:	79fa      	ldrb	r2, [r7, #7]
 8002356:	79bb      	ldrb	r3, [r7, #6]
 8002358:	08db      	lsrs	r3, r3, #3
 800235a:	b2d8      	uxtb	r0, r3
 800235c:	4603      	mov	r3, r0
 800235e:	01db      	lsls	r3, r3, #7
 8002360:	4413      	add	r3, r2
 8002362:	4a0e      	ldr	r2, [pc, #56]	@ (800239c <ssd1306_DrawPixel+0xa4>)
 8002364:	5cd3      	ldrb	r3, [r2, r3]
 8002366:	b25a      	sxtb	r2, r3
 8002368:	79bb      	ldrb	r3, [r7, #6]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	2101      	movs	r1, #1
 8002370:	fa01 f303 	lsl.w	r3, r1, r3
 8002374:	b25b      	sxtb	r3, r3
 8002376:	43db      	mvns	r3, r3
 8002378:	b25b      	sxtb	r3, r3
 800237a:	4013      	ands	r3, r2
 800237c:	b259      	sxtb	r1, r3
 800237e:	79fa      	ldrb	r2, [r7, #7]
 8002380:	4603      	mov	r3, r0
 8002382:	01db      	lsls	r3, r3, #7
 8002384:	4413      	add	r3, r2
 8002386:	b2c9      	uxtb	r1, r1
 8002388:	4a04      	ldr	r2, [pc, #16]	@ (800239c <ssd1306_DrawPixel+0xa4>)
 800238a:	54d1      	strb	r1, [r2, r3]
 800238c:	e000      	b.n	8002390 <ssd1306_DrawPixel+0x98>
        return;
 800238e:	bf00      	nop
    }
}
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	200402ec 	.word	0x200402ec

080023a0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80023a0:	b590      	push	{r4, r7, lr}
 80023a2:	b089      	sub	sp, #36	@ 0x24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4604      	mov	r4, r0
 80023a8:	4638      	mov	r0, r7
 80023aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80023ae:	4623      	mov	r3, r4
 80023b0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80023b2:	7bfb      	ldrb	r3, [r7, #15]
 80023b4:	2b1f      	cmp	r3, #31
 80023b6:	d902      	bls.n	80023be <ssd1306_WriteChar+0x1e>
 80023b8:	7bfb      	ldrb	r3, [r7, #15]
 80023ba:	2b7e      	cmp	r3, #126	@ 0x7e
 80023bc:	d901      	bls.n	80023c2 <ssd1306_WriteChar+0x22>
        return 0;
 80023be:	2300      	movs	r3, #0
 80023c0:	e079      	b.n	80024b6 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <ssd1306_WriteChar+0x34>
 80023c8:	68ba      	ldr	r2, [r7, #8]
 80023ca:	7bfb      	ldrb	r3, [r7, #15]
 80023cc:	3b20      	subs	r3, #32
 80023ce:	4413      	add	r3, r2
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	e000      	b.n	80023d6 <ssd1306_WriteChar+0x36>
 80023d4:	783b      	ldrb	r3, [r7, #0]
 80023d6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80023d8:	4b39      	ldr	r3, [pc, #228]	@ (80024c0 <ssd1306_WriteChar+0x120>)
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	461a      	mov	r2, r3
 80023de:	7dfb      	ldrb	r3, [r7, #23]
 80023e0:	4413      	add	r3, r2
 80023e2:	2b80      	cmp	r3, #128	@ 0x80
 80023e4:	dc06      	bgt.n	80023f4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80023e6:	4b36      	ldr	r3, [pc, #216]	@ (80024c0 <ssd1306_WriteChar+0x120>)
 80023e8:	885b      	ldrh	r3, [r3, #2]
 80023ea:	461a      	mov	r2, r3
 80023ec:	787b      	ldrb	r3, [r7, #1]
 80023ee:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80023f0:	2b40      	cmp	r3, #64	@ 0x40
 80023f2:	dd01      	ble.n	80023f8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80023f4:	2300      	movs	r3, #0
 80023f6:	e05e      	b.n	80024b6 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80023f8:	2300      	movs	r3, #0
 80023fa:	61fb      	str	r3, [r7, #28]
 80023fc:	e04d      	b.n	800249a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	7bfb      	ldrb	r3, [r7, #15]
 8002402:	3b20      	subs	r3, #32
 8002404:	7879      	ldrb	r1, [r7, #1]
 8002406:	fb01 f303 	mul.w	r3, r1, r3
 800240a:	4619      	mov	r1, r3
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	440b      	add	r3, r1
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4413      	add	r3, r2
 8002414:	881b      	ldrh	r3, [r3, #0]
 8002416:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002418:	2300      	movs	r3, #0
 800241a:	61bb      	str	r3, [r7, #24]
 800241c:	e036      	b.n	800248c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d013      	beq.n	8002456 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800242e:	4b24      	ldr	r3, [pc, #144]	@ (80024c0 <ssd1306_WriteChar+0x120>)
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	b2da      	uxtb	r2, r3
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	b2db      	uxtb	r3, r3
 8002438:	4413      	add	r3, r2
 800243a:	b2d8      	uxtb	r0, r3
 800243c:	4b20      	ldr	r3, [pc, #128]	@ (80024c0 <ssd1306_WriteChar+0x120>)
 800243e:	885b      	ldrh	r3, [r3, #2]
 8002440:	b2da      	uxtb	r2, r3
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	b2db      	uxtb	r3, r3
 8002446:	4413      	add	r3, r2
 8002448:	b2db      	uxtb	r3, r3
 800244a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800244e:	4619      	mov	r1, r3
 8002450:	f7ff ff52 	bl	80022f8 <ssd1306_DrawPixel>
 8002454:	e017      	b.n	8002486 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002456:	4b1a      	ldr	r3, [pc, #104]	@ (80024c0 <ssd1306_WriteChar+0x120>)
 8002458:	881b      	ldrh	r3, [r3, #0]
 800245a:	b2da      	uxtb	r2, r3
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	b2db      	uxtb	r3, r3
 8002460:	4413      	add	r3, r2
 8002462:	b2d8      	uxtb	r0, r3
 8002464:	4b16      	ldr	r3, [pc, #88]	@ (80024c0 <ssd1306_WriteChar+0x120>)
 8002466:	885b      	ldrh	r3, [r3, #2]
 8002468:	b2da      	uxtb	r2, r3
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	b2db      	uxtb	r3, r3
 800246e:	4413      	add	r3, r2
 8002470:	b2d9      	uxtb	r1, r3
 8002472:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002476:	2b00      	cmp	r3, #0
 8002478:	bf0c      	ite	eq
 800247a:	2301      	moveq	r3, #1
 800247c:	2300      	movne	r3, #0
 800247e:	b2db      	uxtb	r3, r3
 8002480:	461a      	mov	r2, r3
 8002482:	f7ff ff39 	bl	80022f8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	3301      	adds	r3, #1
 800248a:	61bb      	str	r3, [r7, #24]
 800248c:	7dfb      	ldrb	r3, [r7, #23]
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	429a      	cmp	r2, r3
 8002492:	d3c4      	bcc.n	800241e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	3301      	adds	r3, #1
 8002498:	61fb      	str	r3, [r7, #28]
 800249a:	787b      	ldrb	r3, [r7, #1]
 800249c:	461a      	mov	r2, r3
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d3ac      	bcc.n	80023fe <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80024a4:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <ssd1306_WriteChar+0x120>)
 80024a6:	881a      	ldrh	r2, [r3, #0]
 80024a8:	7dfb      	ldrb	r3, [r7, #23]
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	4413      	add	r3, r2
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	4b03      	ldr	r3, [pc, #12]	@ (80024c0 <ssd1306_WriteChar+0x120>)
 80024b2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80024b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3724      	adds	r7, #36	@ 0x24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd90      	pop	{r4, r7, pc}
 80024be:	bf00      	nop
 80024c0:	200406ec 	.word	0x200406ec

080024c4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af02      	add	r7, sp, #8
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	4638      	mov	r0, r7
 80024ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80024d2:	e013      	b.n	80024fc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	7818      	ldrb	r0, [r3, #0]
 80024d8:	7e3b      	ldrb	r3, [r7, #24]
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	463b      	mov	r3, r7
 80024de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024e0:	f7ff ff5e 	bl	80023a0 <ssd1306_WriteChar>
 80024e4:	4603      	mov	r3, r0
 80024e6:	461a      	mov	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d002      	beq.n	80024f6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	e008      	b.n	8002508 <ssd1306_WriteString+0x44>
        }
        str++;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	3301      	adds	r3, #1
 80024fa:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1e7      	bne.n	80024d4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	781b      	ldrb	r3, [r3, #0]
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	460a      	mov	r2, r1
 800251a:	71fb      	strb	r3, [r7, #7]
 800251c:	4613      	mov	r3, r2
 800251e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	b29a      	uxth	r2, r3
 8002524:	4b05      	ldr	r3, [pc, #20]	@ (800253c <ssd1306_SetCursor+0x2c>)
 8002526:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002528:	79bb      	ldrb	r3, [r7, #6]
 800252a:	b29a      	uxth	r2, r3
 800252c:	4b03      	ldr	r3, [pc, #12]	@ (800253c <ssd1306_SetCursor+0x2c>)
 800252e:	805a      	strh	r2, [r3, #2]
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	200406ec 	.word	0x200406ec

08002540 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002540:	b590      	push	{r4, r7, lr}
 8002542:	b089      	sub	sp, #36	@ 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	4604      	mov	r4, r0
 8002548:	4608      	mov	r0, r1
 800254a:	4611      	mov	r1, r2
 800254c:	461a      	mov	r2, r3
 800254e:	4623      	mov	r3, r4
 8002550:	71fb      	strb	r3, [r7, #7]
 8002552:	4603      	mov	r3, r0
 8002554:	71bb      	strb	r3, [r7, #6]
 8002556:	460b      	mov	r3, r1
 8002558:	717b      	strb	r3, [r7, #5]
 800255a:	4613      	mov	r3, r2
 800255c:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 800255e:	797a      	ldrb	r2, [r7, #5]
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	bfb8      	it	lt
 8002568:	425b      	neglt	r3, r3
 800256a:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 800256c:	793a      	ldrb	r2, [r7, #4]
 800256e:	79bb      	ldrb	r3, [r7, #6]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	bfb8      	it	lt
 8002576:	425b      	neglt	r3, r3
 8002578:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 800257a:	79fa      	ldrb	r2, [r7, #7]
 800257c:	797b      	ldrb	r3, [r7, #5]
 800257e:	429a      	cmp	r2, r3
 8002580:	d201      	bcs.n	8002586 <ssd1306_Line+0x46>
 8002582:	2301      	movs	r3, #1
 8002584:	e001      	b.n	800258a <ssd1306_Line+0x4a>
 8002586:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800258a:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 800258c:	79ba      	ldrb	r2, [r7, #6]
 800258e:	793b      	ldrb	r3, [r7, #4]
 8002590:	429a      	cmp	r2, r3
 8002592:	d201      	bcs.n	8002598 <ssd1306_Line+0x58>
 8002594:	2301      	movs	r3, #1
 8002596:	e001      	b.n	800259c <ssd1306_Line+0x5c>
 8002598:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800259c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 80025a6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80025aa:	7939      	ldrb	r1, [r7, #4]
 80025ac:	797b      	ldrb	r3, [r7, #5]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff fea2 	bl	80022f8 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 80025b4:	e024      	b.n	8002600 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 80025b6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80025ba:	79b9      	ldrb	r1, [r7, #6]
 80025bc:	79fb      	ldrb	r3, [r7, #7]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff fe9a 	bl	80022f8 <ssd1306_DrawPixel>
        error2 = error * 2;
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	425b      	negs	r3, r3
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	dd08      	ble.n	80025e6 <ssd1306_Line+0xa6>
            error -= deltaY;
 80025d4:	69fa      	ldr	r2, [r7, #28]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	b2da      	uxtb	r2, r3
 80025e0:	79fb      	ldrb	r3, [r7, #7]
 80025e2:	4413      	add	r3, r2
 80025e4:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 80025e6:	68ba      	ldr	r2, [r7, #8]
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	da08      	bge.n	8002600 <ssd1306_Line+0xc0>
            error += deltaX;
 80025ee:	69fa      	ldr	r2, [r7, #28]
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	4413      	add	r3, r2
 80025f4:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	79bb      	ldrb	r3, [r7, #6]
 80025fc:	4413      	add	r3, r2
 80025fe:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002600:	79fa      	ldrb	r2, [r7, #7]
 8002602:	797b      	ldrb	r3, [r7, #5]
 8002604:	429a      	cmp	r2, r3
 8002606:	d1d6      	bne.n	80025b6 <ssd1306_Line+0x76>
 8002608:	79ba      	ldrb	r2, [r7, #6]
 800260a:	793b      	ldrb	r3, [r7, #4]
 800260c:	429a      	cmp	r2, r3
 800260e:	d1d2      	bne.n	80025b6 <ssd1306_Line+0x76>
        }
    }
    return;
 8002610:	bf00      	nop
}
 8002612:	3724      	adds	r7, #36	@ 0x24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd90      	pop	{r4, r7, pc}

08002618 <ssd1306_Polyline>:

/* Draw polyline */
void ssd1306_Polyline(const SSD1306_VERTEX *par_vertex, uint16_t par_size, SSD1306_COLOR color) {
 8002618:	b590      	push	{r4, r7, lr}
 800261a:	b087      	sub	sp, #28
 800261c:	af02      	add	r7, sp, #8
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	807b      	strh	r3, [r7, #2]
 8002624:	4613      	mov	r3, r2
 8002626:	707b      	strb	r3, [r7, #1]
    uint16_t i;
    if(par_vertex == NULL) {
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d02a      	beq.n	8002684 <ssd1306_Polyline+0x6c>
        return;
    }

    for(i = 1; i < par_size; i++) {
 800262e:	2301      	movs	r3, #1
 8002630:	81fb      	strh	r3, [r7, #14]
 8002632:	e022      	b.n	800267a <ssd1306_Polyline+0x62>
        ssd1306_Line(par_vertex[i - 1].x, par_vertex[i - 1].y, par_vertex[i].x, par_vertex[i].y, color);
 8002634:	89fb      	ldrh	r3, [r7, #14]
 8002636:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800263a:	3b01      	subs	r3, #1
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	4413      	add	r3, r2
 8002642:	7818      	ldrb	r0, [r3, #0]
 8002644:	89fb      	ldrh	r3, [r7, #14]
 8002646:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800264a:	3b01      	subs	r3, #1
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	4413      	add	r3, r2
 8002652:	7859      	ldrb	r1, [r3, #1]
 8002654:	89fb      	ldrh	r3, [r7, #14]
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	4413      	add	r3, r2
 800265c:	781c      	ldrb	r4, [r3, #0]
 800265e:	89fb      	ldrh	r3, [r7, #14]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	785a      	ldrb	r2, [r3, #1]
 8002668:	787b      	ldrb	r3, [r7, #1]
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	4613      	mov	r3, r2
 800266e:	4622      	mov	r2, r4
 8002670:	f7ff ff66 	bl	8002540 <ssd1306_Line>
    for(i = 1; i < par_size; i++) {
 8002674:	89fb      	ldrh	r3, [r7, #14]
 8002676:	3301      	adds	r3, #1
 8002678:	81fb      	strh	r3, [r7, #14]
 800267a:	89fa      	ldrh	r2, [r7, #14]
 800267c:	887b      	ldrh	r3, [r7, #2]
 800267e:	429a      	cmp	r2, r3
 8002680:	d3d8      	bcc.n	8002634 <ssd1306_Polyline+0x1c>
    }

    return;
 8002682:	e000      	b.n	8002686 <ssd1306_Polyline+0x6e>
        return;
 8002684:	bf00      	nop
}
 8002686:	3714      	adds	r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	bd90      	pop	{r4, r7, pc}

0800268c <ssd1306_DegToRad>:

/* Convert Degrees to Radians */
static float ssd1306_DegToRad(float par_deg) {
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	ed87 0a01 	vstr	s0, [r7, #4]
    return par_deg * (3.14f / 180.0f);
 8002696:	edd7 7a01 	vldr	s15, [r7, #4]
 800269a:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80026b0 <ssd1306_DegToRad+0x24>
 800269e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80026a2:	eeb0 0a67 	vmov.f32	s0, s15
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	3c8ee7a7 	.word	0x3c8ee7a7

080026b4 <ssd1306_NormalizeTo0_360>:

/* Normalize degree to [0;360] */
static uint16_t ssd1306_NormalizeTo0_360(uint16_t par_deg) {
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	80fb      	strh	r3, [r7, #6]
    uint16_t loc_angle;
    if(par_deg <= 360) {
 80026be:	88fb      	ldrh	r3, [r7, #6]
 80026c0:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80026c4:	d802      	bhi.n	80026cc <ssd1306_NormalizeTo0_360+0x18>
        loc_angle = par_deg;
 80026c6:	88fb      	ldrh	r3, [r7, #6]
 80026c8:	81fb      	strh	r3, [r7, #14]
 80026ca:	e013      	b.n	80026f4 <ssd1306_NormalizeTo0_360+0x40>
    } else {
        loc_angle = par_deg % 360;
 80026cc:	88fb      	ldrh	r3, [r7, #6]
 80026ce:	08da      	lsrs	r2, r3, #3
 80026d0:	490c      	ldr	r1, [pc, #48]	@ (8002704 <ssd1306_NormalizeTo0_360+0x50>)
 80026d2:	fba1 1202 	umull	r1, r2, r1, r2
 80026d6:	0892      	lsrs	r2, r2, #2
 80026d8:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80026dc:	fb01 f202 	mul.w	r2, r1, r2
 80026e0:	1a9b      	subs	r3, r3, r2
 80026e2:	81fb      	strh	r3, [r7, #14]
        loc_angle = (loc_angle ? loc_angle : 360);
 80026e4:	89fb      	ldrh	r3, [r7, #14]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <ssd1306_NormalizeTo0_360+0x3a>
 80026ea:	89fb      	ldrh	r3, [r7, #14]
 80026ec:	e001      	b.n	80026f2 <ssd1306_NormalizeTo0_360+0x3e>
 80026ee:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80026f2:	81fb      	strh	r3, [r7, #14]
    }
    return loc_angle;
 80026f4:	89fb      	ldrh	r3, [r7, #14]
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	16c16c17 	.word	0x16c16c17

08002708 <ssd1306_DrawArc>:
/*
 * DrawArc. Draw angle is beginning from 4 quart of trigonometric circle (3pi/2)
 * start_angle in degree
 * sweep in degree
 */
void ssd1306_DrawArc(uint8_t x, uint8_t y, uint8_t radius, uint16_t start_angle, uint16_t sweep, SSD1306_COLOR color) {
 8002708:	b590      	push	{r4, r7, lr}
 800270a:	b08d      	sub	sp, #52	@ 0x34
 800270c:	af02      	add	r7, sp, #8
 800270e:	4604      	mov	r4, r0
 8002710:	4608      	mov	r0, r1
 8002712:	4611      	mov	r1, r2
 8002714:	461a      	mov	r2, r3
 8002716:	4623      	mov	r3, r4
 8002718:	73fb      	strb	r3, [r7, #15]
 800271a:	4603      	mov	r3, r0
 800271c:	73bb      	strb	r3, [r7, #14]
 800271e:	460b      	mov	r3, r1
 8002720:	737b      	strb	r3, [r7, #13]
 8002722:	4613      	mov	r3, r2
 8002724:	817b      	strh	r3, [r7, #10]
    uint8_t yp1,yp2;
    uint32_t count;
    uint32_t loc_sweep;
    float rad;
    
    loc_sweep = ssd1306_NormalizeTo0_360(sweep);
 8002726:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ffc3 	bl	80026b4 <ssd1306_NormalizeTo0_360>
 800272e:	4603      	mov	r3, r0
 8002730:	61fb      	str	r3, [r7, #28]
    
    count = (ssd1306_NormalizeTo0_360(start_angle) * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8002732:	897b      	ldrh	r3, [r7, #10]
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff ffbd 	bl	80026b4 <ssd1306_NormalizeTo0_360>
 800273a:	4603      	mov	r3, r0
 800273c:	461a      	mov	r2, r3
 800273e:	4b63      	ldr	r3, [pc, #396]	@ (80028cc <ssd1306_DrawArc+0x1c4>)
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	fb02 f303 	mul.w	r3, r2, r3
 8002746:	4a62      	ldr	r2, [pc, #392]	@ (80028d0 <ssd1306_DrawArc+0x1c8>)
 8002748:	fb82 1203 	smull	r1, r2, r2, r3
 800274c:	441a      	add	r2, r3
 800274e:	1212      	asrs	r2, r2, #8
 8002750:	17db      	asrs	r3, r3, #31
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	627b      	str	r3, [r7, #36]	@ 0x24
    approx_segments = (loc_sweep * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8002756:	4b5d      	ldr	r3, [pc, #372]	@ (80028cc <ssd1306_DrawArc+0x1c4>)
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	461a      	mov	r2, r3
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	fb02 f303 	mul.w	r3, r2, r3
 8002762:	08db      	lsrs	r3, r3, #3
 8002764:	4a5b      	ldr	r2, [pc, #364]	@ (80028d4 <ssd1306_DrawArc+0x1cc>)
 8002766:	fba2 2303 	umull	r2, r3, r2, r3
 800276a:	089b      	lsrs	r3, r3, #2
 800276c:	61bb      	str	r3, [r7, #24]
    approx_degree = loc_sweep / (float)approx_segments;
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	ee07 3a90 	vmov	s15, r3
 8002774:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	ee07 3a90 	vmov	s15, r3
 800277e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002782:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002786:	edc7 7a05 	vstr	s15, [r7, #20]
    while(count < approx_segments)
 800278a:	e096      	b.n	80028ba <ssd1306_DrawArc+0x1b2>
    {
        rad = ssd1306_DegToRad(count*approx_degree);
 800278c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278e:	ee07 3a90 	vmov	s15, r3
 8002792:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002796:	edd7 7a05 	vldr	s15, [r7, #20]
 800279a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800279e:	eeb0 0a67 	vmov.f32	s0, s15
 80027a2:	f7ff ff73 	bl	800268c <ssd1306_DegToRad>
 80027a6:	ed87 0a08 	vstr	s0, [r7, #32]
        xp1 = x + (int8_t)(sinf(rad)*radius);
 80027aa:	ed97 0a08 	vldr	s0, [r7, #32]
 80027ae:	f006 fda5 	bl	80092fc <sinf>
 80027b2:	eeb0 7a40 	vmov.f32	s14, s0
 80027b6:	7b7b      	ldrb	r3, [r7, #13]
 80027b8:	ee07 3a90 	vmov	s15, r3
 80027bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027c8:	edc7 7a01 	vstr	s15, [r7, #4]
 80027cc:	793b      	ldrb	r3, [r7, #4]
 80027ce:	b25b      	sxtb	r3, r3
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	4413      	add	r3, r2
 80027d6:	74fb      	strb	r3, [r7, #19]
        yp1 = y + (int8_t)(cosf(rad)*radius);    
 80027d8:	ed97 0a08 	vldr	s0, [r7, #32]
 80027dc:	f006 fd4a 	bl	8009274 <cosf>
 80027e0:	eeb0 7a40 	vmov.f32	s14, s0
 80027e4:	7b7b      	ldrb	r3, [r7, #13]
 80027e6:	ee07 3a90 	vmov	s15, r3
 80027ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027f6:	edc7 7a01 	vstr	s15, [r7, #4]
 80027fa:	793b      	ldrb	r3, [r7, #4]
 80027fc:	b25b      	sxtb	r3, r3
 80027fe:	b2da      	uxtb	r2, r3
 8002800:	7bbb      	ldrb	r3, [r7, #14]
 8002802:	4413      	add	r3, r2
 8002804:	74bb      	strb	r3, [r7, #18]
        count++;
 8002806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002808:	3301      	adds	r3, #1
 800280a:	627b      	str	r3, [r7, #36]	@ 0x24
        if(count != approx_segments) {
 800280c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	429a      	cmp	r2, r3
 8002812:	d00f      	beq.n	8002834 <ssd1306_DrawArc+0x12c>
            rad = ssd1306_DegToRad(count*approx_degree);
 8002814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002816:	ee07 3a90 	vmov	s15, r3
 800281a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800281e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002822:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002826:	eeb0 0a67 	vmov.f32	s0, s15
 800282a:	f7ff ff2f 	bl	800268c <ssd1306_DegToRad>
 800282e:	ed87 0a08 	vstr	s0, [r7, #32]
 8002832:	e00a      	b.n	800284a <ssd1306_DrawArc+0x142>
        } else {
            rad = ssd1306_DegToRad(loc_sweep);
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	ee07 3a90 	vmov	s15, r3
 800283a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800283e:	eeb0 0a67 	vmov.f32	s0, s15
 8002842:	f7ff ff23 	bl	800268c <ssd1306_DegToRad>
 8002846:	ed87 0a08 	vstr	s0, [r7, #32]
        }
        xp2 = x + (int8_t)(sinf(rad)*radius);
 800284a:	ed97 0a08 	vldr	s0, [r7, #32]
 800284e:	f006 fd55 	bl	80092fc <sinf>
 8002852:	eeb0 7a40 	vmov.f32	s14, s0
 8002856:	7b7b      	ldrb	r3, [r7, #13]
 8002858:	ee07 3a90 	vmov	s15, r3
 800285c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002864:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002868:	edc7 7a01 	vstr	s15, [r7, #4]
 800286c:	793b      	ldrb	r3, [r7, #4]
 800286e:	b25b      	sxtb	r3, r3
 8002870:	b2da      	uxtb	r2, r3
 8002872:	7bfb      	ldrb	r3, [r7, #15]
 8002874:	4413      	add	r3, r2
 8002876:	747b      	strb	r3, [r7, #17]
        yp2 = y + (int8_t)(cosf(rad)*radius);    
 8002878:	ed97 0a08 	vldr	s0, [r7, #32]
 800287c:	f006 fcfa 	bl	8009274 <cosf>
 8002880:	eeb0 7a40 	vmov.f32	s14, s0
 8002884:	7b7b      	ldrb	r3, [r7, #13]
 8002886:	ee07 3a90 	vmov	s15, r3
 800288a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800288e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002892:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002896:	edc7 7a01 	vstr	s15, [r7, #4]
 800289a:	793b      	ldrb	r3, [r7, #4]
 800289c:	b25b      	sxtb	r3, r3
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	7bbb      	ldrb	r3, [r7, #14]
 80028a2:	4413      	add	r3, r2
 80028a4:	743b      	strb	r3, [r7, #16]
        ssd1306_Line(xp1,yp1,xp2,yp2,color);
 80028a6:	7c3c      	ldrb	r4, [r7, #16]
 80028a8:	7c7a      	ldrb	r2, [r7, #17]
 80028aa:	7cb9      	ldrb	r1, [r7, #18]
 80028ac:	7cf8      	ldrb	r0, [r7, #19]
 80028ae:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	4623      	mov	r3, r4
 80028b6:	f7ff fe43 	bl	8002540 <ssd1306_Line>
    while(count < approx_segments)
 80028ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	429a      	cmp	r2, r3
 80028c0:	f4ff af64 	bcc.w	800278c <ssd1306_DrawArc+0x84>
    }
    
    return;
 80028c4:	bf00      	nop
}
 80028c6:	372c      	adds	r7, #44	@ 0x2c
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd90      	pop	{r4, r7, pc}
 80028cc:	0800a494 	.word	0x0800a494
 80028d0:	b60b60b7 	.word	0xb60b60b7
 80028d4:	16c16c17 	.word	0x16c16c17

080028d8 <ssd1306_DrawArcWithRadiusLine>:
 * Draw arc with radius line
 * Angle is beginning from 4 quart of trigonometric circle (3pi/2)
 * start_angle: start angle in degree
 * sweep: finish angle in degree
 */
void ssd1306_DrawArcWithRadiusLine(uint8_t x, uint8_t y, uint8_t radius, uint16_t start_angle, uint16_t sweep, SSD1306_COLOR color) {
 80028d8:	b590      	push	{r4, r7, lr}
 80028da:	b08f      	sub	sp, #60	@ 0x3c
 80028dc:	af02      	add	r7, sp, #8
 80028de:	4604      	mov	r4, r0
 80028e0:	4608      	mov	r0, r1
 80028e2:	4611      	mov	r1, r2
 80028e4:	461a      	mov	r2, r3
 80028e6:	4623      	mov	r3, r4
 80028e8:	73fb      	strb	r3, [r7, #15]
 80028ea:	4603      	mov	r3, r0
 80028ec:	73bb      	strb	r3, [r7, #14]
 80028ee:	460b      	mov	r3, r1
 80028f0:	737b      	strb	r3, [r7, #13]
 80028f2:	4613      	mov	r3, r2
 80028f4:	817b      	strh	r3, [r7, #10]
    const uint32_t CIRCLE_APPROXIMATION_SEGMENTS = 36;
 80028f6:	2324      	movs	r3, #36	@ 0x24
 80028f8:	623b      	str	r3, [r7, #32]
    float approx_degree;
    uint32_t approx_segments;
    uint8_t xp1;
    uint8_t xp2 = 0;
 80028fa:	2300      	movs	r3, #0
 80028fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t yp1;
    uint8_t yp2 = 0;
 8002900:	2300      	movs	r3, #0
 8002902:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint32_t count;
    uint32_t loc_sweep;
    float rad;
    
    loc_sweep = ssd1306_NormalizeTo0_360(sweep);
 8002906:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff fed2 	bl	80026b4 <ssd1306_NormalizeTo0_360>
 8002910:	4603      	mov	r3, r0
 8002912:	61fb      	str	r3, [r7, #28]
    
    count = (ssd1306_NormalizeTo0_360(start_angle) * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8002914:	897b      	ldrh	r3, [r7, #10]
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff fecc 	bl	80026b4 <ssd1306_NormalizeTo0_360>
 800291c:	4603      	mov	r3, r0
 800291e:	461a      	mov	r2, r3
 8002920:	6a3b      	ldr	r3, [r7, #32]
 8002922:	fb02 f303 	mul.w	r3, r2, r3
 8002926:	08db      	lsrs	r3, r3, #3
 8002928:	4a8a      	ldr	r2, [pc, #552]	@ (8002b54 <ssd1306_DrawArcWithRadiusLine+0x27c>)
 800292a:	fba2 2303 	umull	r2, r3, r2, r3
 800292e:	089b      	lsrs	r3, r3, #2
 8002930:	62bb      	str	r3, [r7, #40]	@ 0x28
    approx_segments = (loc_sweep * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	6a3a      	ldr	r2, [r7, #32]
 8002936:	fb02 f303 	mul.w	r3, r2, r3
 800293a:	08db      	lsrs	r3, r3, #3
 800293c:	4a85      	ldr	r2, [pc, #532]	@ (8002b54 <ssd1306_DrawArcWithRadiusLine+0x27c>)
 800293e:	fba2 2303 	umull	r2, r3, r2, r3
 8002942:	089b      	lsrs	r3, r3, #2
 8002944:	61bb      	str	r3, [r7, #24]
    approx_degree = loc_sweep / (float)approx_segments;
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	ee07 3a90 	vmov	s15, r3
 800294c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	ee07 3a90 	vmov	s15, r3
 8002956:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800295a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800295e:	edc7 7a05 	vstr	s15, [r7, #20]

    rad = ssd1306_DegToRad(count*approx_degree);
 8002962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002964:	ee07 3a90 	vmov	s15, r3
 8002968:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800296c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002974:	eeb0 0a67 	vmov.f32	s0, s15
 8002978:	f7ff fe88 	bl	800268c <ssd1306_DegToRad>
 800297c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    uint8_t first_point_x = x + (int8_t)(sinf(rad)*radius);
 8002980:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002984:	f006 fcba 	bl	80092fc <sinf>
 8002988:	eeb0 7a40 	vmov.f32	s14, s0
 800298c:	7b7b      	ldrb	r3, [r7, #13]
 800298e:	ee07 3a90 	vmov	s15, r3
 8002992:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800299a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800299e:	edc7 7a01 	vstr	s15, [r7, #4]
 80029a2:	793b      	ldrb	r3, [r7, #4]
 80029a4:	b25b      	sxtb	r3, r3
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	7bfb      	ldrb	r3, [r7, #15]
 80029aa:	4413      	add	r3, r2
 80029ac:	74fb      	strb	r3, [r7, #19]
    uint8_t first_point_y = y + (int8_t)(cosf(rad)*radius);   
 80029ae:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80029b2:	f006 fc5f 	bl	8009274 <cosf>
 80029b6:	eeb0 7a40 	vmov.f32	s14, s0
 80029ba:	7b7b      	ldrb	r3, [r7, #13]
 80029bc:	ee07 3a90 	vmov	s15, r3
 80029c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029cc:	edc7 7a01 	vstr	s15, [r7, #4]
 80029d0:	793b      	ldrb	r3, [r7, #4]
 80029d2:	b25b      	sxtb	r3, r3
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	7bbb      	ldrb	r3, [r7, #14]
 80029d8:	4413      	add	r3, r2
 80029da:	74bb      	strb	r3, [r7, #18]
    while (count < approx_segments) {
 80029dc:	e09a      	b.n	8002b14 <ssd1306_DrawArcWithRadiusLine+0x23c>
        rad = ssd1306_DegToRad(count*approx_degree);
 80029de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029e0:	ee07 3a90 	vmov	s15, r3
 80029e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80029ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029f0:	eeb0 0a67 	vmov.f32	s0, s15
 80029f4:	f7ff fe4a 	bl	800268c <ssd1306_DegToRad>
 80029f8:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        xp1 = x + (int8_t)(sinf(rad)*radius);
 80029fc:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002a00:	f006 fc7c 	bl	80092fc <sinf>
 8002a04:	eeb0 7a40 	vmov.f32	s14, s0
 8002a08:	7b7b      	ldrb	r3, [r7, #13]
 8002a0a:	ee07 3a90 	vmov	s15, r3
 8002a0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a1a:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a1e:	793b      	ldrb	r3, [r7, #4]
 8002a20:	b25b      	sxtb	r3, r3
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	7bfb      	ldrb	r3, [r7, #15]
 8002a26:	4413      	add	r3, r2
 8002a28:	747b      	strb	r3, [r7, #17]
        yp1 = y + (int8_t)(cosf(rad)*radius);    
 8002a2a:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002a2e:	f006 fc21 	bl	8009274 <cosf>
 8002a32:	eeb0 7a40 	vmov.f32	s14, s0
 8002a36:	7b7b      	ldrb	r3, [r7, #13]
 8002a38:	ee07 3a90 	vmov	s15, r3
 8002a3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a48:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a4c:	793b      	ldrb	r3, [r7, #4]
 8002a4e:	b25b      	sxtb	r3, r3
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	7bbb      	ldrb	r3, [r7, #14]
 8002a54:	4413      	add	r3, r2
 8002a56:	743b      	strb	r3, [r7, #16]
        count++;
 8002a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (count != approx_segments) {
 8002a5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d00f      	beq.n	8002a86 <ssd1306_DrawArcWithRadiusLine+0x1ae>
            rad = ssd1306_DegToRad(count*approx_degree);
 8002a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a68:	ee07 3a90 	vmov	s15, r3
 8002a6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a70:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a78:	eeb0 0a67 	vmov.f32	s0, s15
 8002a7c:	f7ff fe06 	bl	800268c <ssd1306_DegToRad>
 8002a80:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8002a84:	e00a      	b.n	8002a9c <ssd1306_DrawArcWithRadiusLine+0x1c4>
        } else {
            rad = ssd1306_DegToRad(loc_sweep);
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	ee07 3a90 	vmov	s15, r3
 8002a8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a90:	eeb0 0a67 	vmov.f32	s0, s15
 8002a94:	f7ff fdfa 	bl	800268c <ssd1306_DegToRad>
 8002a98:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        }
        xp2 = x + (int8_t)(sinf(rad)*radius);
 8002a9c:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002aa0:	f006 fc2c 	bl	80092fc <sinf>
 8002aa4:	eeb0 7a40 	vmov.f32	s14, s0
 8002aa8:	7b7b      	ldrb	r3, [r7, #13]
 8002aaa:	ee07 3a90 	vmov	s15, r3
 8002aae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ab6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002aba:	edc7 7a01 	vstr	s15, [r7, #4]
 8002abe:	793b      	ldrb	r3, [r7, #4]
 8002ac0:	b25b      	sxtb	r3, r3
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	7bfb      	ldrb	r3, [r7, #15]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        yp2 = y + (int8_t)(cosf(rad)*radius);    
 8002acc:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002ad0:	f006 fbd0 	bl	8009274 <cosf>
 8002ad4:	eeb0 7a40 	vmov.f32	s14, s0
 8002ad8:	7b7b      	ldrb	r3, [r7, #13]
 8002ada:	ee07 3a90 	vmov	s15, r3
 8002ade:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ae6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002aea:	edc7 7a01 	vstr	s15, [r7, #4]
 8002aee:	793b      	ldrb	r3, [r7, #4]
 8002af0:	b25b      	sxtb	r3, r3
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	7bbb      	ldrb	r3, [r7, #14]
 8002af6:	4413      	add	r3, r2
 8002af8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        ssd1306_Line(xp1,yp1,xp2,yp2,color);
 8002afc:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8002b00:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002b04:	7c39      	ldrb	r1, [r7, #16]
 8002b06:	7c78      	ldrb	r0, [r7, #17]
 8002b08:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	4623      	mov	r3, r4
 8002b10:	f7ff fd16 	bl	8002540 <ssd1306_Line>
    while (count < approx_segments) {
 8002b14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	f4ff af60 	bcc.w	80029de <ssd1306_DrawArcWithRadiusLine+0x106>
    }
    
    // Radius line
    ssd1306_Line(x,y,first_point_x,first_point_y,color);
 8002b1e:	7cbc      	ldrb	r4, [r7, #18]
 8002b20:	7cfa      	ldrb	r2, [r7, #19]
 8002b22:	7bb9      	ldrb	r1, [r7, #14]
 8002b24:	7bf8      	ldrb	r0, [r7, #15]
 8002b26:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	4623      	mov	r3, r4
 8002b2e:	f7ff fd07 	bl	8002540 <ssd1306_Line>
    ssd1306_Line(x,y,xp2,yp2,color);
 8002b32:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8002b36:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002b3a:	7bb9      	ldrb	r1, [r7, #14]
 8002b3c:	7bf8      	ldrb	r0, [r7, #15]
 8002b3e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002b42:	9300      	str	r3, [sp, #0]
 8002b44:	4623      	mov	r3, r4
 8002b46:	f7ff fcfb 	bl	8002540 <ssd1306_Line>
    return;
 8002b4a:	bf00      	nop
}
 8002b4c:	3734      	adds	r7, #52	@ 0x34
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd90      	pop	{r4, r7, pc}
 8002b52:	bf00      	nop
 8002b54:	16c16c17 	.word	0x16c16c17

08002b58 <ssd1306_DrawCircle>:

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8002b58:	b590      	push	{r4, r7, lr}
 8002b5a:	b087      	sub	sp, #28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4604      	mov	r4, r0
 8002b60:	4608      	mov	r0, r1
 8002b62:	4611      	mov	r1, r2
 8002b64:	461a      	mov	r2, r3
 8002b66:	4623      	mov	r3, r4
 8002b68:	71fb      	strb	r3, [r7, #7]
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	71bb      	strb	r3, [r7, #6]
 8002b6e:	460b      	mov	r3, r1
 8002b70:	717b      	strb	r3, [r7, #5]
 8002b72:	4613      	mov	r3, r2
 8002b74:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8002b76:	797b      	ldrb	r3, [r7, #5]
 8002b78:	425b      	negs	r3, r3
 8002b7a:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 8002b80:	797b      	ldrb	r3, [r7, #5]
 8002b82:	f1c3 0301 	rsb	r3, r3, #1
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8002b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	db65      	blt.n	8002c5e <ssd1306_DrawCircle+0x106>
 8002b92:	79bb      	ldrb	r3, [r7, #6]
 8002b94:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b96:	d862      	bhi.n	8002c5e <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	79fa      	ldrb	r2, [r7, #7]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	b2d8      	uxtb	r0, r3
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	b2da      	uxtb	r2, r3
 8002ba6:	79bb      	ldrb	r3, [r7, #6]
 8002ba8:	4413      	add	r3, r2
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	793a      	ldrb	r2, [r7, #4]
 8002bae:	4619      	mov	r1, r3
 8002bb0:	f7ff fba2 	bl	80022f8 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	4413      	add	r3, r2
 8002bbc:	b2d8      	uxtb	r0, r3
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	79bb      	ldrb	r3, [r7, #6]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	793a      	ldrb	r2, [r7, #4]
 8002bca:	4619      	mov	r1, r3
 8002bcc:	f7ff fb94 	bl	80022f8 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	b2d8      	uxtb	r0, r3
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	79ba      	ldrb	r2, [r7, #6]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	793a      	ldrb	r2, [r7, #4]
 8002be6:	4619      	mov	r1, r3
 8002be8:	f7ff fb86 	bl	80022f8 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	79fa      	ldrb	r2, [r7, #7]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	b2d8      	uxtb	r0, r3
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	79ba      	ldrb	r2, [r7, #6]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	793a      	ldrb	r2, [r7, #4]
 8002c02:	4619      	mov	r1, r3
 8002c04:	f7ff fb78 	bl	80022f8 <ssd1306_DrawPixel>
        e2 = err;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 8002c0c:	68ba      	ldr	r2, [r7, #8]
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	dc13      	bgt.n	8002c3c <ssd1306_DrawCircle+0xe4>
            y++;
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	3301      	adds	r3, #1
 8002c18:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	3301      	adds	r3, #1
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	4413      	add	r3, r2
 8002c24:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	425b      	negs	r3, r3
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d105      	bne.n	8002c3c <ssd1306_DrawCircle+0xe4>
 8002c30:	68ba      	ldr	r2, [r7, #8]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	dc01      	bgt.n	8002c3c <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	dd08      	ble.n	8002c56 <ssd1306_DrawCircle+0xfe>
            x++;
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	3301      	adds	r3, #1
 8002c48:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	3301      	adds	r3, #1
 8002c50:	68fa      	ldr	r2, [r7, #12]
 8002c52:	4413      	add	r3, r2
 8002c54:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	dd9d      	ble.n	8002b98 <ssd1306_DrawCircle+0x40>

    return;
 8002c5c:	e000      	b.n	8002c60 <ssd1306_DrawCircle+0x108>
        return;
 8002c5e:	bf00      	nop
}
 8002c60:	371c      	adds	r7, #28
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd90      	pop	{r4, r7, pc}

08002c66 <ssd1306_FillCircle>:

/* Draw filled circle. Pixel positions calculated using Bresenham's algorithm */
void ssd1306_FillCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8002c66:	b590      	push	{r4, r7, lr}
 8002c68:	b089      	sub	sp, #36	@ 0x24
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	4604      	mov	r4, r0
 8002c6e:	4608      	mov	r0, r1
 8002c70:	4611      	mov	r1, r2
 8002c72:	461a      	mov	r2, r3
 8002c74:	4623      	mov	r3, r4
 8002c76:	71fb      	strb	r3, [r7, #7]
 8002c78:	4603      	mov	r3, r0
 8002c7a:	71bb      	strb	r3, [r7, #6]
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	717b      	strb	r3, [r7, #5]
 8002c80:	4613      	mov	r3, r2
 8002c82:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8002c84:	797b      	ldrb	r3, [r7, #5]
 8002c86:	425b      	negs	r3, r3
 8002c88:	61fb      	str	r3, [r7, #28]
    int32_t y = 0;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	61bb      	str	r3, [r7, #24]
    int32_t err = 2 - 2 * par_r;
 8002c8e:	797b      	ldrb	r3, [r7, #5]
 8002c90:	f1c3 0301 	rsb	r3, r3, #1
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	617b      	str	r3, [r7, #20]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8002c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	db51      	blt.n	8002d44 <ssd1306_FillCircle+0xde>
 8002ca0:	79bb      	ldrb	r3, [r7, #6]
 8002ca2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ca4:	d84e      	bhi.n	8002d44 <ssd1306_FillCircle+0xde>
        return;
    }

    do {
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	b2da      	uxtb	r2, r3
 8002caa:	79bb      	ldrb	r3, [r7, #6]
 8002cac:	4413      	add	r3, r2
 8002cae:	73fb      	strb	r3, [r7, #15]
 8002cb0:	e017      	b.n	8002ce2 <ssd1306_FillCircle+0x7c>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	79fa      	ldrb	r2, [r7, #7]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	73bb      	strb	r3, [r7, #14]
 8002cbc:	e008      	b.n	8002cd0 <ssd1306_FillCircle+0x6a>
                ssd1306_DrawPixel(_x, _y, par_color);
 8002cbe:	793a      	ldrb	r2, [r7, #4]
 8002cc0:	7bf9      	ldrb	r1, [r7, #15]
 8002cc2:	7bbb      	ldrb	r3, [r7, #14]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff fb17 	bl	80022f8 <ssd1306_DrawPixel>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 8002cca:	7bbb      	ldrb	r3, [r7, #14]
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	73bb      	strb	r3, [r7, #14]
 8002cd0:	7bba      	ldrb	r2, [r7, #14]
 8002cd2:	79f9      	ldrb	r1, [r7, #7]
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	440b      	add	r3, r1
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	daf0      	bge.n	8002cbe <ssd1306_FillCircle+0x58>
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 8002cdc:	7bfb      	ldrb	r3, [r7, #15]
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	73fb      	strb	r3, [r7, #15]
 8002ce2:	7bfa      	ldrb	r2, [r7, #15]
 8002ce4:	79b9      	ldrb	r1, [r7, #6]
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	1acb      	subs	r3, r1, r3
 8002cea:	429a      	cmp	r2, r3
 8002cec:	dae1      	bge.n	8002cb2 <ssd1306_FillCircle+0x4c>
            }
        }

        e2 = err;
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	613b      	str	r3, [r7, #16]
        if (e2 <= y) {
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	dc13      	bgt.n	8002d22 <ssd1306_FillCircle+0xbc>
            y++;
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	61bb      	str	r3, [r7, #24]
            err = err + (y * 2 + 1);
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	3301      	adds	r3, #1
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	4413      	add	r3, r2
 8002d0a:	617b      	str	r3, [r7, #20]
            if (-x == y && e2 <= x) {
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	425b      	negs	r3, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d105      	bne.n	8002d22 <ssd1306_FillCircle+0xbc>
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	dc01      	bgt.n	8002d22 <ssd1306_FillCircle+0xbc>
                e2 = 0;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	613b      	str	r3, [r7, #16]
            }
        }

        if (e2 > x) {
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	dd08      	ble.n	8002d3c <ssd1306_FillCircle+0xd6>
            x++;
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	61fb      	str	r3, [r7, #28]
            err = err + (x * 2 + 1);
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	3301      	adds	r3, #1
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	4413      	add	r3, r2
 8002d3a:	617b      	str	r3, [r7, #20]
        }
    } while (x <= 0);
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	ddb1      	ble.n	8002ca6 <ssd1306_FillCircle+0x40>

    return;
 8002d42:	e000      	b.n	8002d46 <ssd1306_FillCircle+0xe0>
        return;
 8002d44:	bf00      	nop
}
 8002d46:	3724      	adds	r7, #36	@ 0x24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd90      	pop	{r4, r7, pc}

08002d4c <ssd1306_DrawRectangle>:

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002d4c:	b590      	push	{r4, r7, lr}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af02      	add	r7, sp, #8
 8002d52:	4604      	mov	r4, r0
 8002d54:	4608      	mov	r0, r1
 8002d56:	4611      	mov	r1, r2
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4623      	mov	r3, r4
 8002d5c:	71fb      	strb	r3, [r7, #7]
 8002d5e:	4603      	mov	r3, r0
 8002d60:	71bb      	strb	r3, [r7, #6]
 8002d62:	460b      	mov	r3, r1
 8002d64:	717b      	strb	r3, [r7, #5]
 8002d66:	4613      	mov	r3, r2
 8002d68:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8002d6a:	79bc      	ldrb	r4, [r7, #6]
 8002d6c:	797a      	ldrb	r2, [r7, #5]
 8002d6e:	79b9      	ldrb	r1, [r7, #6]
 8002d70:	79f8      	ldrb	r0, [r7, #7]
 8002d72:	7e3b      	ldrb	r3, [r7, #24]
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	4623      	mov	r3, r4
 8002d78:	f7ff fbe2 	bl	8002540 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002d7c:	793c      	ldrb	r4, [r7, #4]
 8002d7e:	797a      	ldrb	r2, [r7, #5]
 8002d80:	79b9      	ldrb	r1, [r7, #6]
 8002d82:	7978      	ldrb	r0, [r7, #5]
 8002d84:	7e3b      	ldrb	r3, [r7, #24]
 8002d86:	9300      	str	r3, [sp, #0]
 8002d88:	4623      	mov	r3, r4
 8002d8a:	f7ff fbd9 	bl	8002540 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002d8e:	793c      	ldrb	r4, [r7, #4]
 8002d90:	79fa      	ldrb	r2, [r7, #7]
 8002d92:	7939      	ldrb	r1, [r7, #4]
 8002d94:	7978      	ldrb	r0, [r7, #5]
 8002d96:	7e3b      	ldrb	r3, [r7, #24]
 8002d98:	9300      	str	r3, [sp, #0]
 8002d9a:	4623      	mov	r3, r4
 8002d9c:	f7ff fbd0 	bl	8002540 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002da0:	79bc      	ldrb	r4, [r7, #6]
 8002da2:	79fa      	ldrb	r2, [r7, #7]
 8002da4:	7939      	ldrb	r1, [r7, #4]
 8002da6:	79f8      	ldrb	r0, [r7, #7]
 8002da8:	7e3b      	ldrb	r3, [r7, #24]
 8002daa:	9300      	str	r3, [sp, #0]
 8002dac:	4623      	mov	r3, r4
 8002dae:	f7ff fbc7 	bl	8002540 <ssd1306_Line>

    return;
 8002db2:	bf00      	nop
}
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd90      	pop	{r4, r7, pc}

08002dba <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002dba:	b590      	push	{r4, r7, lr}
 8002dbc:	b085      	sub	sp, #20
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	4604      	mov	r4, r0
 8002dc2:	4608      	mov	r0, r1
 8002dc4:	4611      	mov	r1, r2
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	4623      	mov	r3, r4
 8002dca:	71fb      	strb	r3, [r7, #7]
 8002dcc:	4603      	mov	r3, r0
 8002dce:	71bb      	strb	r3, [r7, #6]
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	717b      	strb	r3, [r7, #5]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8002dd8:	79fa      	ldrb	r2, [r7, #7]
 8002dda:	797b      	ldrb	r3, [r7, #5]
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	bf28      	it	cs
 8002de0:	4613      	movcs	r3, r2
 8002de2:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8002de4:	797a      	ldrb	r2, [r7, #5]
 8002de6:	79fb      	ldrb	r3, [r7, #7]
 8002de8:	4293      	cmp	r3, r2
 8002dea:	bf38      	it	cc
 8002dec:	4613      	movcc	r3, r2
 8002dee:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8002df0:	79ba      	ldrb	r2, [r7, #6]
 8002df2:	793b      	ldrb	r3, [r7, #4]
 8002df4:	4293      	cmp	r3, r2
 8002df6:	bf28      	it	cs
 8002df8:	4613      	movcs	r3, r2
 8002dfa:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002dfc:	793a      	ldrb	r2, [r7, #4]
 8002dfe:	79bb      	ldrb	r3, [r7, #6]
 8002e00:	4293      	cmp	r3, r2
 8002e02:	bf38      	it	cc
 8002e04:	4613      	movcc	r3, r2
 8002e06:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002e08:	7afb      	ldrb	r3, [r7, #11]
 8002e0a:	73fb      	strb	r3, [r7, #15]
 8002e0c:	e017      	b.n	8002e3e <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002e0e:	7b7b      	ldrb	r3, [r7, #13]
 8002e10:	73bb      	strb	r3, [r7, #14]
 8002e12:	e009      	b.n	8002e28 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8002e14:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e18:	7bf9      	ldrb	r1, [r7, #15]
 8002e1a:	7bbb      	ldrb	r3, [r7, #14]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff fa6b 	bl	80022f8 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002e22:	7bbb      	ldrb	r3, [r7, #14]
 8002e24:	3301      	adds	r3, #1
 8002e26:	73bb      	strb	r3, [r7, #14]
 8002e28:	7bba      	ldrb	r2, [r7, #14]
 8002e2a:	7b3b      	ldrb	r3, [r7, #12]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d803      	bhi.n	8002e38 <ssd1306_FillRectangle+0x7e>
 8002e30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	daed      	bge.n	8002e14 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	73fb      	strb	r3, [r7, #15]
 8002e3e:	7bfa      	ldrb	r2, [r7, #15]
 8002e40:	7abb      	ldrb	r3, [r7, #10]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d803      	bhi.n	8002e4e <ssd1306_FillRectangle+0x94>
 8002e46:	7bfb      	ldrb	r3, [r7, #15]
 8002e48:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e4a:	d9e0      	bls.n	8002e0e <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8002e4c:	bf00      	nop
 8002e4e:	bf00      	nop
}
 8002e50:	3714      	adds	r7, #20
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd90      	pop	{r4, r7, pc}
	...

08002e58 <ssd1306_InvertRectangle>:

SSD1306_Error_t ssd1306_InvertRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
 8002e58:	b490      	push	{r4, r7}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4604      	mov	r4, r0
 8002e60:	4608      	mov	r0, r1
 8002e62:	4611      	mov	r1, r2
 8002e64:	461a      	mov	r2, r3
 8002e66:	4623      	mov	r3, r4
 8002e68:	71fb      	strb	r3, [r7, #7]
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71bb      	strb	r3, [r7, #6]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	717b      	strb	r3, [r7, #5]
 8002e72:	4613      	mov	r3, r2
 8002e74:	713b      	strb	r3, [r7, #4]
  if ((x2 >= SSD1306_WIDTH) || (y2 >= SSD1306_HEIGHT)) {
 8002e76:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	db02      	blt.n	8002e84 <ssd1306_InvertRectangle+0x2c>
 8002e7e:	793b      	ldrb	r3, [r7, #4]
 8002e80:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e82:	d901      	bls.n	8002e88 <ssd1306_InvertRectangle+0x30>
    return SSD1306_ERR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e09c      	b.n	8002fc2 <ssd1306_InvertRectangle+0x16a>
  }
  if ((x1 > x2) || (y1 > y2)) {
 8002e88:	79fa      	ldrb	r2, [r7, #7]
 8002e8a:	797b      	ldrb	r3, [r7, #5]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d803      	bhi.n	8002e98 <ssd1306_InvertRectangle+0x40>
 8002e90:	79ba      	ldrb	r2, [r7, #6]
 8002e92:	793b      	ldrb	r3, [r7, #4]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d901      	bls.n	8002e9c <ssd1306_InvertRectangle+0x44>
    return SSD1306_ERR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e092      	b.n	8002fc2 <ssd1306_InvertRectangle+0x16a>
  }
  uint32_t i;
  if ((y1 / 8) != (y2 / 8)) {
 8002e9c:	79bb      	ldrb	r3, [r7, #6]
 8002e9e:	08db      	lsrs	r3, r3, #3
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	793b      	ldrb	r3, [r7, #4]
 8002ea4:	08db      	lsrs	r3, r3, #3
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d057      	beq.n	8002f5c <ssd1306_InvertRectangle+0x104>
    /* if rectangle doesn't lie on one 8px row */
    for (uint32_t x = x1; x <= x2; x++) {
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	613b      	str	r3, [r7, #16]
 8002eb0:	e04f      	b.n	8002f52 <ssd1306_InvertRectangle+0xfa>
      i = x + (y1 / 8) * SSD1306_WIDTH;
 8002eb2:	79bb      	ldrb	r3, [r7, #6]
 8002eb4:	08db      	lsrs	r3, r3, #3
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	01db      	lsls	r3, r3, #7
 8002eba:	461a      	mov	r2, r3
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	617b      	str	r3, [r7, #20]
      SSD1306_Buffer[i] ^= 0xFF << (y1 % 8);
 8002ec2:	4a42      	ldr	r2, [pc, #264]	@ (8002fcc <ssd1306_InvertRectangle+0x174>)
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	b25a      	sxtb	r2, r3
 8002ecc:	79bb      	ldrb	r3, [r7, #6]
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	21ff      	movs	r1, #255	@ 0xff
 8002ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed8:	b25b      	sxtb	r3, r3
 8002eda:	4053      	eors	r3, r2
 8002edc:	b25b      	sxtb	r3, r3
 8002ede:	b2d9      	uxtb	r1, r3
 8002ee0:	4a3a      	ldr	r2, [pc, #232]	@ (8002fcc <ssd1306_InvertRectangle+0x174>)
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	460a      	mov	r2, r1
 8002ee8:	701a      	strb	r2, [r3, #0]
      i += SSD1306_WIDTH;
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	3380      	adds	r3, #128	@ 0x80
 8002eee:	617b      	str	r3, [r7, #20]
      for (; i < x + (y2 / 8) * SSD1306_WIDTH; i += SSD1306_WIDTH) {
 8002ef0:	e00d      	b.n	8002f0e <ssd1306_InvertRectangle+0xb6>
        SSD1306_Buffer[i] ^= 0xFF;
 8002ef2:	4a36      	ldr	r2, [pc, #216]	@ (8002fcc <ssd1306_InvertRectangle+0x174>)
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	43db      	mvns	r3, r3
 8002efc:	b2d9      	uxtb	r1, r3
 8002efe:	4a33      	ldr	r2, [pc, #204]	@ (8002fcc <ssd1306_InvertRectangle+0x174>)
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	4413      	add	r3, r2
 8002f04:	460a      	mov	r2, r1
 8002f06:	701a      	strb	r2, [r3, #0]
      for (; i < x + (y2 / 8) * SSD1306_WIDTH; i += SSD1306_WIDTH) {
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	3380      	adds	r3, #128	@ 0x80
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	793b      	ldrb	r3, [r7, #4]
 8002f10:	08db      	lsrs	r3, r3, #3
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	01db      	lsls	r3, r3, #7
 8002f16:	461a      	mov	r2, r3
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d3e7      	bcc.n	8002ef2 <ssd1306_InvertRectangle+0x9a>
      }
      SSD1306_Buffer[i] ^= 0xFF >> (7 - (y2 % 8));
 8002f22:	4a2a      	ldr	r2, [pc, #168]	@ (8002fcc <ssd1306_InvertRectangle+0x174>)
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	4413      	add	r3, r2
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	b25a      	sxtb	r2, r3
 8002f2c:	793b      	ldrb	r3, [r7, #4]
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	21ff      	movs	r1, #255	@ 0xff
 8002f36:	fa41 f303 	asr.w	r3, r1, r3
 8002f3a:	b25b      	sxtb	r3, r3
 8002f3c:	4053      	eors	r3, r2
 8002f3e:	b25b      	sxtb	r3, r3
 8002f40:	b2d9      	uxtb	r1, r3
 8002f42:	4a22      	ldr	r2, [pc, #136]	@ (8002fcc <ssd1306_InvertRectangle+0x174>)
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	4413      	add	r3, r2
 8002f48:	460a      	mov	r2, r1
 8002f4a:	701a      	strb	r2, [r3, #0]
    for (uint32_t x = x1; x <= x2; x++) {
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	613b      	str	r3, [r7, #16]
 8002f52:	797b      	ldrb	r3, [r7, #5]
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d9ab      	bls.n	8002eb2 <ssd1306_InvertRectangle+0x5a>
 8002f5a:	e031      	b.n	8002fc0 <ssd1306_InvertRectangle+0x168>
    }
  } else {
    /* if rectangle lies on one 8px row */
    const uint8_t mask = (0xFF << (y1 % 8)) & (0xFF >> (7 - (y2 % 8)));
 8002f5c:	79bb      	ldrb	r3, [r7, #6]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	22ff      	movs	r2, #255	@ 0xff
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	b25a      	sxtb	r2, r3
 8002f6a:	793b      	ldrb	r3, [r7, #4]
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	f003 0307 	and.w	r3, r3, #7
 8002f72:	21ff      	movs	r1, #255	@ 0xff
 8002f74:	fa41 f303 	asr.w	r3, r1, r3
 8002f78:	b25b      	sxtb	r3, r3
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	b25b      	sxtb	r3, r3
 8002f7e:	73fb      	strb	r3, [r7, #15]
    for (i = x1 + (y1 / 8) * SSD1306_WIDTH;
 8002f80:	79fa      	ldrb	r2, [r7, #7]
 8002f82:	79bb      	ldrb	r3, [r7, #6]
 8002f84:	08db      	lsrs	r3, r3, #3
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	01db      	lsls	r3, r3, #7
 8002f8a:	4413      	add	r3, r2
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	e00e      	b.n	8002fae <ssd1306_InvertRectangle+0x156>
         i <= (uint32_t)x2 + (y2 / 8) * SSD1306_WIDTH; i++) {
      SSD1306_Buffer[i] ^= mask;
 8002f90:	4a0e      	ldr	r2, [pc, #56]	@ (8002fcc <ssd1306_InvertRectangle+0x174>)
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	4413      	add	r3, r2
 8002f96:	781a      	ldrb	r2, [r3, #0]
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
 8002f9a:	4053      	eors	r3, r2
 8002f9c:	b2d9      	uxtb	r1, r3
 8002f9e:	4a0b      	ldr	r2, [pc, #44]	@ (8002fcc <ssd1306_InvertRectangle+0x174>)
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	460a      	mov	r2, r1
 8002fa6:	701a      	strb	r2, [r3, #0]
         i <= (uint32_t)x2 + (y2 / 8) * SSD1306_WIDTH; i++) {
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	3301      	adds	r3, #1
 8002fac:	617b      	str	r3, [r7, #20]
 8002fae:	797b      	ldrb	r3, [r7, #5]
 8002fb0:	793a      	ldrb	r2, [r7, #4]
 8002fb2:	08d2      	lsrs	r2, r2, #3
 8002fb4:	b2d2      	uxtb	r2, r2
 8002fb6:	01d2      	lsls	r2, r2, #7
 8002fb8:	4413      	add	r3, r2
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d9e7      	bls.n	8002f90 <ssd1306_InvertRectangle+0x138>
    }
  }
  return SSD1306_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc90      	pop	{r4, r7}
 8002fca:	4770      	bx	lr
 8002fcc:	200402ec 	.word	0x200402ec

08002fd0 <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	603a      	str	r2, [r7, #0]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4603      	mov	r3, r0
 8002fdc:	71fb      	strb	r3, [r7, #7]
 8002fde:	460b      	mov	r3, r1
 8002fe0:	71bb      	strb	r3, [r7, #6]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8002fe6:	797b      	ldrb	r3, [r7, #5]
 8002fe8:	3307      	adds	r3, #7
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	da00      	bge.n	8002ff0 <ssd1306_DrawBitmap+0x20>
 8002fee:	3307      	adds	r3, #7
 8002ff0:	10db      	asrs	r3, r3, #3
 8002ff2:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	db3e      	blt.n	800307e <ssd1306_DrawBitmap+0xae>
 8003000:	79bb      	ldrb	r3, [r7, #6]
 8003002:	2b3f      	cmp	r3, #63	@ 0x3f
 8003004:	d83b      	bhi.n	800307e <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8003006:	2300      	movs	r3, #0
 8003008:	73bb      	strb	r3, [r7, #14]
 800300a:	e033      	b.n	8003074 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 800300c:	2300      	movs	r3, #0
 800300e:	737b      	strb	r3, [r7, #13]
 8003010:	e026      	b.n	8003060 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8003012:	7b7b      	ldrb	r3, [r7, #13]
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	2b00      	cmp	r3, #0
 800301a:	d003      	beq.n	8003024 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 800301c:	7bfb      	ldrb	r3, [r7, #15]
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	73fb      	strb	r3, [r7, #15]
 8003022:	e00d      	b.n	8003040 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8003024:	7bbb      	ldrb	r3, [r7, #14]
 8003026:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800302a:	fb02 f303 	mul.w	r3, r2, r3
 800302e:	7b7a      	ldrb	r2, [r7, #13]
 8003030:	08d2      	lsrs	r2, r2, #3
 8003032:	b2d2      	uxtb	r2, r2
 8003034:	4413      	add	r3, r2
 8003036:	461a      	mov	r2, r3
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	4413      	add	r3, r2
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8003040:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003044:	2b00      	cmp	r3, #0
 8003046:	da08      	bge.n	800305a <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8003048:	79fa      	ldrb	r2, [r7, #7]
 800304a:	7b7b      	ldrb	r3, [r7, #13]
 800304c:	4413      	add	r3, r2
 800304e:	b2db      	uxtb	r3, r3
 8003050:	7f3a      	ldrb	r2, [r7, #28]
 8003052:	79b9      	ldrb	r1, [r7, #6]
 8003054:	4618      	mov	r0, r3
 8003056:	f7ff f94f 	bl	80022f8 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 800305a:	7b7b      	ldrb	r3, [r7, #13]
 800305c:	3301      	adds	r3, #1
 800305e:	737b      	strb	r3, [r7, #13]
 8003060:	7b7a      	ldrb	r2, [r7, #13]
 8003062:	797b      	ldrb	r3, [r7, #5]
 8003064:	429a      	cmp	r2, r3
 8003066:	d3d4      	bcc.n	8003012 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8003068:	7bbb      	ldrb	r3, [r7, #14]
 800306a:	3301      	adds	r3, #1
 800306c:	73bb      	strb	r3, [r7, #14]
 800306e:	79bb      	ldrb	r3, [r7, #6]
 8003070:	3301      	adds	r3, #1
 8003072:	71bb      	strb	r3, [r7, #6]
 8003074:	7bba      	ldrb	r2, [r7, #14]
 8003076:	7e3b      	ldrb	r3, [r7, #24]
 8003078:	429a      	cmp	r2, r3
 800307a:	d3c7      	bcc.n	800300c <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 800307c:	e000      	b.n	8003080 <ssd1306_DrawBitmap+0xb0>
        return;
 800307e:	bf00      	nop
}
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8003086:	b580      	push	{r7, lr}
 8003088:	b084      	sub	sp, #16
 800308a:	af00      	add	r7, sp, #0
 800308c:	4603      	mov	r3, r0
 800308e:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003090:	2381      	movs	r3, #129	@ 0x81
 8003092:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003094:	7bfb      	ldrb	r3, [r7, #15]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff f836 	bl	8002108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	4618      	mov	r0, r3
 80030a0:	f7ff f832 	bl	8002108 <ssd1306_WriteCommand>
}
 80030a4:	bf00      	nop
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	4603      	mov	r3, r0
 80030b4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80030b6:	79fb      	ldrb	r3, [r7, #7]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d005      	beq.n	80030c8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80030bc:	23af      	movs	r3, #175	@ 0xaf
 80030be:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80030c0:	4b08      	ldr	r3, [pc, #32]	@ (80030e4 <ssd1306_SetDisplayOn+0x38>)
 80030c2:	2201      	movs	r2, #1
 80030c4:	715a      	strb	r2, [r3, #5]
 80030c6:	e004      	b.n	80030d2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80030c8:	23ae      	movs	r3, #174	@ 0xae
 80030ca:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80030cc:	4b05      	ldr	r3, [pc, #20]	@ (80030e4 <ssd1306_SetDisplayOn+0x38>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff f817 	bl	8002108 <ssd1306_WriteCommand>
}
 80030da:	bf00      	nop
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	200406ec 	.word	0x200406ec

080030e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80030ee:	2300      	movs	r3, #0
 80030f0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030f2:	2003      	movs	r0, #3
 80030f4:	f000 f942 	bl	800337c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030f8:	2000      	movs	r0, #0
 80030fa:	f000 f80d 	bl	8003118 <HAL_InitTick>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d002      	beq.n	800310a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	71fb      	strb	r3, [r7, #7]
 8003108:	e001      	b.n	800310e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800310a:	f7fe fdcb 	bl	8001ca4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800310e:	79fb      	ldrb	r3, [r7, #7]
}
 8003110:	4618      	mov	r0, r3
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003120:	2300      	movs	r3, #0
 8003122:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003124:	4b17      	ldr	r3, [pc, #92]	@ (8003184 <HAL_InitTick+0x6c>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d023      	beq.n	8003174 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800312c:	4b16      	ldr	r3, [pc, #88]	@ (8003188 <HAL_InitTick+0x70>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <HAL_InitTick+0x6c>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	4619      	mov	r1, r3
 8003136:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800313a:	fbb3 f3f1 	udiv	r3, r3, r1
 800313e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003142:	4618      	mov	r0, r3
 8003144:	f000 f941 	bl	80033ca <HAL_SYSTICK_Config>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10f      	bne.n	800316e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b0f      	cmp	r3, #15
 8003152:	d809      	bhi.n	8003168 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003154:	2200      	movs	r2, #0
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800315c:	f000 f919 	bl	8003392 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003160:	4a0a      	ldr	r2, [pc, #40]	@ (800318c <HAL_InitTick+0x74>)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6013      	str	r3, [r2, #0]
 8003166:	e007      	b.n	8003178 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	73fb      	strb	r3, [r7, #15]
 800316c:	e004      	b.n	8003178 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	73fb      	strb	r3, [r7, #15]
 8003172:	e001      	b.n	8003178 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003178:	7bfb      	ldrb	r3, [r7, #15]
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20040008 	.word	0x20040008
 8003188:	20040000 	.word	0x20040000
 800318c:	20040004 	.word	0x20040004

08003190 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003194:	4b06      	ldr	r3, [pc, #24]	@ (80031b0 <HAL_IncTick+0x20>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	461a      	mov	r2, r3
 800319a:	4b06      	ldr	r3, [pc, #24]	@ (80031b4 <HAL_IncTick+0x24>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4413      	add	r3, r2
 80031a0:	4a04      	ldr	r2, [pc, #16]	@ (80031b4 <HAL_IncTick+0x24>)
 80031a2:	6013      	str	r3, [r2, #0]
}
 80031a4:	bf00      	nop
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	20040008 	.word	0x20040008
 80031b4:	200406f4 	.word	0x200406f4

080031b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
  return uwTick;
 80031bc:	4b03      	ldr	r3, [pc, #12]	@ (80031cc <HAL_GetTick+0x14>)
 80031be:	681b      	ldr	r3, [r3, #0]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	200406f4 	.word	0x200406f4

080031d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031d8:	f7ff ffee 	bl	80031b8 <HAL_GetTick>
 80031dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031e8:	d005      	beq.n	80031f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80031ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003214 <HAL_Delay+0x44>)
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	4413      	add	r3, r2
 80031f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031f6:	bf00      	nop
 80031f8:	f7ff ffde 	bl	80031b8 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	429a      	cmp	r2, r3
 8003206:	d8f7      	bhi.n	80031f8 <HAL_Delay+0x28>
  {
  }
}
 8003208:	bf00      	nop
 800320a:	bf00      	nop
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20040008 	.word	0x20040008

08003218 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003228:	4b0c      	ldr	r3, [pc, #48]	@ (800325c <__NVIC_SetPriorityGrouping+0x44>)
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800322e:	68ba      	ldr	r2, [r7, #8]
 8003230:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003234:	4013      	ands	r3, r2
 8003236:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003240:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003244:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003248:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800324a:	4a04      	ldr	r2, [pc, #16]	@ (800325c <__NVIC_SetPriorityGrouping+0x44>)
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	60d3      	str	r3, [r2, #12]
}
 8003250:	bf00      	nop
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr
 800325c:	e000ed00 	.word	0xe000ed00

08003260 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003264:	4b04      	ldr	r3, [pc, #16]	@ (8003278 <__NVIC_GetPriorityGrouping+0x18>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	0a1b      	lsrs	r3, r3, #8
 800326a:	f003 0307 	and.w	r3, r3, #7
}
 800326e:	4618      	mov	r0, r3
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	4603      	mov	r3, r0
 8003284:	6039      	str	r1, [r7, #0]
 8003286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328c:	2b00      	cmp	r3, #0
 800328e:	db0a      	blt.n	80032a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	b2da      	uxtb	r2, r3
 8003294:	490c      	ldr	r1, [pc, #48]	@ (80032c8 <__NVIC_SetPriority+0x4c>)
 8003296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329a:	0112      	lsls	r2, r2, #4
 800329c:	b2d2      	uxtb	r2, r2
 800329e:	440b      	add	r3, r1
 80032a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032a4:	e00a      	b.n	80032bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	4908      	ldr	r1, [pc, #32]	@ (80032cc <__NVIC_SetPriority+0x50>)
 80032ac:	79fb      	ldrb	r3, [r7, #7]
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	3b04      	subs	r3, #4
 80032b4:	0112      	lsls	r2, r2, #4
 80032b6:	b2d2      	uxtb	r2, r2
 80032b8:	440b      	add	r3, r1
 80032ba:	761a      	strb	r2, [r3, #24]
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	e000e100 	.word	0xe000e100
 80032cc:	e000ed00 	.word	0xe000ed00

080032d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b089      	sub	sp, #36	@ 0x24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f003 0307 	and.w	r3, r3, #7
 80032e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	f1c3 0307 	rsb	r3, r3, #7
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	bf28      	it	cs
 80032ee:	2304      	movcs	r3, #4
 80032f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	3304      	adds	r3, #4
 80032f6:	2b06      	cmp	r3, #6
 80032f8:	d902      	bls.n	8003300 <NVIC_EncodePriority+0x30>
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	3b03      	subs	r3, #3
 80032fe:	e000      	b.n	8003302 <NVIC_EncodePriority+0x32>
 8003300:	2300      	movs	r3, #0
 8003302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003304:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	fa02 f303 	lsl.w	r3, r2, r3
 800330e:	43da      	mvns	r2, r3
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	401a      	ands	r2, r3
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003318:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	fa01 f303 	lsl.w	r3, r1, r3
 8003322:	43d9      	mvns	r1, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003328:	4313      	orrs	r3, r2
         );
}
 800332a:	4618      	mov	r0, r3
 800332c:	3724      	adds	r7, #36	@ 0x24
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
	...

08003338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3b01      	subs	r3, #1
 8003344:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003348:	d301      	bcc.n	800334e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800334a:	2301      	movs	r3, #1
 800334c:	e00f      	b.n	800336e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800334e:	4a0a      	ldr	r2, [pc, #40]	@ (8003378 <SysTick_Config+0x40>)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3b01      	subs	r3, #1
 8003354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003356:	210f      	movs	r1, #15
 8003358:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800335c:	f7ff ff8e 	bl	800327c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003360:	4b05      	ldr	r3, [pc, #20]	@ (8003378 <SysTick_Config+0x40>)
 8003362:	2200      	movs	r2, #0
 8003364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003366:	4b04      	ldr	r3, [pc, #16]	@ (8003378 <SysTick_Config+0x40>)
 8003368:	2207      	movs	r2, #7
 800336a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	e000e010 	.word	0xe000e010

0800337c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7ff ff47 	bl	8003218 <__NVIC_SetPriorityGrouping>
}
 800338a:	bf00      	nop
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b086      	sub	sp, #24
 8003396:	af00      	add	r7, sp, #0
 8003398:	4603      	mov	r3, r0
 800339a:	60b9      	str	r1, [r7, #8]
 800339c:	607a      	str	r2, [r7, #4]
 800339e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80033a4:	f7ff ff5c 	bl	8003260 <__NVIC_GetPriorityGrouping>
 80033a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	68b9      	ldr	r1, [r7, #8]
 80033ae:	6978      	ldr	r0, [r7, #20]
 80033b0:	f7ff ff8e 	bl	80032d0 <NVIC_EncodePriority>
 80033b4:	4602      	mov	r2, r0
 80033b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ba:	4611      	mov	r1, r2
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff ff5d 	bl	800327c <__NVIC_SetPriority>
}
 80033c2:	bf00      	nop
 80033c4:	3718      	adds	r7, #24
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ca:	b580      	push	{r7, lr}
 80033cc:	b082      	sub	sp, #8
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7ff ffb0 	bl	8003338 <SysTick_Config>
 80033d8:	4603      	mov	r3, r0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b087      	sub	sp, #28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033ee:	2300      	movs	r3, #0
 80033f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033f2:	e166      	b.n	80036c2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	2101      	movs	r1, #1
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003400:	4013      	ands	r3, r2
 8003402:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2b00      	cmp	r3, #0
 8003408:	f000 8158 	beq.w	80036bc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f003 0303 	and.w	r3, r3, #3
 8003414:	2b01      	cmp	r3, #1
 8003416:	d005      	beq.n	8003424 <HAL_GPIO_Init+0x40>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f003 0303 	and.w	r3, r3, #3
 8003420:	2b02      	cmp	r3, #2
 8003422:	d130      	bne.n	8003486 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	2203      	movs	r2, #3
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	43db      	mvns	r3, r3
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	4013      	ands	r3, r2
 800343a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	68da      	ldr	r2, [r3, #12]
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	693a      	ldr	r2, [r7, #16]
 800344a:	4313      	orrs	r3, r2
 800344c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800345a:	2201      	movs	r2, #1
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	43db      	mvns	r3, r3
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	4013      	ands	r3, r2
 8003468:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	091b      	lsrs	r3, r3, #4
 8003470:	f003 0201 	and.w	r2, r3, #1
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	4313      	orrs	r3, r2
 800347e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	2b03      	cmp	r3, #3
 8003490:	d017      	beq.n	80034c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	2203      	movs	r2, #3
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	4013      	ands	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	005b      	lsls	r3, r3, #1
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	693a      	ldr	r2, [r7, #16]
 80034c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f003 0303 	and.w	r3, r3, #3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d123      	bne.n	8003516 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	08da      	lsrs	r2, r3, #3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	3208      	adds	r2, #8
 80034d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	f003 0307 	and.w	r3, r3, #7
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	220f      	movs	r2, #15
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	43db      	mvns	r3, r3
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	4013      	ands	r3, r2
 80034f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	691a      	ldr	r2, [r3, #16]
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	f003 0307 	and.w	r3, r3, #7
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	08da      	lsrs	r2, r3, #3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	3208      	adds	r2, #8
 8003510:	6939      	ldr	r1, [r7, #16]
 8003512:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	2203      	movs	r2, #3
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	43db      	mvns	r3, r3
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	4013      	ands	r3, r2
 800352c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f003 0203 	and.w	r2, r3, #3
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	fa02 f303 	lsl.w	r3, r2, r3
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	4313      	orrs	r3, r2
 8003542:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 80b2 	beq.w	80036bc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003558:	4b61      	ldr	r3, [pc, #388]	@ (80036e0 <HAL_GPIO_Init+0x2fc>)
 800355a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800355c:	4a60      	ldr	r2, [pc, #384]	@ (80036e0 <HAL_GPIO_Init+0x2fc>)
 800355e:	f043 0301 	orr.w	r3, r3, #1
 8003562:	6613      	str	r3, [r2, #96]	@ 0x60
 8003564:	4b5e      	ldr	r3, [pc, #376]	@ (80036e0 <HAL_GPIO_Init+0x2fc>)
 8003566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	60bb      	str	r3, [r7, #8]
 800356e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003570:	4a5c      	ldr	r2, [pc, #368]	@ (80036e4 <HAL_GPIO_Init+0x300>)
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	089b      	lsrs	r3, r3, #2
 8003576:	3302      	adds	r3, #2
 8003578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800357c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	f003 0303 	and.w	r3, r3, #3
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	220f      	movs	r2, #15
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	4013      	ands	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800359a:	d02b      	beq.n	80035f4 <HAL_GPIO_Init+0x210>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a52      	ldr	r2, [pc, #328]	@ (80036e8 <HAL_GPIO_Init+0x304>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d025      	beq.n	80035f0 <HAL_GPIO_Init+0x20c>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4a51      	ldr	r2, [pc, #324]	@ (80036ec <HAL_GPIO_Init+0x308>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d01f      	beq.n	80035ec <HAL_GPIO_Init+0x208>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	4a50      	ldr	r2, [pc, #320]	@ (80036f0 <HAL_GPIO_Init+0x30c>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d019      	beq.n	80035e8 <HAL_GPIO_Init+0x204>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4a4f      	ldr	r2, [pc, #316]	@ (80036f4 <HAL_GPIO_Init+0x310>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d013      	beq.n	80035e4 <HAL_GPIO_Init+0x200>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4a4e      	ldr	r2, [pc, #312]	@ (80036f8 <HAL_GPIO_Init+0x314>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d00d      	beq.n	80035e0 <HAL_GPIO_Init+0x1fc>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a4d      	ldr	r2, [pc, #308]	@ (80036fc <HAL_GPIO_Init+0x318>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d007      	beq.n	80035dc <HAL_GPIO_Init+0x1f8>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a4c      	ldr	r2, [pc, #304]	@ (8003700 <HAL_GPIO_Init+0x31c>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d101      	bne.n	80035d8 <HAL_GPIO_Init+0x1f4>
 80035d4:	2307      	movs	r3, #7
 80035d6:	e00e      	b.n	80035f6 <HAL_GPIO_Init+0x212>
 80035d8:	2308      	movs	r3, #8
 80035da:	e00c      	b.n	80035f6 <HAL_GPIO_Init+0x212>
 80035dc:	2306      	movs	r3, #6
 80035de:	e00a      	b.n	80035f6 <HAL_GPIO_Init+0x212>
 80035e0:	2305      	movs	r3, #5
 80035e2:	e008      	b.n	80035f6 <HAL_GPIO_Init+0x212>
 80035e4:	2304      	movs	r3, #4
 80035e6:	e006      	b.n	80035f6 <HAL_GPIO_Init+0x212>
 80035e8:	2303      	movs	r3, #3
 80035ea:	e004      	b.n	80035f6 <HAL_GPIO_Init+0x212>
 80035ec:	2302      	movs	r3, #2
 80035ee:	e002      	b.n	80035f6 <HAL_GPIO_Init+0x212>
 80035f0:	2301      	movs	r3, #1
 80035f2:	e000      	b.n	80035f6 <HAL_GPIO_Init+0x212>
 80035f4:	2300      	movs	r3, #0
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	f002 0203 	and.w	r2, r2, #3
 80035fc:	0092      	lsls	r2, r2, #2
 80035fe:	4093      	lsls	r3, r2
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	4313      	orrs	r3, r2
 8003604:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003606:	4937      	ldr	r1, [pc, #220]	@ (80036e4 <HAL_GPIO_Init+0x300>)
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	089b      	lsrs	r3, r3, #2
 800360c:	3302      	adds	r3, #2
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003614:	4b3b      	ldr	r3, [pc, #236]	@ (8003704 <HAL_GPIO_Init+0x320>)
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	43db      	mvns	r3, r3
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4013      	ands	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	4313      	orrs	r3, r2
 8003636:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003638:	4a32      	ldr	r2, [pc, #200]	@ (8003704 <HAL_GPIO_Init+0x320>)
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800363e:	4b31      	ldr	r3, [pc, #196]	@ (8003704 <HAL_GPIO_Init+0x320>)
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	43db      	mvns	r3, r3
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4013      	ands	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d003      	beq.n	8003662 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4313      	orrs	r3, r2
 8003660:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003662:	4a28      	ldr	r2, [pc, #160]	@ (8003704 <HAL_GPIO_Init+0x320>)
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003668:	4b26      	ldr	r3, [pc, #152]	@ (8003704 <HAL_GPIO_Init+0x320>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	43db      	mvns	r3, r3
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4013      	ands	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	4313      	orrs	r3, r2
 800368a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800368c:	4a1d      	ldr	r2, [pc, #116]	@ (8003704 <HAL_GPIO_Init+0x320>)
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003692:	4b1c      	ldr	r3, [pc, #112]	@ (8003704 <HAL_GPIO_Init+0x320>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	43db      	mvns	r3, r3
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	4013      	ands	r3, r2
 80036a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80036b6:	4a13      	ldr	r2, [pc, #76]	@ (8003704 <HAL_GPIO_Init+0x320>)
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	3301      	adds	r3, #1
 80036c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	fa22 f303 	lsr.w	r3, r2, r3
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f47f ae91 	bne.w	80033f4 <HAL_GPIO_Init+0x10>
  }
}
 80036d2:	bf00      	nop
 80036d4:	bf00      	nop
 80036d6:	371c      	adds	r7, #28
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr
 80036e0:	40021000 	.word	0x40021000
 80036e4:	40010000 	.word	0x40010000
 80036e8:	48000400 	.word	0x48000400
 80036ec:	48000800 	.word	0x48000800
 80036f0:	48000c00 	.word	0x48000c00
 80036f4:	48001000 	.word	0x48001000
 80036f8:	48001400 	.word	0x48001400
 80036fc:	48001800 	.word	0x48001800
 8003700:	48001c00 	.word	0x48001c00
 8003704:	40010400 	.word	0x40010400

08003708 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	460b      	mov	r3, r1
 8003712:	807b      	strh	r3, [r7, #2]
 8003714:	4613      	mov	r3, r2
 8003716:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003718:	787b      	ldrb	r3, [r7, #1]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d003      	beq.n	8003726 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800371e:	887a      	ldrh	r2, [r7, #2]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003724:	e002      	b.n	800372c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003726:	887a      	ldrh	r2, [r7, #2]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800373c:	4b0d      	ldr	r3, [pc, #52]	@ (8003774 <HAL_PWREx_GetVoltageRange+0x3c>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003744:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003748:	d102      	bne.n	8003750 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800374a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800374e:	e00b      	b.n	8003768 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003750:	4b08      	ldr	r3, [pc, #32]	@ (8003774 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003752:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800375a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800375e:	d102      	bne.n	8003766 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003760:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003764:	e000      	b.n	8003768 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003766:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003768:	4618      	mov	r0, r3
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40007000 	.word	0x40007000

08003778 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d141      	bne.n	800380a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003786:	4b4b      	ldr	r3, [pc, #300]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800378e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003792:	d131      	bne.n	80037f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003794:	4b47      	ldr	r3, [pc, #284]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003796:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800379a:	4a46      	ldr	r2, [pc, #280]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037a4:	4b43      	ldr	r3, [pc, #268]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037ac:	4a41      	ldr	r2, [pc, #260]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80037b4:	4b40      	ldr	r3, [pc, #256]	@ (80038b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2232      	movs	r2, #50	@ 0x32
 80037ba:	fb02 f303 	mul.w	r3, r2, r3
 80037be:	4a3f      	ldr	r2, [pc, #252]	@ (80038bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037c0:	fba2 2303 	umull	r2, r3, r2, r3
 80037c4:	0c9b      	lsrs	r3, r3, #18
 80037c6:	3301      	adds	r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037ca:	e002      	b.n	80037d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037d2:	4b38      	ldr	r3, [pc, #224]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037de:	d102      	bne.n	80037e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f2      	bne.n	80037cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037e6:	4b33      	ldr	r3, [pc, #204]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037f2:	d158      	bne.n	80038a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e057      	b.n	80038a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037f8:	4b2e      	ldr	r3, [pc, #184]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037fe:	4a2d      	ldr	r2, [pc, #180]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003800:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003804:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003808:	e04d      	b.n	80038a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003810:	d141      	bne.n	8003896 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003812:	4b28      	ldr	r3, [pc, #160]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800381a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800381e:	d131      	bne.n	8003884 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003820:	4b24      	ldr	r3, [pc, #144]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003822:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003826:	4a23      	ldr	r2, [pc, #140]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003828:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800382c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003830:	4b20      	ldr	r3, [pc, #128]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003838:	4a1e      	ldr	r2, [pc, #120]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800383a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800383e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003840:	4b1d      	ldr	r3, [pc, #116]	@ (80038b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2232      	movs	r2, #50	@ 0x32
 8003846:	fb02 f303 	mul.w	r3, r2, r3
 800384a:	4a1c      	ldr	r2, [pc, #112]	@ (80038bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800384c:	fba2 2303 	umull	r2, r3, r2, r3
 8003850:	0c9b      	lsrs	r3, r3, #18
 8003852:	3301      	adds	r3, #1
 8003854:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003856:	e002      	b.n	800385e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3b01      	subs	r3, #1
 800385c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800385e:	4b15      	ldr	r3, [pc, #84]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003866:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800386a:	d102      	bne.n	8003872 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1f2      	bne.n	8003858 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003872:	4b10      	ldr	r3, [pc, #64]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800387a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800387e:	d112      	bne.n	80038a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e011      	b.n	80038a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003884:	4b0b      	ldr	r3, [pc, #44]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800388a:	4a0a      	ldr	r2, [pc, #40]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800388c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003890:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003894:	e007      	b.n	80038a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003896:	4b07      	ldr	r3, [pc, #28]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800389e:	4a05      	ldr	r2, [pc, #20]	@ (80038b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80038a4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr
 80038b4:	40007000 	.word	0x40007000
 80038b8:	20040000 	.word	0x20040000
 80038bc:	431bde83 	.word	0x431bde83

080038c0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80038c4:	4b05      	ldr	r3, [pc, #20]	@ (80038dc <HAL_PWREx_EnableVddIO2+0x1c>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	4a04      	ldr	r2, [pc, #16]	@ (80038dc <HAL_PWREx_EnableVddIO2+0x1c>)
 80038ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038ce:	6053      	str	r3, [r2, #4]
}
 80038d0:	bf00      	nop
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	40007000 	.word	0x40007000

080038e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b088      	sub	sp, #32
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d102      	bne.n	80038f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	f000 bc08 	b.w	8004104 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038f4:	4b96      	ldr	r3, [pc, #600]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 030c 	and.w	r3, r3, #12
 80038fc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038fe:	4b94      	ldr	r3, [pc, #592]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0310 	and.w	r3, r3, #16
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 80e4 	beq.w	8003ade <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d007      	beq.n	800392c <HAL_RCC_OscConfig+0x4c>
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	2b0c      	cmp	r3, #12
 8003920:	f040 808b 	bne.w	8003a3a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	2b01      	cmp	r3, #1
 8003928:	f040 8087 	bne.w	8003a3a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800392c:	4b88      	ldr	r3, [pc, #544]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d005      	beq.n	8003944 <HAL_RCC_OscConfig+0x64>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e3df      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a1a      	ldr	r2, [r3, #32]
 8003948:	4b81      	ldr	r3, [pc, #516]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0308 	and.w	r3, r3, #8
 8003950:	2b00      	cmp	r3, #0
 8003952:	d004      	beq.n	800395e <HAL_RCC_OscConfig+0x7e>
 8003954:	4b7e      	ldr	r3, [pc, #504]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800395c:	e005      	b.n	800396a <HAL_RCC_OscConfig+0x8a>
 800395e:	4b7c      	ldr	r3, [pc, #496]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003960:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003964:	091b      	lsrs	r3, r3, #4
 8003966:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800396a:	4293      	cmp	r3, r2
 800396c:	d223      	bcs.n	80039b6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	4618      	mov	r0, r3
 8003974:	f000 fdcc 	bl	8004510 <RCC_SetFlashLatencyFromMSIRange>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e3c0      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003982:	4b73      	ldr	r3, [pc, #460]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a72      	ldr	r2, [pc, #456]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003988:	f043 0308 	orr.w	r3, r3, #8
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	4b70      	ldr	r3, [pc, #448]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	496d      	ldr	r1, [pc, #436]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 800399c:	4313      	orrs	r3, r2
 800399e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039a0:	4b6b      	ldr	r3, [pc, #428]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	021b      	lsls	r3, r3, #8
 80039ae:	4968      	ldr	r1, [pc, #416]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	604b      	str	r3, [r1, #4]
 80039b4:	e025      	b.n	8003a02 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039b6:	4b66      	ldr	r3, [pc, #408]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a65      	ldr	r2, [pc, #404]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 80039bc:	f043 0308 	orr.w	r3, r3, #8
 80039c0:	6013      	str	r3, [r2, #0]
 80039c2:	4b63      	ldr	r3, [pc, #396]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	4960      	ldr	r1, [pc, #384]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039d4:	4b5e      	ldr	r3, [pc, #376]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	69db      	ldr	r3, [r3, #28]
 80039e0:	021b      	lsls	r3, r3, #8
 80039e2:	495b      	ldr	r1, [pc, #364]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d109      	bne.n	8003a02 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a1b      	ldr	r3, [r3, #32]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 fd8c 	bl	8004510 <RCC_SetFlashLatencyFromMSIRange>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e380      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a02:	f000 fcc1 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 8003a06:	4602      	mov	r2, r0
 8003a08:	4b51      	ldr	r3, [pc, #324]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	091b      	lsrs	r3, r3, #4
 8003a0e:	f003 030f 	and.w	r3, r3, #15
 8003a12:	4950      	ldr	r1, [pc, #320]	@ (8003b54 <HAL_RCC_OscConfig+0x274>)
 8003a14:	5ccb      	ldrb	r3, [r1, r3]
 8003a16:	f003 031f 	and.w	r3, r3, #31
 8003a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a1e:	4a4e      	ldr	r2, [pc, #312]	@ (8003b58 <HAL_RCC_OscConfig+0x278>)
 8003a20:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a22:	4b4e      	ldr	r3, [pc, #312]	@ (8003b5c <HAL_RCC_OscConfig+0x27c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7ff fb76 	bl	8003118 <HAL_InitTick>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a30:	7bfb      	ldrb	r3, [r7, #15]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d052      	beq.n	8003adc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003a36:	7bfb      	ldrb	r3, [r7, #15]
 8003a38:	e364      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d032      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a42:	4b43      	ldr	r3, [pc, #268]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a42      	ldr	r2, [pc, #264]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003a48:	f043 0301 	orr.w	r3, r3, #1
 8003a4c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a4e:	f7ff fbb3 	bl	80031b8 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a56:	f7ff fbaf 	bl	80031b8 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e34d      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a68:	4b39      	ldr	r3, [pc, #228]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f0      	beq.n	8003a56 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a74:	4b36      	ldr	r3, [pc, #216]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a35      	ldr	r2, [pc, #212]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003a7a:	f043 0308 	orr.w	r3, r3, #8
 8003a7e:	6013      	str	r3, [r2, #0]
 8003a80:	4b33      	ldr	r3, [pc, #204]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a1b      	ldr	r3, [r3, #32]
 8003a8c:	4930      	ldr	r1, [pc, #192]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a92:	4b2f      	ldr	r3, [pc, #188]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	021b      	lsls	r3, r3, #8
 8003aa0:	492b      	ldr	r1, [pc, #172]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	604b      	str	r3, [r1, #4]
 8003aa6:	e01a      	b.n	8003ade <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003aa8:	4b29      	ldr	r3, [pc, #164]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a28      	ldr	r2, [pc, #160]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003aae:	f023 0301 	bic.w	r3, r3, #1
 8003ab2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ab4:	f7ff fb80 	bl	80031b8 <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003abc:	f7ff fb7c 	bl	80031b8 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e31a      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ace:	4b20      	ldr	r3, [pc, #128]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f0      	bne.n	8003abc <HAL_RCC_OscConfig+0x1dc>
 8003ada:	e000      	b.n	8003ade <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003adc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d073      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	2b08      	cmp	r3, #8
 8003aee:	d005      	beq.n	8003afc <HAL_RCC_OscConfig+0x21c>
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	2b0c      	cmp	r3, #12
 8003af4:	d10e      	bne.n	8003b14 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	2b03      	cmp	r3, #3
 8003afa:	d10b      	bne.n	8003b14 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003afc:	4b14      	ldr	r3, [pc, #80]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d063      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x2f0>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d15f      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e2f7      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b1c:	d106      	bne.n	8003b2c <HAL_RCC_OscConfig+0x24c>
 8003b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a0b      	ldr	r2, [pc, #44]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003b24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	e025      	b.n	8003b78 <HAL_RCC_OscConfig+0x298>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b34:	d114      	bne.n	8003b60 <HAL_RCC_OscConfig+0x280>
 8003b36:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a05      	ldr	r2, [pc, #20]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003b3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b40:	6013      	str	r3, [r2, #0]
 8003b42:	4b03      	ldr	r3, [pc, #12]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a02      	ldr	r2, [pc, #8]	@ (8003b50 <HAL_RCC_OscConfig+0x270>)
 8003b48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b4c:	6013      	str	r3, [r2, #0]
 8003b4e:	e013      	b.n	8003b78 <HAL_RCC_OscConfig+0x298>
 8003b50:	40021000 	.word	0x40021000
 8003b54:	0800a44c 	.word	0x0800a44c
 8003b58:	20040000 	.word	0x20040000
 8003b5c:	20040004 	.word	0x20040004
 8003b60:	4ba0      	ldr	r3, [pc, #640]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a9f      	ldr	r2, [pc, #636]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003b66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b6a:	6013      	str	r3, [r2, #0]
 8003b6c:	4b9d      	ldr	r3, [pc, #628]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a9c      	ldr	r2, [pc, #624]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003b72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d013      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b80:	f7ff fb1a 	bl	80031b8 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b88:	f7ff fb16 	bl	80031b8 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b64      	cmp	r3, #100	@ 0x64
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e2b4      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b9a:	4b92      	ldr	r3, [pc, #584]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d0f0      	beq.n	8003b88 <HAL_RCC_OscConfig+0x2a8>
 8003ba6:	e014      	b.n	8003bd2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba8:	f7ff fb06 	bl	80031b8 <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bb0:	f7ff fb02 	bl	80031b8 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b64      	cmp	r3, #100	@ 0x64
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e2a0      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bc2:	4b88      	ldr	r3, [pc, #544]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1f0      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x2d0>
 8003bce:	e000      	b.n	8003bd2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d060      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	2b04      	cmp	r3, #4
 8003be2:	d005      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x310>
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	2b0c      	cmp	r3, #12
 8003be8:	d119      	bne.n	8003c1e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d116      	bne.n	8003c1e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bf0:	4b7c      	ldr	r3, [pc, #496]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d005      	beq.n	8003c08 <HAL_RCC_OscConfig+0x328>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e27d      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c08:	4b76      	ldr	r3, [pc, #472]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	061b      	lsls	r3, r3, #24
 8003c16:	4973      	ldr	r1, [pc, #460]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c1c:	e040      	b.n	8003ca0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d023      	beq.n	8003c6e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c26:	4b6f      	ldr	r3, [pc, #444]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a6e      	ldr	r2, [pc, #440]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c32:	f7ff fac1 	bl	80031b8 <HAL_GetTick>
 8003c36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c38:	e008      	b.n	8003c4c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c3a:	f7ff fabd 	bl	80031b8 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d901      	bls.n	8003c4c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e25b      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c4c:	4b65      	ldr	r3, [pc, #404]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d0f0      	beq.n	8003c3a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c58:	4b62      	ldr	r3, [pc, #392]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	061b      	lsls	r3, r3, #24
 8003c66:	495f      	ldr	r1, [pc, #380]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	604b      	str	r3, [r1, #4]
 8003c6c:	e018      	b.n	8003ca0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c6e:	4b5d      	ldr	r3, [pc, #372]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a5c      	ldr	r2, [pc, #368]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7a:	f7ff fa9d 	bl	80031b8 <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c80:	e008      	b.n	8003c94 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c82:	f7ff fa99 	bl	80031b8 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e237      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c94:	4b53      	ldr	r3, [pc, #332]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1f0      	bne.n	8003c82 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0308 	and.w	r3, r3, #8
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d03c      	beq.n	8003d26 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d01c      	beq.n	8003cee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cb4:	4b4b      	ldr	r3, [pc, #300]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003cb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cba:	4a4a      	ldr	r2, [pc, #296]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003cbc:	f043 0301 	orr.w	r3, r3, #1
 8003cc0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc4:	f7ff fa78 	bl	80031b8 <HAL_GetTick>
 8003cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cca:	e008      	b.n	8003cde <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ccc:	f7ff fa74 	bl	80031b8 <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e212      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cde:	4b41      	ldr	r3, [pc, #260]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003ce0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d0ef      	beq.n	8003ccc <HAL_RCC_OscConfig+0x3ec>
 8003cec:	e01b      	b.n	8003d26 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cee:	4b3d      	ldr	r3, [pc, #244]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003cf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cf4:	4a3b      	ldr	r2, [pc, #236]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003cf6:	f023 0301 	bic.w	r3, r3, #1
 8003cfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfe:	f7ff fa5b 	bl	80031b8 <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d04:	e008      	b.n	8003d18 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d06:	f7ff fa57 	bl	80031b8 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e1f5      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d18:	4b32      	ldr	r3, [pc, #200]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1ef      	bne.n	8003d06 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0304 	and.w	r3, r3, #4
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f000 80a6 	beq.w	8003e80 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d34:	2300      	movs	r3, #0
 8003d36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d38:	4b2a      	ldr	r3, [pc, #168]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d10d      	bne.n	8003d60 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d44:	4b27      	ldr	r3, [pc, #156]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d48:	4a26      	ldr	r2, [pc, #152]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003d4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d50:	4b24      	ldr	r3, [pc, #144]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d58:	60bb      	str	r3, [r7, #8]
 8003d5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d60:	4b21      	ldr	r3, [pc, #132]	@ (8003de8 <HAL_RCC_OscConfig+0x508>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d118      	bne.n	8003d9e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d6c:	4b1e      	ldr	r3, [pc, #120]	@ (8003de8 <HAL_RCC_OscConfig+0x508>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a1d      	ldr	r2, [pc, #116]	@ (8003de8 <HAL_RCC_OscConfig+0x508>)
 8003d72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d78:	f7ff fa1e 	bl	80031b8 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d80:	f7ff fa1a 	bl	80031b8 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e1b8      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d92:	4b15      	ldr	r3, [pc, #84]	@ (8003de8 <HAL_RCC_OscConfig+0x508>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d0f0      	beq.n	8003d80 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d108      	bne.n	8003db8 <HAL_RCC_OscConfig+0x4d8>
 8003da6:	4b0f      	ldr	r3, [pc, #60]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dac:	4a0d      	ldr	r2, [pc, #52]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003dae:	f043 0301 	orr.w	r3, r3, #1
 8003db2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003db6:	e029      	b.n	8003e0c <HAL_RCC_OscConfig+0x52c>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	2b05      	cmp	r3, #5
 8003dbe:	d115      	bne.n	8003dec <HAL_RCC_OscConfig+0x50c>
 8003dc0:	4b08      	ldr	r3, [pc, #32]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc6:	4a07      	ldr	r2, [pc, #28]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003dc8:	f043 0304 	orr.w	r3, r3, #4
 8003dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dd0:	4b04      	ldr	r3, [pc, #16]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd6:	4a03      	ldr	r2, [pc, #12]	@ (8003de4 <HAL_RCC_OscConfig+0x504>)
 8003dd8:	f043 0301 	orr.w	r3, r3, #1
 8003ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003de0:	e014      	b.n	8003e0c <HAL_RCC_OscConfig+0x52c>
 8003de2:	bf00      	nop
 8003de4:	40021000 	.word	0x40021000
 8003de8:	40007000 	.word	0x40007000
 8003dec:	4b9d      	ldr	r3, [pc, #628]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df2:	4a9c      	ldr	r2, [pc, #624]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003df4:	f023 0301 	bic.w	r3, r3, #1
 8003df8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dfc:	4b99      	ldr	r3, [pc, #612]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e02:	4a98      	ldr	r2, [pc, #608]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003e04:	f023 0304 	bic.w	r3, r3, #4
 8003e08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d016      	beq.n	8003e42 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e14:	f7ff f9d0 	bl	80031b8 <HAL_GetTick>
 8003e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e1a:	e00a      	b.n	8003e32 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e1c:	f7ff f9cc 	bl	80031b8 <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e168      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e32:	4b8c      	ldr	r3, [pc, #560]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e38:	f003 0302 	and.w	r3, r3, #2
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0ed      	beq.n	8003e1c <HAL_RCC_OscConfig+0x53c>
 8003e40:	e015      	b.n	8003e6e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e42:	f7ff f9b9 	bl	80031b8 <HAL_GetTick>
 8003e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e48:	e00a      	b.n	8003e60 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e4a:	f7ff f9b5 	bl	80031b8 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e151      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e60:	4b80      	ldr	r3, [pc, #512]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1ed      	bne.n	8003e4a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e6e:	7ffb      	ldrb	r3, [r7, #31]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d105      	bne.n	8003e80 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e74:	4b7b      	ldr	r3, [pc, #492]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e78:	4a7a      	ldr	r2, [pc, #488]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003e7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e7e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0320 	and.w	r3, r3, #32
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d03c      	beq.n	8003f06 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d01c      	beq.n	8003ece <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e94:	4b73      	ldr	r3, [pc, #460]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003e96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e9a:	4a72      	ldr	r2, [pc, #456]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003e9c:	f043 0301 	orr.w	r3, r3, #1
 8003ea0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea4:	f7ff f988 	bl	80031b8 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003eac:	f7ff f984 	bl	80031b8 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e122      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ebe:	4b69      	ldr	r3, [pc, #420]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003ec0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0ef      	beq.n	8003eac <HAL_RCC_OscConfig+0x5cc>
 8003ecc:	e01b      	b.n	8003f06 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ece:	4b65      	ldr	r3, [pc, #404]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003ed0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ed4:	4a63      	ldr	r2, [pc, #396]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003ed6:	f023 0301 	bic.w	r3, r3, #1
 8003eda:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ede:	f7ff f96b 	bl	80031b8 <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ee6:	f7ff f967 	bl	80031b8 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e105      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ef8:	4b5a      	ldr	r3, [pc, #360]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003efa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1ef      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f000 80f9 	beq.w	8004102 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	f040 80cf 	bne.w	80040b8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f1a:	4b52      	ldr	r3, [pc, #328]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f003 0203 	and.w	r2, r3, #3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d12c      	bne.n	8003f88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d123      	bne.n	8003f88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f4a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d11b      	bne.n	8003f88 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f5a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d113      	bne.n	8003f88 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f6a:	085b      	lsrs	r3, r3, #1
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d109      	bne.n	8003f88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7e:	085b      	lsrs	r3, r3, #1
 8003f80:	3b01      	subs	r3, #1
 8003f82:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d071      	beq.n	800406c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	2b0c      	cmp	r3, #12
 8003f8c:	d068      	beq.n	8004060 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003f8e:	4b35      	ldr	r3, [pc, #212]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d105      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003f9a:	4b32      	ldr	r3, [pc, #200]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e0ac      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003faa:	4b2e      	ldr	r3, [pc, #184]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a2d      	ldr	r2, [pc, #180]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003fb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fb4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003fb6:	f7ff f8ff 	bl	80031b8 <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fbe:	f7ff f8fb 	bl	80031b8 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e099      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fd0:	4b24      	ldr	r3, [pc, #144]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1f0      	bne.n	8003fbe <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fdc:	4b21      	ldr	r3, [pc, #132]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8003fde:	68da      	ldr	r2, [r3, #12]
 8003fe0:	4b21      	ldr	r3, [pc, #132]	@ (8004068 <HAL_RCC_OscConfig+0x788>)
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003fec:	3a01      	subs	r2, #1
 8003fee:	0112      	lsls	r2, r2, #4
 8003ff0:	4311      	orrs	r1, r2
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ff6:	0212      	lsls	r2, r2, #8
 8003ff8:	4311      	orrs	r1, r2
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ffe:	0852      	lsrs	r2, r2, #1
 8004000:	3a01      	subs	r2, #1
 8004002:	0552      	lsls	r2, r2, #21
 8004004:	4311      	orrs	r1, r2
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800400a:	0852      	lsrs	r2, r2, #1
 800400c:	3a01      	subs	r2, #1
 800400e:	0652      	lsls	r2, r2, #25
 8004010:	4311      	orrs	r1, r2
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004016:	06d2      	lsls	r2, r2, #27
 8004018:	430a      	orrs	r2, r1
 800401a:	4912      	ldr	r1, [pc, #72]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 800401c:	4313      	orrs	r3, r2
 800401e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004020:	4b10      	ldr	r3, [pc, #64]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a0f      	ldr	r2, [pc, #60]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8004026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800402a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800402c:	4b0d      	ldr	r3, [pc, #52]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	4a0c      	ldr	r2, [pc, #48]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8004032:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004036:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004038:	f7ff f8be 	bl	80031b8 <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800403e:	e008      	b.n	8004052 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004040:	f7ff f8ba 	bl	80031b8 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	2b02      	cmp	r3, #2
 800404c:	d901      	bls.n	8004052 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e058      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004052:	4b04      	ldr	r3, [pc, #16]	@ (8004064 <HAL_RCC_OscConfig+0x784>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d0f0      	beq.n	8004040 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800405e:	e050      	b.n	8004102 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e04f      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
 8004064:	40021000 	.word	0x40021000
 8004068:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800406c:	4b27      	ldr	r3, [pc, #156]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d144      	bne.n	8004102 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004078:	4b24      	ldr	r3, [pc, #144]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a23      	ldr	r2, [pc, #140]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 800407e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004082:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004084:	4b21      	ldr	r3, [pc, #132]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	4a20      	ldr	r2, [pc, #128]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 800408a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800408e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004090:	f7ff f892 	bl	80031b8 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004098:	f7ff f88e 	bl	80031b8 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e02c      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040aa:	4b18      	ldr	r3, [pc, #96]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d0f0      	beq.n	8004098 <HAL_RCC_OscConfig+0x7b8>
 80040b6:	e024      	b.n	8004102 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	2b0c      	cmp	r3, #12
 80040bc:	d01f      	beq.n	80040fe <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040be:	4b13      	ldr	r3, [pc, #76]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a12      	ldr	r2, [pc, #72]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 80040c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ca:	f7ff f875 	bl	80031b8 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040d2:	f7ff f871 	bl	80031b8 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e00f      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040e4:	4b09      	ldr	r3, [pc, #36]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1f0      	bne.n	80040d2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80040f0:	4b06      	ldr	r3, [pc, #24]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 80040f2:	68da      	ldr	r2, [r3, #12]
 80040f4:	4905      	ldr	r1, [pc, #20]	@ (800410c <HAL_RCC_OscConfig+0x82c>)
 80040f6:	4b06      	ldr	r3, [pc, #24]	@ (8004110 <HAL_RCC_OscConfig+0x830>)
 80040f8:	4013      	ands	r3, r2
 80040fa:	60cb      	str	r3, [r1, #12]
 80040fc:	e001      	b.n	8004102 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e000      	b.n	8004104 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	3720      	adds	r7, #32
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	40021000 	.word	0x40021000
 8004110:	feeefffc 	.word	0xfeeefffc

08004114 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800411e:	2300      	movs	r3, #0
 8004120:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e11d      	b.n	8004368 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800412c:	4b90      	ldr	r3, [pc, #576]	@ (8004370 <HAL_RCC_ClockConfig+0x25c>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	429a      	cmp	r2, r3
 8004138:	d910      	bls.n	800415c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800413a:	4b8d      	ldr	r3, [pc, #564]	@ (8004370 <HAL_RCC_ClockConfig+0x25c>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f023 020f 	bic.w	r2, r3, #15
 8004142:	498b      	ldr	r1, [pc, #556]	@ (8004370 <HAL_RCC_ClockConfig+0x25c>)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	4313      	orrs	r3, r2
 8004148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800414a:	4b89      	ldr	r3, [pc, #548]	@ (8004370 <HAL_RCC_ClockConfig+0x25c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 030f 	and.w	r3, r3, #15
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	429a      	cmp	r2, r3
 8004156:	d001      	beq.n	800415c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e105      	b.n	8004368 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d010      	beq.n	800418a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689a      	ldr	r2, [r3, #8]
 800416c:	4b81      	ldr	r3, [pc, #516]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004174:	429a      	cmp	r2, r3
 8004176:	d908      	bls.n	800418a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004178:	4b7e      	ldr	r3, [pc, #504]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	497b      	ldr	r1, [pc, #492]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004186:	4313      	orrs	r3, r2
 8004188:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b00      	cmp	r3, #0
 8004194:	d079      	beq.n	800428a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	2b03      	cmp	r3, #3
 800419c:	d11e      	bne.n	80041dc <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800419e:	4b75      	ldr	r3, [pc, #468]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e0dc      	b.n	8004368 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80041ae:	f000 fa09 	bl	80045c4 <RCC_GetSysClockFreqFromPLLSource>
 80041b2:	4603      	mov	r3, r0
 80041b4:	4a70      	ldr	r2, [pc, #448]	@ (8004378 <HAL_RCC_ClockConfig+0x264>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d946      	bls.n	8004248 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80041ba:	4b6e      	ldr	r3, [pc, #440]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d140      	bne.n	8004248 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041c6:	4b6b      	ldr	r3, [pc, #428]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041ce:	4a69      	ldr	r2, [pc, #420]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 80041d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041d4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80041d6:	2380      	movs	r3, #128	@ 0x80
 80041d8:	617b      	str	r3, [r7, #20]
 80041da:	e035      	b.n	8004248 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d107      	bne.n	80041f4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041e4:	4b63      	ldr	r3, [pc, #396]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d115      	bne.n	800421c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e0b9      	b.n	8004368 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d107      	bne.n	800420c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041fc:	4b5d      	ldr	r3, [pc, #372]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d109      	bne.n	800421c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0ad      	b.n	8004368 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800420c:	4b59      	ldr	r3, [pc, #356]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e0a5      	b.n	8004368 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800421c:	f000 f8b4 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 8004220:	4603      	mov	r3, r0
 8004222:	4a55      	ldr	r2, [pc, #340]	@ (8004378 <HAL_RCC_ClockConfig+0x264>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d90f      	bls.n	8004248 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004228:	4b52      	ldr	r3, [pc, #328]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d109      	bne.n	8004248 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004234:	4b4f      	ldr	r3, [pc, #316]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800423c:	4a4d      	ldr	r2, [pc, #308]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 800423e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004242:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004244:	2380      	movs	r3, #128	@ 0x80
 8004246:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004248:	4b4a      	ldr	r3, [pc, #296]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	f023 0203 	bic.w	r2, r3, #3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	4947      	ldr	r1, [pc, #284]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004256:	4313      	orrs	r3, r2
 8004258:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800425a:	f7fe ffad 	bl	80031b8 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004260:	e00a      	b.n	8004278 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004262:	f7fe ffa9 	bl	80031b8 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004270:	4293      	cmp	r3, r2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e077      	b.n	8004368 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004278:	4b3e      	ldr	r3, [pc, #248]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f003 020c 	and.w	r2, r3, #12
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	429a      	cmp	r2, r3
 8004288:	d1eb      	bne.n	8004262 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	2b80      	cmp	r3, #128	@ 0x80
 800428e:	d105      	bne.n	800429c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004290:	4b38      	ldr	r3, [pc, #224]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	4a37      	ldr	r2, [pc, #220]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004296:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800429a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d010      	beq.n	80042ca <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689a      	ldr	r2, [r3, #8]
 80042ac:	4b31      	ldr	r3, [pc, #196]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d208      	bcs.n	80042ca <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042b8:	4b2e      	ldr	r3, [pc, #184]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	492b      	ldr	r1, [pc, #172]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042ca:	4b29      	ldr	r3, [pc, #164]	@ (8004370 <HAL_RCC_ClockConfig+0x25c>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 030f 	and.w	r3, r3, #15
 80042d2:	683a      	ldr	r2, [r7, #0]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d210      	bcs.n	80042fa <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042d8:	4b25      	ldr	r3, [pc, #148]	@ (8004370 <HAL_RCC_ClockConfig+0x25c>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f023 020f 	bic.w	r2, r3, #15
 80042e0:	4923      	ldr	r1, [pc, #140]	@ (8004370 <HAL_RCC_ClockConfig+0x25c>)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042e8:	4b21      	ldr	r3, [pc, #132]	@ (8004370 <HAL_RCC_ClockConfig+0x25c>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 030f 	and.w	r3, r3, #15
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d001      	beq.n	80042fa <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e036      	b.n	8004368 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0304 	and.w	r3, r3, #4
 8004302:	2b00      	cmp	r3, #0
 8004304:	d008      	beq.n	8004318 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004306:	4b1b      	ldr	r3, [pc, #108]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	4918      	ldr	r1, [pc, #96]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004314:	4313      	orrs	r3, r2
 8004316:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0308 	and.w	r3, r3, #8
 8004320:	2b00      	cmp	r3, #0
 8004322:	d009      	beq.n	8004338 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004324:	4b13      	ldr	r3, [pc, #76]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	00db      	lsls	r3, r3, #3
 8004332:	4910      	ldr	r1, [pc, #64]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004334:	4313      	orrs	r3, r2
 8004336:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004338:	f000 f826 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 800433c:	4602      	mov	r2, r0
 800433e:	4b0d      	ldr	r3, [pc, #52]	@ (8004374 <HAL_RCC_ClockConfig+0x260>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	091b      	lsrs	r3, r3, #4
 8004344:	f003 030f 	and.w	r3, r3, #15
 8004348:	490c      	ldr	r1, [pc, #48]	@ (800437c <HAL_RCC_ClockConfig+0x268>)
 800434a:	5ccb      	ldrb	r3, [r1, r3]
 800434c:	f003 031f 	and.w	r3, r3, #31
 8004350:	fa22 f303 	lsr.w	r3, r2, r3
 8004354:	4a0a      	ldr	r2, [pc, #40]	@ (8004380 <HAL_RCC_ClockConfig+0x26c>)
 8004356:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004358:	4b0a      	ldr	r3, [pc, #40]	@ (8004384 <HAL_RCC_ClockConfig+0x270>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4618      	mov	r0, r3
 800435e:	f7fe fedb 	bl	8003118 <HAL_InitTick>
 8004362:	4603      	mov	r3, r0
 8004364:	73fb      	strb	r3, [r7, #15]

  return status;
 8004366:	7bfb      	ldrb	r3, [r7, #15]
}
 8004368:	4618      	mov	r0, r3
 800436a:	3718      	adds	r7, #24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	40022000 	.word	0x40022000
 8004374:	40021000 	.word	0x40021000
 8004378:	04c4b400 	.word	0x04c4b400
 800437c:	0800a44c 	.word	0x0800a44c
 8004380:	20040000 	.word	0x20040000
 8004384:	20040004 	.word	0x20040004

08004388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004388:	b480      	push	{r7}
 800438a:	b089      	sub	sp, #36	@ 0x24
 800438c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800438e:	2300      	movs	r3, #0
 8004390:	61fb      	str	r3, [r7, #28]
 8004392:	2300      	movs	r3, #0
 8004394:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004396:	4b3e      	ldr	r3, [pc, #248]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x108>)
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f003 030c 	and.w	r3, r3, #12
 800439e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043a0:	4b3b      	ldr	r3, [pc, #236]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x108>)
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f003 0303 	and.w	r3, r3, #3
 80043a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d005      	beq.n	80043bc <HAL_RCC_GetSysClockFreq+0x34>
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	2b0c      	cmp	r3, #12
 80043b4:	d121      	bne.n	80043fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d11e      	bne.n	80043fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043bc:	4b34      	ldr	r3, [pc, #208]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x108>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0308 	and.w	r3, r3, #8
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d107      	bne.n	80043d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043c8:	4b31      	ldr	r3, [pc, #196]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043ce:	0a1b      	lsrs	r3, r3, #8
 80043d0:	f003 030f 	and.w	r3, r3, #15
 80043d4:	61fb      	str	r3, [r7, #28]
 80043d6:	e005      	b.n	80043e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043d8:	4b2d      	ldr	r3, [pc, #180]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x108>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	091b      	lsrs	r3, r3, #4
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80043e4:	4a2b      	ldr	r2, [pc, #172]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x10c>)
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10d      	bne.n	8004410 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043f8:	e00a      	b.n	8004410 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d102      	bne.n	8004406 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004400:	4b25      	ldr	r3, [pc, #148]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x110>)
 8004402:	61bb      	str	r3, [r7, #24]
 8004404:	e004      	b.n	8004410 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	2b08      	cmp	r3, #8
 800440a:	d101      	bne.n	8004410 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800440c:	4b23      	ldr	r3, [pc, #140]	@ (800449c <HAL_RCC_GetSysClockFreq+0x114>)
 800440e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	2b0c      	cmp	r3, #12
 8004414:	d134      	bne.n	8004480 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004416:	4b1e      	ldr	r3, [pc, #120]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x108>)
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	f003 0303 	and.w	r3, r3, #3
 800441e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	2b02      	cmp	r3, #2
 8004424:	d003      	beq.n	800442e <HAL_RCC_GetSysClockFreq+0xa6>
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b03      	cmp	r3, #3
 800442a:	d003      	beq.n	8004434 <HAL_RCC_GetSysClockFreq+0xac>
 800442c:	e005      	b.n	800443a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800442e:	4b1a      	ldr	r3, [pc, #104]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x110>)
 8004430:	617b      	str	r3, [r7, #20]
      break;
 8004432:	e005      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004434:	4b19      	ldr	r3, [pc, #100]	@ (800449c <HAL_RCC_GetSysClockFreq+0x114>)
 8004436:	617b      	str	r3, [r7, #20]
      break;
 8004438:	e002      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	617b      	str	r3, [r7, #20]
      break;
 800443e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004440:	4b13      	ldr	r3, [pc, #76]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x108>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	091b      	lsrs	r3, r3, #4
 8004446:	f003 030f 	and.w	r3, r3, #15
 800444a:	3301      	adds	r3, #1
 800444c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800444e:	4b10      	ldr	r3, [pc, #64]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x108>)
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	0a1b      	lsrs	r3, r3, #8
 8004454:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	fb03 f202 	mul.w	r2, r3, r2
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	fbb2 f3f3 	udiv	r3, r2, r3
 8004464:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004466:	4b0a      	ldr	r3, [pc, #40]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x108>)
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	0e5b      	lsrs	r3, r3, #25
 800446c:	f003 0303 	and.w	r3, r3, #3
 8004470:	3301      	adds	r3, #1
 8004472:	005b      	lsls	r3, r3, #1
 8004474:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	fbb2 f3f3 	udiv	r3, r2, r3
 800447e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004480:	69bb      	ldr	r3, [r7, #24]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3724      	adds	r7, #36	@ 0x24
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40021000 	.word	0x40021000
 8004494:	0800a464 	.word	0x0800a464
 8004498:	00f42400 	.word	0x00f42400
 800449c:	007a1200 	.word	0x007a1200

080044a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044a4:	4b03      	ldr	r3, [pc, #12]	@ (80044b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80044a6:	681b      	ldr	r3, [r3, #0]
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	20040000 	.word	0x20040000

080044b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044bc:	f7ff fff0 	bl	80044a0 <HAL_RCC_GetHCLKFreq>
 80044c0:	4602      	mov	r2, r0
 80044c2:	4b06      	ldr	r3, [pc, #24]	@ (80044dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	0a1b      	lsrs	r3, r3, #8
 80044c8:	f003 0307 	and.w	r3, r3, #7
 80044cc:	4904      	ldr	r1, [pc, #16]	@ (80044e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044ce:	5ccb      	ldrb	r3, [r1, r3]
 80044d0:	f003 031f 	and.w	r3, r3, #31
 80044d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044d8:	4618      	mov	r0, r3
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	40021000 	.word	0x40021000
 80044e0:	0800a45c 	.word	0x0800a45c

080044e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044e8:	f7ff ffda 	bl	80044a0 <HAL_RCC_GetHCLKFreq>
 80044ec:	4602      	mov	r2, r0
 80044ee:	4b06      	ldr	r3, [pc, #24]	@ (8004508 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	0adb      	lsrs	r3, r3, #11
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	4904      	ldr	r1, [pc, #16]	@ (800450c <HAL_RCC_GetPCLK2Freq+0x28>)
 80044fa:	5ccb      	ldrb	r3, [r1, r3]
 80044fc:	f003 031f 	and.w	r3, r3, #31
 8004500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004504:	4618      	mov	r0, r3
 8004506:	bd80      	pop	{r7, pc}
 8004508:	40021000 	.word	0x40021000
 800450c:	0800a45c 	.word	0x0800a45c

08004510 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004518:	2300      	movs	r3, #0
 800451a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800451c:	4b27      	ldr	r3, [pc, #156]	@ (80045bc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800451e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004528:	f7ff f906 	bl	8003738 <HAL_PWREx_GetVoltageRange>
 800452c:	6178      	str	r0, [r7, #20]
 800452e:	e014      	b.n	800455a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004530:	4b22      	ldr	r3, [pc, #136]	@ (80045bc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004534:	4a21      	ldr	r2, [pc, #132]	@ (80045bc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004536:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800453a:	6593      	str	r3, [r2, #88]	@ 0x58
 800453c:	4b1f      	ldr	r3, [pc, #124]	@ (80045bc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800453e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004540:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004544:	60fb      	str	r3, [r7, #12]
 8004546:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004548:	f7ff f8f6 	bl	8003738 <HAL_PWREx_GetVoltageRange>
 800454c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800454e:	4b1b      	ldr	r3, [pc, #108]	@ (80045bc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004552:	4a1a      	ldr	r2, [pc, #104]	@ (80045bc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004554:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004558:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004560:	d10b      	bne.n	800457a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b80      	cmp	r3, #128	@ 0x80
 8004566:	d913      	bls.n	8004590 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2ba0      	cmp	r3, #160	@ 0xa0
 800456c:	d902      	bls.n	8004574 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800456e:	2302      	movs	r3, #2
 8004570:	613b      	str	r3, [r7, #16]
 8004572:	e00d      	b.n	8004590 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004574:	2301      	movs	r3, #1
 8004576:	613b      	str	r3, [r7, #16]
 8004578:	e00a      	b.n	8004590 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b7f      	cmp	r3, #127	@ 0x7f
 800457e:	d902      	bls.n	8004586 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004580:	2302      	movs	r3, #2
 8004582:	613b      	str	r3, [r7, #16]
 8004584:	e004      	b.n	8004590 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b70      	cmp	r3, #112	@ 0x70
 800458a:	d101      	bne.n	8004590 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800458c:	2301      	movs	r3, #1
 800458e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004590:	4b0b      	ldr	r3, [pc, #44]	@ (80045c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f023 020f 	bic.w	r2, r3, #15
 8004598:	4909      	ldr	r1, [pc, #36]	@ (80045c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	4313      	orrs	r3, r2
 800459e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80045a0:	4b07      	ldr	r3, [pc, #28]	@ (80045c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 030f 	and.w	r3, r3, #15
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d001      	beq.n	80045b2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e000      	b.n	80045b4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3718      	adds	r7, #24
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	40021000 	.word	0x40021000
 80045c0:	40022000 	.word	0x40022000

080045c4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b087      	sub	sp, #28
 80045c8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80045ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004680 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2b03      	cmp	r3, #3
 80045d8:	d00b      	beq.n	80045f2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2b03      	cmp	r3, #3
 80045de:	d825      	bhi.n	800462c <RCC_GetSysClockFreqFromPLLSource+0x68>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d008      	beq.n	80045f8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d11f      	bne.n	800462c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80045ec:	4b25      	ldr	r3, [pc, #148]	@ (8004684 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80045ee:	613b      	str	r3, [r7, #16]
    break;
 80045f0:	e01f      	b.n	8004632 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80045f2:	4b25      	ldr	r3, [pc, #148]	@ (8004688 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80045f4:	613b      	str	r3, [r7, #16]
    break;
 80045f6:	e01c      	b.n	8004632 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80045f8:	4b21      	ldr	r3, [pc, #132]	@ (8004680 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0308 	and.w	r3, r3, #8
 8004600:	2b00      	cmp	r3, #0
 8004602:	d107      	bne.n	8004614 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004604:	4b1e      	ldr	r3, [pc, #120]	@ (8004680 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004606:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800460a:	0a1b      	lsrs	r3, r3, #8
 800460c:	f003 030f 	and.w	r3, r3, #15
 8004610:	617b      	str	r3, [r7, #20]
 8004612:	e005      	b.n	8004620 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004614:	4b1a      	ldr	r3, [pc, #104]	@ (8004680 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	091b      	lsrs	r3, r3, #4
 800461a:	f003 030f 	and.w	r3, r3, #15
 800461e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004620:	4a1a      	ldr	r2, [pc, #104]	@ (800468c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004628:	613b      	str	r3, [r7, #16]
    break;
 800462a:	e002      	b.n	8004632 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800462c:	2300      	movs	r3, #0
 800462e:	613b      	str	r3, [r7, #16]
    break;
 8004630:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004632:	4b13      	ldr	r3, [pc, #76]	@ (8004680 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	091b      	lsrs	r3, r3, #4
 8004638:	f003 030f 	and.w	r3, r3, #15
 800463c:	3301      	adds	r3, #1
 800463e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004640:	4b0f      	ldr	r3, [pc, #60]	@ (8004680 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	0a1b      	lsrs	r3, r3, #8
 8004646:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	fb03 f202 	mul.w	r2, r3, r2
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	fbb2 f3f3 	udiv	r3, r2, r3
 8004656:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004658:	4b09      	ldr	r3, [pc, #36]	@ (8004680 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	0e5b      	lsrs	r3, r3, #25
 800465e:	f003 0303 	and.w	r3, r3, #3
 8004662:	3301      	adds	r3, #1
 8004664:	005b      	lsls	r3, r3, #1
 8004666:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004670:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004672:	683b      	ldr	r3, [r7, #0]
}
 8004674:	4618      	mov	r0, r3
 8004676:	371c      	adds	r7, #28
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr
 8004680:	40021000 	.word	0x40021000
 8004684:	00f42400 	.word	0x00f42400
 8004688:	007a1200 	.word	0x007a1200
 800468c:	0800a464 	.word	0x0800a464

08004690 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b086      	sub	sp, #24
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004698:	2300      	movs	r3, #0
 800469a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800469c:	2300      	movs	r3, #0
 800469e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d040      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046b0:	2b80      	cmp	r3, #128	@ 0x80
 80046b2:	d02a      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80046b4:	2b80      	cmp	r3, #128	@ 0x80
 80046b6:	d825      	bhi.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80046b8:	2b60      	cmp	r3, #96	@ 0x60
 80046ba:	d026      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80046bc:	2b60      	cmp	r3, #96	@ 0x60
 80046be:	d821      	bhi.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80046c0:	2b40      	cmp	r3, #64	@ 0x40
 80046c2:	d006      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80046c4:	2b40      	cmp	r3, #64	@ 0x40
 80046c6:	d81d      	bhi.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d009      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80046cc:	2b20      	cmp	r3, #32
 80046ce:	d010      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80046d0:	e018      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046d2:	4b89      	ldr	r3, [pc, #548]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	4a88      	ldr	r2, [pc, #544]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046dc:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046de:	e015      	b.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3304      	adds	r3, #4
 80046e4:	2100      	movs	r1, #0
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 fb02 	bl	8004cf0 <RCCEx_PLLSAI1_Config>
 80046ec:	4603      	mov	r3, r0
 80046ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046f0:	e00c      	b.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	3320      	adds	r3, #32
 80046f6:	2100      	movs	r1, #0
 80046f8:	4618      	mov	r0, r3
 80046fa:	f000 fbed 	bl	8004ed8 <RCCEx_PLLSAI2_Config>
 80046fe:	4603      	mov	r3, r0
 8004700:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004702:	e003      	b.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	74fb      	strb	r3, [r7, #19]
      break;
 8004708:	e000      	b.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800470a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800470c:	7cfb      	ldrb	r3, [r7, #19]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10b      	bne.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004712:	4b79      	ldr	r3, [pc, #484]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004714:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004718:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004720:	4975      	ldr	r1, [pc, #468]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004722:	4313      	orrs	r3, r2
 8004724:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004728:	e001      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800472a:	7cfb      	ldrb	r3, [r7, #19]
 800472c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d047      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004742:	d030      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004744:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004748:	d82a      	bhi.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800474a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800474e:	d02a      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004750:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004754:	d824      	bhi.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004756:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800475a:	d008      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800475c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004760:	d81e      	bhi.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00a      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004766:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800476a:	d010      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800476c:	e018      	b.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800476e:	4b62      	ldr	r3, [pc, #392]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	4a61      	ldr	r2, [pc, #388]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004778:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800477a:	e015      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	3304      	adds	r3, #4
 8004780:	2100      	movs	r1, #0
 8004782:	4618      	mov	r0, r3
 8004784:	f000 fab4 	bl	8004cf0 <RCCEx_PLLSAI1_Config>
 8004788:	4603      	mov	r3, r0
 800478a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800478c:	e00c      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	3320      	adds	r3, #32
 8004792:	2100      	movs	r1, #0
 8004794:	4618      	mov	r0, r3
 8004796:	f000 fb9f 	bl	8004ed8 <RCCEx_PLLSAI2_Config>
 800479a:	4603      	mov	r3, r0
 800479c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800479e:	e003      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	74fb      	strb	r3, [r7, #19]
      break;
 80047a4:	e000      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80047a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047a8:	7cfb      	ldrb	r3, [r7, #19]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10b      	bne.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80047ae:	4b52      	ldr	r3, [pc, #328]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047bc:	494e      	ldr	r1, [pc, #312]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80047c4:	e001      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c6:	7cfb      	ldrb	r3, [r7, #19]
 80047c8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	f000 809f 	beq.w	8004916 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047d8:	2300      	movs	r3, #0
 80047da:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80047dc:	4b46      	ldr	r3, [pc, #280]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d101      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80047e8:	2301      	movs	r3, #1
 80047ea:	e000      	b.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80047ec:	2300      	movs	r3, #0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00d      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047f2:	4b41      	ldr	r3, [pc, #260]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f6:	4a40      	ldr	r2, [pc, #256]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80047fe:	4b3e      	ldr	r3, [pc, #248]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004806:	60bb      	str	r3, [r7, #8]
 8004808:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800480a:	2301      	movs	r3, #1
 800480c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800480e:	4b3b      	ldr	r3, [pc, #236]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a3a      	ldr	r2, [pc, #232]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004818:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800481a:	f7fe fccd 	bl	80031b8 <HAL_GetTick>
 800481e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004820:	e009      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004822:	f7fe fcc9 	bl	80031b8 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	2b02      	cmp	r3, #2
 800482e:	d902      	bls.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004830:	2303      	movs	r3, #3
 8004832:	74fb      	strb	r3, [r7, #19]
        break;
 8004834:	e005      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004836:	4b31      	ldr	r3, [pc, #196]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800483e:	2b00      	cmp	r3, #0
 8004840:	d0ef      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004842:	7cfb      	ldrb	r3, [r7, #19]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d15b      	bne.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004848:	4b2b      	ldr	r3, [pc, #172]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800484a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800484e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004852:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d01f      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	429a      	cmp	r2, r3
 8004864:	d019      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004866:	4b24      	ldr	r3, [pc, #144]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800486c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004870:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004872:	4b21      	ldr	r3, [pc, #132]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004878:	4a1f      	ldr	r2, [pc, #124]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800487a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800487e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004882:	4b1d      	ldr	r3, [pc, #116]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004888:	4a1b      	ldr	r2, [pc, #108]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800488a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800488e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004892:	4a19      	ldr	r2, [pc, #100]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d016      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a4:	f7fe fc88 	bl	80031b8 <HAL_GetTick>
 80048a8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048aa:	e00b      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ac:	f7fe fc84 	bl	80031b8 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d902      	bls.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	74fb      	strb	r3, [r7, #19]
            break;
 80048c2:	e006      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048c4:	4b0c      	ldr	r3, [pc, #48]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d0ec      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80048d2:	7cfb      	ldrb	r3, [r7, #19]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d10c      	bne.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048d8:	4b07      	ldr	r3, [pc, #28]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048de:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e8:	4903      	ldr	r1, [pc, #12]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80048f0:	e008      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048f2:	7cfb      	ldrb	r3, [r7, #19]
 80048f4:	74bb      	strb	r3, [r7, #18]
 80048f6:	e005      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80048f8:	40021000 	.word	0x40021000
 80048fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004900:	7cfb      	ldrb	r3, [r7, #19]
 8004902:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004904:	7c7b      	ldrb	r3, [r7, #17]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d105      	bne.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800490a:	4ba0      	ldr	r3, [pc, #640]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800490c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800490e:	4a9f      	ldr	r2, [pc, #636]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004910:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004914:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00a      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004922:	4b9a      	ldr	r3, [pc, #616]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004928:	f023 0203 	bic.w	r2, r3, #3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004930:	4996      	ldr	r1, [pc, #600]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004932:	4313      	orrs	r3, r2
 8004934:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00a      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004944:	4b91      	ldr	r3, [pc, #580]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494a:	f023 020c 	bic.w	r2, r3, #12
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	498e      	ldr	r1, [pc, #568]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004954:	4313      	orrs	r3, r2
 8004956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0304 	and.w	r3, r3, #4
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00a      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004966:	4b89      	ldr	r3, [pc, #548]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800496c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004974:	4985      	ldr	r1, [pc, #532]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004976:	4313      	orrs	r3, r2
 8004978:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0308 	and.w	r3, r3, #8
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00a      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004988:	4b80      	ldr	r3, [pc, #512]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800498a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800498e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004996:	497d      	ldr	r1, [pc, #500]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0310 	and.w	r3, r3, #16
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00a      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049aa:	4b78      	ldr	r3, [pc, #480]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049b8:	4974      	ldr	r1, [pc, #464]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0320 	and.w	r3, r3, #32
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00a      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049cc:	4b6f      	ldr	r3, [pc, #444]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049da:	496c      	ldr	r1, [pc, #432]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00a      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049ee:	4b67      	ldr	r3, [pc, #412]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049fc:	4963      	ldr	r1, [pc, #396]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00a      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a10:	4b5e      	ldr	r3, [pc, #376]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a16:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a1e:	495b      	ldr	r1, [pc, #364]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00a      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a32:	4b56      	ldr	r3, [pc, #344]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a38:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a40:	4952      	ldr	r1, [pc, #328]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00a      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a54:	4b4d      	ldr	r3, [pc, #308]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a62:	494a      	ldr	r1, [pc, #296]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00a      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a76:	4b45      	ldr	r3, [pc, #276]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a84:	4941      	ldr	r1, [pc, #260]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d00a      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a98:	4b3c      	ldr	r3, [pc, #240]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a9e:	f023 0203 	bic.w	r2, r3, #3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aa6:	4939      	ldr	r1, [pc, #228]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d028      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004aba:	4b34      	ldr	r3, [pc, #208]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ac8:	4930      	ldr	r1, [pc, #192]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aca:	4313      	orrs	r3, r2
 8004acc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ad4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ad8:	d106      	bne.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ada:	4b2c      	ldr	r3, [pc, #176]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	4a2b      	ldr	r2, [pc, #172]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ae0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ae4:	60d3      	str	r3, [r2, #12]
 8004ae6:	e011      	b.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004af0:	d10c      	bne.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	3304      	adds	r3, #4
 8004af6:	2101      	movs	r1, #1
 8004af8:	4618      	mov	r0, r3
 8004afa:	f000 f8f9 	bl	8004cf0 <RCCEx_PLLSAI1_Config>
 8004afe:	4603      	mov	r3, r0
 8004b00:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b02:	7cfb      	ldrb	r3, [r7, #19]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d001      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004b08:	7cfb      	ldrb	r3, [r7, #19]
 8004b0a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d04d      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b20:	d108      	bne.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004b22:	4b1a      	ldr	r3, [pc, #104]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b28:	4a18      	ldr	r2, [pc, #96]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b2e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004b32:	e012      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004b34:	4b15      	ldr	r3, [pc, #84]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b3a:	4a14      	ldr	r2, [pc, #80]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b40:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004b44:	4b11      	ldr	r3, [pc, #68]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b4a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b52:	490e      	ldr	r1, [pc, #56]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b62:	d106      	bne.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b64:	4b09      	ldr	r3, [pc, #36]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	4a08      	ldr	r2, [pc, #32]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b6e:	60d3      	str	r3, [r2, #12]
 8004b70:	e020      	b.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b7a:	d109      	bne.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b7c:	4b03      	ldr	r3, [pc, #12]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	4a02      	ldr	r2, [pc, #8]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b86:	60d3      	str	r3, [r2, #12]
 8004b88:	e014      	b.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004b8a:	bf00      	nop
 8004b8c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b94:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b98:	d10c      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f000 f8a5 	bl	8004cf0 <RCCEx_PLLSAI1_Config>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004baa:	7cfb      	ldrb	r3, [r7, #19]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d001      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004bb0:	7cfb      	ldrb	r3, [r7, #19]
 8004bb2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d028      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bc6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bce:	4947      	ldr	r1, [pc, #284]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bde:	d106      	bne.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004be0:	4b42      	ldr	r3, [pc, #264]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	4a41      	ldr	r2, [pc, #260]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004be6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bea:	60d3      	str	r3, [r2, #12]
 8004bec:	e011      	b.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bf2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bf6:	d10c      	bne.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	3304      	adds	r3, #4
 8004bfc:	2101      	movs	r1, #1
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 f876 	bl	8004cf0 <RCCEx_PLLSAI1_Config>
 8004c04:	4603      	mov	r3, r0
 8004c06:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c08:	7cfb      	ldrb	r3, [r7, #19]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004c0e:	7cfb      	ldrb	r3, [r7, #19]
 8004c10:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d01e      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c1e:	4b33      	ldr	r3, [pc, #204]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c24:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c2e:	492f      	ldr	r1, [pc, #188]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c40:	d10c      	bne.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	3304      	adds	r3, #4
 8004c46:	2102      	movs	r1, #2
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f000 f851 	bl	8004cf0 <RCCEx_PLLSAI1_Config>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c52:	7cfb      	ldrb	r3, [r7, #19]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d001      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004c58:	7cfb      	ldrb	r3, [r7, #19]
 8004c5a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00b      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c68:	4b20      	ldr	r3, [pc, #128]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c6e:	f023 0204 	bic.w	r2, r3, #4
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c78:	491c      	ldr	r1, [pc, #112]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00b      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004c8c:	4b17      	ldr	r3, [pc, #92]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c92:	f023 0218 	bic.w	r2, r3, #24
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c9c:	4913      	ldr	r1, [pc, #76]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d017      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cc0:	490a      	ldr	r1, [pc, #40]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004cd2:	d105      	bne.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cd4:	4b05      	ldr	r3, [pc, #20]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	4a04      	ldr	r2, [pc, #16]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cde:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004ce0:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3718      	adds	r7, #24
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	40021000 	.word	0x40021000

08004cf0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cfe:	4b72      	ldr	r3, [pc, #456]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00e      	beq.n	8004d28 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d0a:	4b6f      	ldr	r3, [pc, #444]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	f003 0203 	and.w	r2, r3, #3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d103      	bne.n	8004d22 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
       ||
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d142      	bne.n	8004da8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	73fb      	strb	r3, [r7, #15]
 8004d26:	e03f      	b.n	8004da8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2b03      	cmp	r3, #3
 8004d2e:	d018      	beq.n	8004d62 <RCCEx_PLLSAI1_Config+0x72>
 8004d30:	2b03      	cmp	r3, #3
 8004d32:	d825      	bhi.n	8004d80 <RCCEx_PLLSAI1_Config+0x90>
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d002      	beq.n	8004d3e <RCCEx_PLLSAI1_Config+0x4e>
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d009      	beq.n	8004d50 <RCCEx_PLLSAI1_Config+0x60>
 8004d3c:	e020      	b.n	8004d80 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d3e:	4b62      	ldr	r3, [pc, #392]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d11d      	bne.n	8004d86 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d4e:	e01a      	b.n	8004d86 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d50:	4b5d      	ldr	r3, [pc, #372]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d116      	bne.n	8004d8a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d60:	e013      	b.n	8004d8a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d62:	4b59      	ldr	r3, [pc, #356]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10f      	bne.n	8004d8e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d6e:	4b56      	ldr	r3, [pc, #344]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d109      	bne.n	8004d8e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d7e:	e006      	b.n	8004d8e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	73fb      	strb	r3, [r7, #15]
      break;
 8004d84:	e004      	b.n	8004d90 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004d86:	bf00      	nop
 8004d88:	e002      	b.n	8004d90 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004d8a:	bf00      	nop
 8004d8c:	e000      	b.n	8004d90 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004d8e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d90:	7bfb      	ldrb	r3, [r7, #15]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d108      	bne.n	8004da8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004d96:	4b4c      	ldr	r3, [pc, #304]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	f023 0203 	bic.w	r2, r3, #3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4949      	ldr	r1, [pc, #292]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004da8:	7bfb      	ldrb	r3, [r7, #15]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	f040 8086 	bne.w	8004ebc <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004db0:	4b45      	ldr	r3, [pc, #276]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a44      	ldr	r2, [pc, #272]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004db6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004dba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dbc:	f7fe f9fc 	bl	80031b8 <HAL_GetTick>
 8004dc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004dc2:	e009      	b.n	8004dd8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004dc4:	f7fe f9f8 	bl	80031b8 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d902      	bls.n	8004dd8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	73fb      	strb	r3, [r7, #15]
        break;
 8004dd6:	e005      	b.n	8004de4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004dd8:	4b3b      	ldr	r3, [pc, #236]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1ef      	bne.n	8004dc4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004de4:	7bfb      	ldrb	r3, [r7, #15]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d168      	bne.n	8004ebc <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d113      	bne.n	8004e18 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004df0:	4b35      	ldr	r3, [pc, #212]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004df2:	691a      	ldr	r2, [r3, #16]
 8004df4:	4b35      	ldr	r3, [pc, #212]	@ (8004ecc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004df6:	4013      	ands	r3, r2
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	6892      	ldr	r2, [r2, #8]
 8004dfc:	0211      	lsls	r1, r2, #8
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	68d2      	ldr	r2, [r2, #12]
 8004e02:	06d2      	lsls	r2, r2, #27
 8004e04:	4311      	orrs	r1, r2
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	6852      	ldr	r2, [r2, #4]
 8004e0a:	3a01      	subs	r2, #1
 8004e0c:	0112      	lsls	r2, r2, #4
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	492d      	ldr	r1, [pc, #180]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	610b      	str	r3, [r1, #16]
 8004e16:	e02d      	b.n	8004e74 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d115      	bne.n	8004e4a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e1e:	4b2a      	ldr	r3, [pc, #168]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e20:	691a      	ldr	r2, [r3, #16]
 8004e22:	4b2b      	ldr	r3, [pc, #172]	@ (8004ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e24:	4013      	ands	r3, r2
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6892      	ldr	r2, [r2, #8]
 8004e2a:	0211      	lsls	r1, r2, #8
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	6912      	ldr	r2, [r2, #16]
 8004e30:	0852      	lsrs	r2, r2, #1
 8004e32:	3a01      	subs	r2, #1
 8004e34:	0552      	lsls	r2, r2, #21
 8004e36:	4311      	orrs	r1, r2
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	6852      	ldr	r2, [r2, #4]
 8004e3c:	3a01      	subs	r2, #1
 8004e3e:	0112      	lsls	r2, r2, #4
 8004e40:	430a      	orrs	r2, r1
 8004e42:	4921      	ldr	r1, [pc, #132]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e44:	4313      	orrs	r3, r2
 8004e46:	610b      	str	r3, [r1, #16]
 8004e48:	e014      	b.n	8004e74 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e4a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e4c:	691a      	ldr	r2, [r3, #16]
 8004e4e:	4b21      	ldr	r3, [pc, #132]	@ (8004ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e50:	4013      	ands	r3, r2
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	6892      	ldr	r2, [r2, #8]
 8004e56:	0211      	lsls	r1, r2, #8
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	6952      	ldr	r2, [r2, #20]
 8004e5c:	0852      	lsrs	r2, r2, #1
 8004e5e:	3a01      	subs	r2, #1
 8004e60:	0652      	lsls	r2, r2, #25
 8004e62:	4311      	orrs	r1, r2
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6852      	ldr	r2, [r2, #4]
 8004e68:	3a01      	subs	r2, #1
 8004e6a:	0112      	lsls	r2, r2, #4
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	4916      	ldr	r1, [pc, #88]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e74:	4b14      	ldr	r3, [pc, #80]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a13      	ldr	r2, [pc, #76]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e7e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e80:	f7fe f99a 	bl	80031b8 <HAL_GetTick>
 8004e84:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e86:	e009      	b.n	8004e9c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e88:	f7fe f996 	bl	80031b8 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d902      	bls.n	8004e9c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	73fb      	strb	r3, [r7, #15]
          break;
 8004e9a:	e005      	b.n	8004ea8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d0ef      	beq.n	8004e88 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004ea8:	7bfb      	ldrb	r3, [r7, #15]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d106      	bne.n	8004ebc <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004eae:	4b06      	ldr	r3, [pc, #24]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004eb0:	691a      	ldr	r2, [r3, #16]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	4904      	ldr	r1, [pc, #16]	@ (8004ec8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	07ff800f 	.word	0x07ff800f
 8004ed0:	ff9f800f 	.word	0xff9f800f
 8004ed4:	f9ff800f 	.word	0xf9ff800f

08004ed8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ee6:	4b72      	ldr	r3, [pc, #456]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	f003 0303 	and.w	r3, r3, #3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00e      	beq.n	8004f10 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004ef2:	4b6f      	ldr	r3, [pc, #444]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	f003 0203 	and.w	r2, r3, #3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d103      	bne.n	8004f0a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
       ||
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d142      	bne.n	8004f90 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	73fb      	strb	r3, [r7, #15]
 8004f0e:	e03f      	b.n	8004f90 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2b03      	cmp	r3, #3
 8004f16:	d018      	beq.n	8004f4a <RCCEx_PLLSAI2_Config+0x72>
 8004f18:	2b03      	cmp	r3, #3
 8004f1a:	d825      	bhi.n	8004f68 <RCCEx_PLLSAI2_Config+0x90>
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d002      	beq.n	8004f26 <RCCEx_PLLSAI2_Config+0x4e>
 8004f20:	2b02      	cmp	r3, #2
 8004f22:	d009      	beq.n	8004f38 <RCCEx_PLLSAI2_Config+0x60>
 8004f24:	e020      	b.n	8004f68 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f26:	4b62      	ldr	r3, [pc, #392]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0302 	and.w	r3, r3, #2
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d11d      	bne.n	8004f6e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f36:	e01a      	b.n	8004f6e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f38:	4b5d      	ldr	r3, [pc, #372]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d116      	bne.n	8004f72 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f48:	e013      	b.n	8004f72 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f4a:	4b59      	ldr	r3, [pc, #356]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10f      	bne.n	8004f76 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f56:	4b56      	ldr	r3, [pc, #344]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d109      	bne.n	8004f76 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f66:	e006      	b.n	8004f76 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f6c:	e004      	b.n	8004f78 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004f6e:	bf00      	nop
 8004f70:	e002      	b.n	8004f78 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004f72:	bf00      	nop
 8004f74:	e000      	b.n	8004f78 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004f76:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f78:	7bfb      	ldrb	r3, [r7, #15]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d108      	bne.n	8004f90 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004f7e:	4b4c      	ldr	r3, [pc, #304]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	f023 0203 	bic.w	r2, r3, #3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4949      	ldr	r1, [pc, #292]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	f040 8086 	bne.w	80050a4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f98:	4b45      	ldr	r3, [pc, #276]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a44      	ldr	r2, [pc, #272]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fa2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fa4:	f7fe f908 	bl	80031b8 <HAL_GetTick>
 8004fa8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004faa:	e009      	b.n	8004fc0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fac:	f7fe f904 	bl	80031b8 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d902      	bls.n	8004fc0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	73fb      	strb	r3, [r7, #15]
        break;
 8004fbe:	e005      	b.n	8004fcc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1ef      	bne.n	8004fac <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d168      	bne.n	80050a4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d113      	bne.n	8005000 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fd8:	4b35      	ldr	r3, [pc, #212]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fda:	695a      	ldr	r2, [r3, #20]
 8004fdc:	4b35      	ldr	r3, [pc, #212]	@ (80050b4 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	6892      	ldr	r2, [r2, #8]
 8004fe4:	0211      	lsls	r1, r2, #8
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	68d2      	ldr	r2, [r2, #12]
 8004fea:	06d2      	lsls	r2, r2, #27
 8004fec:	4311      	orrs	r1, r2
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	6852      	ldr	r2, [r2, #4]
 8004ff2:	3a01      	subs	r2, #1
 8004ff4:	0112      	lsls	r2, r2, #4
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	492d      	ldr	r1, [pc, #180]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	614b      	str	r3, [r1, #20]
 8004ffe:	e02d      	b.n	800505c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	2b01      	cmp	r3, #1
 8005004:	d115      	bne.n	8005032 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005006:	4b2a      	ldr	r3, [pc, #168]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005008:	695a      	ldr	r2, [r3, #20]
 800500a:	4b2b      	ldr	r3, [pc, #172]	@ (80050b8 <RCCEx_PLLSAI2_Config+0x1e0>)
 800500c:	4013      	ands	r3, r2
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	6892      	ldr	r2, [r2, #8]
 8005012:	0211      	lsls	r1, r2, #8
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	6912      	ldr	r2, [r2, #16]
 8005018:	0852      	lsrs	r2, r2, #1
 800501a:	3a01      	subs	r2, #1
 800501c:	0552      	lsls	r2, r2, #21
 800501e:	4311      	orrs	r1, r2
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	6852      	ldr	r2, [r2, #4]
 8005024:	3a01      	subs	r2, #1
 8005026:	0112      	lsls	r2, r2, #4
 8005028:	430a      	orrs	r2, r1
 800502a:	4921      	ldr	r1, [pc, #132]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800502c:	4313      	orrs	r3, r2
 800502e:	614b      	str	r3, [r1, #20]
 8005030:	e014      	b.n	800505c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005032:	4b1f      	ldr	r3, [pc, #124]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005034:	695a      	ldr	r2, [r3, #20]
 8005036:	4b21      	ldr	r3, [pc, #132]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1e4>)
 8005038:	4013      	ands	r3, r2
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	6892      	ldr	r2, [r2, #8]
 800503e:	0211      	lsls	r1, r2, #8
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	6952      	ldr	r2, [r2, #20]
 8005044:	0852      	lsrs	r2, r2, #1
 8005046:	3a01      	subs	r2, #1
 8005048:	0652      	lsls	r2, r2, #25
 800504a:	4311      	orrs	r1, r2
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	6852      	ldr	r2, [r2, #4]
 8005050:	3a01      	subs	r2, #1
 8005052:	0112      	lsls	r2, r2, #4
 8005054:	430a      	orrs	r2, r1
 8005056:	4916      	ldr	r1, [pc, #88]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005058:	4313      	orrs	r3, r2
 800505a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800505c:	4b14      	ldr	r3, [pc, #80]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a13      	ldr	r2, [pc, #76]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005062:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005066:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005068:	f7fe f8a6 	bl	80031b8 <HAL_GetTick>
 800506c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800506e:	e009      	b.n	8005084 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005070:	f7fe f8a2 	bl	80031b8 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	2b02      	cmp	r3, #2
 800507c:	d902      	bls.n	8005084 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	73fb      	strb	r3, [r7, #15]
          break;
 8005082:	e005      	b.n	8005090 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005084:	4b0a      	ldr	r3, [pc, #40]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d0ef      	beq.n	8005070 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005090:	7bfb      	ldrb	r3, [r7, #15]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d106      	bne.n	80050a4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005096:	4b06      	ldr	r3, [pc, #24]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005098:	695a      	ldr	r2, [r3, #20]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	4904      	ldr	r1, [pc, #16]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80050a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40021000 	.word	0x40021000
 80050b4:	07ff800f 	.word	0x07ff800f
 80050b8:	ff9f800f 	.word	0xff9f800f
 80050bc:	f9ff800f 	.word	0xf9ff800f

080050c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e095      	b.n	80051fe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d108      	bne.n	80050ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050e2:	d009      	beq.n	80050f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	61da      	str	r2, [r3, #28]
 80050ea:	e005      	b.n	80050f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005104:	b2db      	uxtb	r3, r3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d106      	bne.n	8005118 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7fc f9f0 	bl	80014f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800512e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005138:	d902      	bls.n	8005140 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800513a:	2300      	movs	r3, #0
 800513c:	60fb      	str	r3, [r7, #12]
 800513e:	e002      	b.n	8005146 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005140:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005144:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800514e:	d007      	beq.n	8005160 <HAL_SPI_Init+0xa0>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005158:	d002      	beq.n	8005160 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005170:	431a      	orrs	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	f003 0302 	and.w	r3, r3, #2
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	f003 0301 	and.w	r3, r3, #1
 8005184:	431a      	orrs	r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800518e:	431a      	orrs	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	69db      	ldr	r3, [r3, #28]
 8005194:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005198:	431a      	orrs	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051a2:	ea42 0103 	orr.w	r1, r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051aa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	0c1b      	lsrs	r3, r3, #16
 80051bc:	f003 0204 	and.w	r2, r3, #4
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c4:	f003 0310 	and.w	r3, r3, #16
 80051c8:	431a      	orrs	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051ce:	f003 0308 	and.w	r3, r3, #8
 80051d2:	431a      	orrs	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80051dc:	ea42 0103 	orr.w	r1, r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	430a      	orrs	r2, r1
 80051ec:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005206:	b580      	push	{r7, lr}
 8005208:	b088      	sub	sp, #32
 800520a:	af00      	add	r7, sp, #0
 800520c:	60f8      	str	r0, [r7, #12]
 800520e:	60b9      	str	r1, [r7, #8]
 8005210:	603b      	str	r3, [r7, #0]
 8005212:	4613      	mov	r3, r2
 8005214:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005216:	f7fd ffcf 	bl	80031b8 <HAL_GetTick>
 800521a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800521c:	88fb      	ldrh	r3, [r7, #6]
 800521e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b01      	cmp	r3, #1
 800522a:	d001      	beq.n	8005230 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800522c:	2302      	movs	r3, #2
 800522e:	e15c      	b.n	80054ea <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d002      	beq.n	800523c <HAL_SPI_Transmit+0x36>
 8005236:	88fb      	ldrh	r3, [r7, #6]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d101      	bne.n	8005240 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e154      	b.n	80054ea <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005246:	2b01      	cmp	r3, #1
 8005248:	d101      	bne.n	800524e <HAL_SPI_Transmit+0x48>
 800524a:	2302      	movs	r3, #2
 800524c:	e14d      	b.n	80054ea <HAL_SPI_Transmit+0x2e4>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2203      	movs	r2, #3
 800525a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	68ba      	ldr	r2, [r7, #8]
 8005268:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	88fa      	ldrh	r2, [r7, #6]
 800526e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	88fa      	ldrh	r2, [r7, #6]
 8005274:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052a0:	d10f      	bne.n	80052c2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052cc:	2b40      	cmp	r3, #64	@ 0x40
 80052ce:	d007      	beq.n	80052e0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80052e8:	d952      	bls.n	8005390 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d002      	beq.n	80052f8 <HAL_SPI_Transmit+0xf2>
 80052f2:	8b7b      	ldrh	r3, [r7, #26]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d145      	bne.n	8005384 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052fc:	881a      	ldrh	r2, [r3, #0]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005308:	1c9a      	adds	r2, r3, #2
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005312:	b29b      	uxth	r3, r3
 8005314:	3b01      	subs	r3, #1
 8005316:	b29a      	uxth	r2, r3
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800531c:	e032      	b.n	8005384 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f003 0302 	and.w	r3, r3, #2
 8005328:	2b02      	cmp	r3, #2
 800532a:	d112      	bne.n	8005352 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005330:	881a      	ldrh	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800533c:	1c9a      	adds	r2, r3, #2
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b01      	subs	r3, #1
 800534a:	b29a      	uxth	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005350:	e018      	b.n	8005384 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005352:	f7fd ff31 	bl	80031b8 <HAL_GetTick>
 8005356:	4602      	mov	r2, r0
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	429a      	cmp	r2, r3
 8005360:	d803      	bhi.n	800536a <HAL_SPI_Transmit+0x164>
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005368:	d102      	bne.n	8005370 <HAL_SPI_Transmit+0x16a>
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d109      	bne.n	8005384 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e0b2      	b.n	80054ea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005388:	b29b      	uxth	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1c7      	bne.n	800531e <HAL_SPI_Transmit+0x118>
 800538e:	e083      	b.n	8005498 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d002      	beq.n	800539e <HAL_SPI_Transmit+0x198>
 8005398:	8b7b      	ldrh	r3, [r7, #26]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d177      	bne.n	800548e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d912      	bls.n	80053ce <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ac:	881a      	ldrh	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b8:	1c9a      	adds	r2, r3, #2
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	3b02      	subs	r3, #2
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053cc:	e05f      	b.n	800548e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	330c      	adds	r3, #12
 80053d8:	7812      	ldrb	r2, [r2, #0]
 80053da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e0:	1c5a      	adds	r2, r3, #1
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	3b01      	subs	r3, #1
 80053ee:	b29a      	uxth	r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80053f4:	e04b      	b.n	800548e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b02      	cmp	r3, #2
 8005402:	d12b      	bne.n	800545c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005408:	b29b      	uxth	r3, r3
 800540a:	2b01      	cmp	r3, #1
 800540c:	d912      	bls.n	8005434 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005412:	881a      	ldrh	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800541e:	1c9a      	adds	r2, r3, #2
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005428:	b29b      	uxth	r3, r3
 800542a:	3b02      	subs	r3, #2
 800542c:	b29a      	uxth	r2, r3
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005432:	e02c      	b.n	800548e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	330c      	adds	r3, #12
 800543e:	7812      	ldrb	r2, [r2, #0]
 8005440:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005446:	1c5a      	adds	r2, r3, #1
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005450:	b29b      	uxth	r3, r3
 8005452:	3b01      	subs	r3, #1
 8005454:	b29a      	uxth	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800545a:	e018      	b.n	800548e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800545c:	f7fd feac 	bl	80031b8 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	683a      	ldr	r2, [r7, #0]
 8005468:	429a      	cmp	r2, r3
 800546a:	d803      	bhi.n	8005474 <HAL_SPI_Transmit+0x26e>
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005472:	d102      	bne.n	800547a <HAL_SPI_Transmit+0x274>
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d109      	bne.n	800548e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2201      	movs	r2, #1
 800547e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e02d      	b.n	80054ea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005492:	b29b      	uxth	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1ae      	bne.n	80053f6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005498:	69fa      	ldr	r2, [r7, #28]
 800549a:	6839      	ldr	r1, [r7, #0]
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f000 f947 	bl	8005730 <SPI_EndRxTxTransaction>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d002      	beq.n	80054ae <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2220      	movs	r2, #32
 80054ac:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10a      	bne.n	80054cc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054b6:	2300      	movs	r3, #0
 80054b8:	617b      	str	r3, [r7, #20]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	617b      	str	r3, [r7, #20]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	617b      	str	r3, [r7, #20]
 80054ca:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d001      	beq.n	80054e8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e000      	b.n	80054ea <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80054e8:	2300      	movs	r3, #0
  }
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
	...

080054f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b088      	sub	sp, #32
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	603b      	str	r3, [r7, #0]
 8005500:	4613      	mov	r3, r2
 8005502:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005504:	f7fd fe58 	bl	80031b8 <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800550c:	1a9b      	subs	r3, r3, r2
 800550e:	683a      	ldr	r2, [r7, #0]
 8005510:	4413      	add	r3, r2
 8005512:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005514:	f7fd fe50 	bl	80031b8 <HAL_GetTick>
 8005518:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800551a:	4b39      	ldr	r3, [pc, #228]	@ (8005600 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	015b      	lsls	r3, r3, #5
 8005520:	0d1b      	lsrs	r3, r3, #20
 8005522:	69fa      	ldr	r2, [r7, #28]
 8005524:	fb02 f303 	mul.w	r3, r2, r3
 8005528:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800552a:	e054      	b.n	80055d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005532:	d050      	beq.n	80055d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005534:	f7fd fe40 	bl	80031b8 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	69fa      	ldr	r2, [r7, #28]
 8005540:	429a      	cmp	r2, r3
 8005542:	d902      	bls.n	800554a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d13d      	bne.n	80055c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005558:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005562:	d111      	bne.n	8005588 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800556c:	d004      	beq.n	8005578 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005576:	d107      	bne.n	8005588 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005586:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800558c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005590:	d10f      	bne.n	80055b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055a0:	601a      	str	r2, [r3, #0]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e017      	b.n	80055f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055cc:	2300      	movs	r3, #0
 80055ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	3b01      	subs	r3, #1
 80055d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	689a      	ldr	r2, [r3, #8]
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	4013      	ands	r3, r2
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	bf0c      	ite	eq
 80055e6:	2301      	moveq	r3, #1
 80055e8:	2300      	movne	r3, #0
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	461a      	mov	r2, r3
 80055ee:	79fb      	ldrb	r3, [r7, #7]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d19b      	bne.n	800552c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3720      	adds	r7, #32
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	20040000 	.word	0x20040000

08005604 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b08a      	sub	sp, #40	@ 0x28
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
 8005610:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005612:	2300      	movs	r3, #0
 8005614:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005616:	f7fd fdcf 	bl	80031b8 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800561e:	1a9b      	subs	r3, r3, r2
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	4413      	add	r3, r2
 8005624:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005626:	f7fd fdc7 	bl	80031b8 <HAL_GetTick>
 800562a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	330c      	adds	r3, #12
 8005632:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005634:	4b3d      	ldr	r3, [pc, #244]	@ (800572c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	4613      	mov	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4413      	add	r3, r2
 800563e:	00da      	lsls	r2, r3, #3
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	0d1b      	lsrs	r3, r3, #20
 8005644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005646:	fb02 f303 	mul.w	r3, r2, r3
 800564a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800564c:	e060      	b.n	8005710 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005654:	d107      	bne.n	8005666 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d104      	bne.n	8005666 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	b2db      	uxtb	r3, r3
 8005662:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005664:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800566c:	d050      	beq.n	8005710 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800566e:	f7fd fda3 	bl	80031b8 <HAL_GetTick>
 8005672:	4602      	mov	r2, r0
 8005674:	6a3b      	ldr	r3, [r7, #32]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800567a:	429a      	cmp	r2, r3
 800567c:	d902      	bls.n	8005684 <SPI_WaitFifoStateUntilTimeout+0x80>
 800567e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005680:	2b00      	cmp	r3, #0
 8005682:	d13d      	bne.n	8005700 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005692:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800569c:	d111      	bne.n	80056c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056a6:	d004      	beq.n	80056b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056b0:	d107      	bne.n	80056c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056ca:	d10f      	bne.n	80056ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056da:	601a      	str	r2, [r3, #0]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e010      	b.n	8005722 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d101      	bne.n	800570a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005706:	2300      	movs	r3, #0
 8005708:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800570a:	69bb      	ldr	r3, [r7, #24]
 800570c:	3b01      	subs	r3, #1
 800570e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689a      	ldr	r2, [r3, #8]
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	4013      	ands	r3, r2
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	429a      	cmp	r2, r3
 800571e:	d196      	bne.n	800564e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3728      	adds	r7, #40	@ 0x28
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	20040000 	.word	0x20040000

08005730 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b086      	sub	sp, #24
 8005734:	af02      	add	r7, sp, #8
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	2200      	movs	r2, #0
 8005744:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f7ff ff5b 	bl	8005604 <SPI_WaitFifoStateUntilTimeout>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d007      	beq.n	8005764 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005758:	f043 0220 	orr.w	r2, r3, #32
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005760:	2303      	movs	r3, #3
 8005762:	e027      	b.n	80057b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	9300      	str	r3, [sp, #0]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	2200      	movs	r2, #0
 800576c:	2180      	movs	r1, #128	@ 0x80
 800576e:	68f8      	ldr	r0, [r7, #12]
 8005770:	f7ff fec0 	bl	80054f4 <SPI_WaitFlagStateUntilTimeout>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d007      	beq.n	800578a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800577e:	f043 0220 	orr.w	r2, r3, #32
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e014      	b.n	80057b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	2200      	movs	r2, #0
 8005792:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f7ff ff34 	bl	8005604 <SPI_WaitFifoStateUntilTimeout>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d007      	beq.n	80057b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057a6:	f043 0220 	orr.w	r2, r3, #32
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e000      	b.n	80057b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}

080057bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e042      	b.n	8005854 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d106      	bne.n	80057e6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f7fc fbd7 	bl	8001f94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2224      	movs	r2, #36	@ 0x24
 80057ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f022 0201 	bic.w	r2, r2, #1
 80057fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005802:	2b00      	cmp	r3, #0
 8005804:	d002      	beq.n	800580c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fbb2 	bl	8005f70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 f8b3 	bl	8005978 <UART_SetConfig>
 8005812:	4603      	mov	r3, r0
 8005814:	2b01      	cmp	r3, #1
 8005816:	d101      	bne.n	800581c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e01b      	b.n	8005854 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	685a      	ldr	r2, [r3, #4]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800582a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	689a      	ldr	r2, [r3, #8]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800583a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f042 0201 	orr.w	r2, r2, #1
 800584a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 fc31 	bl	80060b4 <UART_CheckIdleState>
 8005852:	4603      	mov	r3, r0
}
 8005854:	4618      	mov	r0, r3
 8005856:	3708      	adds	r7, #8
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b08a      	sub	sp, #40	@ 0x28
 8005860:	af02      	add	r7, sp, #8
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	603b      	str	r3, [r7, #0]
 8005868:	4613      	mov	r3, r2
 800586a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005872:	2b20      	cmp	r3, #32
 8005874:	d17b      	bne.n	800596e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d002      	beq.n	8005882 <HAL_UART_Transmit+0x26>
 800587c:	88fb      	ldrh	r3, [r7, #6]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e074      	b.n	8005970 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2221      	movs	r2, #33	@ 0x21
 8005892:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005896:	f7fd fc8f 	bl	80031b8 <HAL_GetTick>
 800589a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	88fa      	ldrh	r2, [r7, #6]
 80058a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	88fa      	ldrh	r2, [r7, #6]
 80058a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058b4:	d108      	bne.n	80058c8 <HAL_UART_Transmit+0x6c>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d104      	bne.n	80058c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80058be:	2300      	movs	r3, #0
 80058c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	61bb      	str	r3, [r7, #24]
 80058c6:	e003      	b.n	80058d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058cc:	2300      	movs	r3, #0
 80058ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80058d0:	e030      	b.n	8005934 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	2200      	movs	r2, #0
 80058da:	2180      	movs	r1, #128	@ 0x80
 80058dc:	68f8      	ldr	r0, [r7, #12]
 80058de:	f000 fc93 	bl	8006208 <UART_WaitOnFlagUntilTimeout>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d005      	beq.n	80058f4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	e03d      	b.n	8005970 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10b      	bne.n	8005912 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	881a      	ldrh	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005906:	b292      	uxth	r2, r2
 8005908:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	3302      	adds	r3, #2
 800590e:	61bb      	str	r3, [r7, #24]
 8005910:	e007      	b.n	8005922 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	781a      	ldrb	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	3301      	adds	r3, #1
 8005920:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005928:	b29b      	uxth	r3, r3
 800592a:	3b01      	subs	r3, #1
 800592c:	b29a      	uxth	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800593a:	b29b      	uxth	r3, r3
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1c8      	bne.n	80058d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	2200      	movs	r2, #0
 8005948:	2140      	movs	r1, #64	@ 0x40
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f000 fc5c 	bl	8006208 <UART_WaitOnFlagUntilTimeout>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d005      	beq.n	8005962 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2220      	movs	r2, #32
 800595a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e006      	b.n	8005970 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2220      	movs	r2, #32
 8005966:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800596a:	2300      	movs	r3, #0
 800596c:	e000      	b.n	8005970 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800596e:	2302      	movs	r3, #2
  }
}
 8005970:	4618      	mov	r0, r3
 8005972:	3720      	adds	r7, #32
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005978:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800597c:	b08c      	sub	sp, #48	@ 0x30
 800597e:	af00      	add	r7, sp, #0
 8005980:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005982:	2300      	movs	r3, #0
 8005984:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	431a      	orrs	r2, r3
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	431a      	orrs	r2, r3
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	69db      	ldr	r3, [r3, #28]
 800599c:	4313      	orrs	r3, r2
 800599e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	4baa      	ldr	r3, [pc, #680]	@ (8005c50 <UART_SetConfig+0x2d8>)
 80059a8:	4013      	ands	r3, r2
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	6812      	ldr	r2, [r2, #0]
 80059ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059b0:	430b      	orrs	r3, r1
 80059b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	68da      	ldr	r2, [r3, #12]
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	430a      	orrs	r2, r1
 80059c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a9f      	ldr	r2, [pc, #636]	@ (8005c54 <UART_SetConfig+0x2dc>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d004      	beq.n	80059e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059e0:	4313      	orrs	r3, r2
 80059e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80059ee:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80059f2:	697a      	ldr	r2, [r7, #20]
 80059f4:	6812      	ldr	r2, [r2, #0]
 80059f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059f8:	430b      	orrs	r3, r1
 80059fa:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a02:	f023 010f 	bic.w	r1, r3, #15
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	430a      	orrs	r2, r1
 8005a10:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a90      	ldr	r2, [pc, #576]	@ (8005c58 <UART_SetConfig+0x2e0>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d125      	bne.n	8005a68 <UART_SetConfig+0xf0>
 8005a1c:	4b8f      	ldr	r3, [pc, #572]	@ (8005c5c <UART_SetConfig+0x2e4>)
 8005a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a22:	f003 0303 	and.w	r3, r3, #3
 8005a26:	2b03      	cmp	r3, #3
 8005a28:	d81a      	bhi.n	8005a60 <UART_SetConfig+0xe8>
 8005a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8005a30 <UART_SetConfig+0xb8>)
 8005a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a30:	08005a41 	.word	0x08005a41
 8005a34:	08005a51 	.word	0x08005a51
 8005a38:	08005a49 	.word	0x08005a49
 8005a3c:	08005a59 	.word	0x08005a59
 8005a40:	2301      	movs	r3, #1
 8005a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a46:	e116      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a4e:	e112      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005a50:	2304      	movs	r3, #4
 8005a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a56:	e10e      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005a58:	2308      	movs	r3, #8
 8005a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a5e:	e10a      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005a60:	2310      	movs	r3, #16
 8005a62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a66:	e106      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a7c      	ldr	r2, [pc, #496]	@ (8005c60 <UART_SetConfig+0x2e8>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d138      	bne.n	8005ae4 <UART_SetConfig+0x16c>
 8005a72:	4b7a      	ldr	r3, [pc, #488]	@ (8005c5c <UART_SetConfig+0x2e4>)
 8005a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a78:	f003 030c 	and.w	r3, r3, #12
 8005a7c:	2b0c      	cmp	r3, #12
 8005a7e:	d82d      	bhi.n	8005adc <UART_SetConfig+0x164>
 8005a80:	a201      	add	r2, pc, #4	@ (adr r2, 8005a88 <UART_SetConfig+0x110>)
 8005a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a86:	bf00      	nop
 8005a88:	08005abd 	.word	0x08005abd
 8005a8c:	08005add 	.word	0x08005add
 8005a90:	08005add 	.word	0x08005add
 8005a94:	08005add 	.word	0x08005add
 8005a98:	08005acd 	.word	0x08005acd
 8005a9c:	08005add 	.word	0x08005add
 8005aa0:	08005add 	.word	0x08005add
 8005aa4:	08005add 	.word	0x08005add
 8005aa8:	08005ac5 	.word	0x08005ac5
 8005aac:	08005add 	.word	0x08005add
 8005ab0:	08005add 	.word	0x08005add
 8005ab4:	08005add 	.word	0x08005add
 8005ab8:	08005ad5 	.word	0x08005ad5
 8005abc:	2300      	movs	r3, #0
 8005abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ac2:	e0d8      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005aca:	e0d4      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005acc:	2304      	movs	r3, #4
 8005ace:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ad2:	e0d0      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005ad4:	2308      	movs	r3, #8
 8005ad6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ada:	e0cc      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005adc:	2310      	movs	r3, #16
 8005ade:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ae2:	e0c8      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a5e      	ldr	r2, [pc, #376]	@ (8005c64 <UART_SetConfig+0x2ec>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d125      	bne.n	8005b3a <UART_SetConfig+0x1c2>
 8005aee:	4b5b      	ldr	r3, [pc, #364]	@ (8005c5c <UART_SetConfig+0x2e4>)
 8005af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005af8:	2b30      	cmp	r3, #48	@ 0x30
 8005afa:	d016      	beq.n	8005b2a <UART_SetConfig+0x1b2>
 8005afc:	2b30      	cmp	r3, #48	@ 0x30
 8005afe:	d818      	bhi.n	8005b32 <UART_SetConfig+0x1ba>
 8005b00:	2b20      	cmp	r3, #32
 8005b02:	d00a      	beq.n	8005b1a <UART_SetConfig+0x1a2>
 8005b04:	2b20      	cmp	r3, #32
 8005b06:	d814      	bhi.n	8005b32 <UART_SetConfig+0x1ba>
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d002      	beq.n	8005b12 <UART_SetConfig+0x19a>
 8005b0c:	2b10      	cmp	r3, #16
 8005b0e:	d008      	beq.n	8005b22 <UART_SetConfig+0x1aa>
 8005b10:	e00f      	b.n	8005b32 <UART_SetConfig+0x1ba>
 8005b12:	2300      	movs	r3, #0
 8005b14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b18:	e0ad      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b20:	e0a9      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b22:	2304      	movs	r3, #4
 8005b24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b28:	e0a5      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b2a:	2308      	movs	r3, #8
 8005b2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b30:	e0a1      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b32:	2310      	movs	r3, #16
 8005b34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b38:	e09d      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a4a      	ldr	r2, [pc, #296]	@ (8005c68 <UART_SetConfig+0x2f0>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d125      	bne.n	8005b90 <UART_SetConfig+0x218>
 8005b44:	4b45      	ldr	r3, [pc, #276]	@ (8005c5c <UART_SetConfig+0x2e4>)
 8005b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b4a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005b4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b50:	d016      	beq.n	8005b80 <UART_SetConfig+0x208>
 8005b52:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b54:	d818      	bhi.n	8005b88 <UART_SetConfig+0x210>
 8005b56:	2b80      	cmp	r3, #128	@ 0x80
 8005b58:	d00a      	beq.n	8005b70 <UART_SetConfig+0x1f8>
 8005b5a:	2b80      	cmp	r3, #128	@ 0x80
 8005b5c:	d814      	bhi.n	8005b88 <UART_SetConfig+0x210>
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d002      	beq.n	8005b68 <UART_SetConfig+0x1f0>
 8005b62:	2b40      	cmp	r3, #64	@ 0x40
 8005b64:	d008      	beq.n	8005b78 <UART_SetConfig+0x200>
 8005b66:	e00f      	b.n	8005b88 <UART_SetConfig+0x210>
 8005b68:	2300      	movs	r3, #0
 8005b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b6e:	e082      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b70:	2302      	movs	r3, #2
 8005b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b76:	e07e      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b78:	2304      	movs	r3, #4
 8005b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b7e:	e07a      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b80:	2308      	movs	r3, #8
 8005b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b86:	e076      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b88:	2310      	movs	r3, #16
 8005b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b8e:	e072      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a35      	ldr	r2, [pc, #212]	@ (8005c6c <UART_SetConfig+0x2f4>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d12a      	bne.n	8005bf0 <UART_SetConfig+0x278>
 8005b9a:	4b30      	ldr	r3, [pc, #192]	@ (8005c5c <UART_SetConfig+0x2e4>)
 8005b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ba4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ba8:	d01a      	beq.n	8005be0 <UART_SetConfig+0x268>
 8005baa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bae:	d81b      	bhi.n	8005be8 <UART_SetConfig+0x270>
 8005bb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bb4:	d00c      	beq.n	8005bd0 <UART_SetConfig+0x258>
 8005bb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bba:	d815      	bhi.n	8005be8 <UART_SetConfig+0x270>
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d003      	beq.n	8005bc8 <UART_SetConfig+0x250>
 8005bc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bc4:	d008      	beq.n	8005bd8 <UART_SetConfig+0x260>
 8005bc6:	e00f      	b.n	8005be8 <UART_SetConfig+0x270>
 8005bc8:	2300      	movs	r3, #0
 8005bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bce:	e052      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bd6:	e04e      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005bd8:	2304      	movs	r3, #4
 8005bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bde:	e04a      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005be0:	2308      	movs	r3, #8
 8005be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005be6:	e046      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005be8:	2310      	movs	r3, #16
 8005bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bee:	e042      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a17      	ldr	r2, [pc, #92]	@ (8005c54 <UART_SetConfig+0x2dc>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d13a      	bne.n	8005c70 <UART_SetConfig+0x2f8>
 8005bfa:	4b18      	ldr	r3, [pc, #96]	@ (8005c5c <UART_SetConfig+0x2e4>)
 8005bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c00:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005c04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c08:	d01a      	beq.n	8005c40 <UART_SetConfig+0x2c8>
 8005c0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c0e:	d81b      	bhi.n	8005c48 <UART_SetConfig+0x2d0>
 8005c10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c14:	d00c      	beq.n	8005c30 <UART_SetConfig+0x2b8>
 8005c16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c1a:	d815      	bhi.n	8005c48 <UART_SetConfig+0x2d0>
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d003      	beq.n	8005c28 <UART_SetConfig+0x2b0>
 8005c20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c24:	d008      	beq.n	8005c38 <UART_SetConfig+0x2c0>
 8005c26:	e00f      	b.n	8005c48 <UART_SetConfig+0x2d0>
 8005c28:	2300      	movs	r3, #0
 8005c2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c2e:	e022      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005c30:	2302      	movs	r3, #2
 8005c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c36:	e01e      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005c38:	2304      	movs	r3, #4
 8005c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c3e:	e01a      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005c40:	2308      	movs	r3, #8
 8005c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c46:	e016      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005c48:	2310      	movs	r3, #16
 8005c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c4e:	e012      	b.n	8005c76 <UART_SetConfig+0x2fe>
 8005c50:	cfff69f3 	.word	0xcfff69f3
 8005c54:	40008000 	.word	0x40008000
 8005c58:	40013800 	.word	0x40013800
 8005c5c:	40021000 	.word	0x40021000
 8005c60:	40004400 	.word	0x40004400
 8005c64:	40004800 	.word	0x40004800
 8005c68:	40004c00 	.word	0x40004c00
 8005c6c:	40005000 	.word	0x40005000
 8005c70:	2310      	movs	r3, #16
 8005c72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4aae      	ldr	r2, [pc, #696]	@ (8005f34 <UART_SetConfig+0x5bc>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	f040 8097 	bne.w	8005db0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c82:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005c86:	2b08      	cmp	r3, #8
 8005c88:	d823      	bhi.n	8005cd2 <UART_SetConfig+0x35a>
 8005c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c90 <UART_SetConfig+0x318>)
 8005c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c90:	08005cb5 	.word	0x08005cb5
 8005c94:	08005cd3 	.word	0x08005cd3
 8005c98:	08005cbd 	.word	0x08005cbd
 8005c9c:	08005cd3 	.word	0x08005cd3
 8005ca0:	08005cc3 	.word	0x08005cc3
 8005ca4:	08005cd3 	.word	0x08005cd3
 8005ca8:	08005cd3 	.word	0x08005cd3
 8005cac:	08005cd3 	.word	0x08005cd3
 8005cb0:	08005ccb 	.word	0x08005ccb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cb4:	f7fe fc00 	bl	80044b8 <HAL_RCC_GetPCLK1Freq>
 8005cb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cba:	e010      	b.n	8005cde <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cbc:	4b9e      	ldr	r3, [pc, #632]	@ (8005f38 <UART_SetConfig+0x5c0>)
 8005cbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005cc0:	e00d      	b.n	8005cde <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cc2:	f7fe fb61 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 8005cc6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cc8:	e009      	b.n	8005cde <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005cd0:	e005      	b.n	8005cde <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005cdc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f000 8130 	beq.w	8005f46 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cea:	4a94      	ldr	r2, [pc, #592]	@ (8005f3c <UART_SetConfig+0x5c4>)
 8005cec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf4:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cf8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	005b      	lsls	r3, r3, #1
 8005d02:	4413      	add	r3, r2
 8005d04:	69ba      	ldr	r2, [r7, #24]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d305      	bcc.n	8005d16 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d10:	69ba      	ldr	r2, [r7, #24]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d903      	bls.n	8005d1e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005d1c:	e113      	b.n	8005f46 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d20:	2200      	movs	r2, #0
 8005d22:	60bb      	str	r3, [r7, #8]
 8005d24:	60fa      	str	r2, [r7, #12]
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2a:	4a84      	ldr	r2, [pc, #528]	@ (8005f3c <UART_SetConfig+0x5c4>)
 8005d2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	2200      	movs	r2, #0
 8005d34:	603b      	str	r3, [r7, #0]
 8005d36:	607a      	str	r2, [r7, #4]
 8005d38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d3c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005d40:	f7fa ff4a 	bl	8000bd8 <__aeabi_uldivmod>
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
 8005d48:	4610      	mov	r0, r2
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	f04f 0200 	mov.w	r2, #0
 8005d50:	f04f 0300 	mov.w	r3, #0
 8005d54:	020b      	lsls	r3, r1, #8
 8005d56:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d5a:	0202      	lsls	r2, r0, #8
 8005d5c:	6979      	ldr	r1, [r7, #20]
 8005d5e:	6849      	ldr	r1, [r1, #4]
 8005d60:	0849      	lsrs	r1, r1, #1
 8005d62:	2000      	movs	r0, #0
 8005d64:	460c      	mov	r4, r1
 8005d66:	4605      	mov	r5, r0
 8005d68:	eb12 0804 	adds.w	r8, r2, r4
 8005d6c:	eb43 0905 	adc.w	r9, r3, r5
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	469a      	mov	sl, r3
 8005d78:	4693      	mov	fp, r2
 8005d7a:	4652      	mov	r2, sl
 8005d7c:	465b      	mov	r3, fp
 8005d7e:	4640      	mov	r0, r8
 8005d80:	4649      	mov	r1, r9
 8005d82:	f7fa ff29 	bl	8000bd8 <__aeabi_uldivmod>
 8005d86:	4602      	mov	r2, r0
 8005d88:	460b      	mov	r3, r1
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d8e:	6a3b      	ldr	r3, [r7, #32]
 8005d90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d94:	d308      	bcc.n	8005da8 <UART_SetConfig+0x430>
 8005d96:	6a3b      	ldr	r3, [r7, #32]
 8005d98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d9c:	d204      	bcs.n	8005da8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	6a3a      	ldr	r2, [r7, #32]
 8005da4:	60da      	str	r2, [r3, #12]
 8005da6:	e0ce      	b.n	8005f46 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005dae:	e0ca      	b.n	8005f46 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	69db      	ldr	r3, [r3, #28]
 8005db4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005db8:	d166      	bne.n	8005e88 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005dba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005dbe:	2b08      	cmp	r3, #8
 8005dc0:	d827      	bhi.n	8005e12 <UART_SetConfig+0x49a>
 8005dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8005dc8 <UART_SetConfig+0x450>)
 8005dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dc8:	08005ded 	.word	0x08005ded
 8005dcc:	08005df5 	.word	0x08005df5
 8005dd0:	08005dfd 	.word	0x08005dfd
 8005dd4:	08005e13 	.word	0x08005e13
 8005dd8:	08005e03 	.word	0x08005e03
 8005ddc:	08005e13 	.word	0x08005e13
 8005de0:	08005e13 	.word	0x08005e13
 8005de4:	08005e13 	.word	0x08005e13
 8005de8:	08005e0b 	.word	0x08005e0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dec:	f7fe fb64 	bl	80044b8 <HAL_RCC_GetPCLK1Freq>
 8005df0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005df2:	e014      	b.n	8005e1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005df4:	f7fe fb76 	bl	80044e4 <HAL_RCC_GetPCLK2Freq>
 8005df8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dfa:	e010      	b.n	8005e1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dfc:	4b4e      	ldr	r3, [pc, #312]	@ (8005f38 <UART_SetConfig+0x5c0>)
 8005dfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e00:	e00d      	b.n	8005e1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e02:	f7fe fac1 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 8005e06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e08:	e009      	b.n	8005e1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e10:	e005      	b.n	8005e1e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005e12:	2300      	movs	r3, #0
 8005e14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005e1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	f000 8090 	beq.w	8005f46 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2a:	4a44      	ldr	r2, [pc, #272]	@ (8005f3c <UART_SetConfig+0x5c4>)
 8005e2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e30:	461a      	mov	r2, r3
 8005e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e34:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e38:	005a      	lsls	r2, r3, #1
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	085b      	lsrs	r3, r3, #1
 8005e40:	441a      	add	r2, r3
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e4a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e4c:	6a3b      	ldr	r3, [r7, #32]
 8005e4e:	2b0f      	cmp	r3, #15
 8005e50:	d916      	bls.n	8005e80 <UART_SetConfig+0x508>
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e58:	d212      	bcs.n	8005e80 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e5a:	6a3b      	ldr	r3, [r7, #32]
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	f023 030f 	bic.w	r3, r3, #15
 8005e62:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e64:	6a3b      	ldr	r3, [r7, #32]
 8005e66:	085b      	lsrs	r3, r3, #1
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	f003 0307 	and.w	r3, r3, #7
 8005e6e:	b29a      	uxth	r2, r3
 8005e70:	8bfb      	ldrh	r3, [r7, #30]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	8bfa      	ldrh	r2, [r7, #30]
 8005e7c:	60da      	str	r2, [r3, #12]
 8005e7e:	e062      	b.n	8005f46 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e86:	e05e      	b.n	8005f46 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e88:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e8c:	2b08      	cmp	r3, #8
 8005e8e:	d828      	bhi.n	8005ee2 <UART_SetConfig+0x56a>
 8005e90:	a201      	add	r2, pc, #4	@ (adr r2, 8005e98 <UART_SetConfig+0x520>)
 8005e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e96:	bf00      	nop
 8005e98:	08005ebd 	.word	0x08005ebd
 8005e9c:	08005ec5 	.word	0x08005ec5
 8005ea0:	08005ecd 	.word	0x08005ecd
 8005ea4:	08005ee3 	.word	0x08005ee3
 8005ea8:	08005ed3 	.word	0x08005ed3
 8005eac:	08005ee3 	.word	0x08005ee3
 8005eb0:	08005ee3 	.word	0x08005ee3
 8005eb4:	08005ee3 	.word	0x08005ee3
 8005eb8:	08005edb 	.word	0x08005edb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ebc:	f7fe fafc 	bl	80044b8 <HAL_RCC_GetPCLK1Freq>
 8005ec0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ec2:	e014      	b.n	8005eee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ec4:	f7fe fb0e 	bl	80044e4 <HAL_RCC_GetPCLK2Freq>
 8005ec8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005eca:	e010      	b.n	8005eee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8005f38 <UART_SetConfig+0x5c0>)
 8005ece:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ed0:	e00d      	b.n	8005eee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ed2:	f7fe fa59 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 8005ed6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ed8:	e009      	b.n	8005eee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005eda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ede:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ee0:	e005      	b.n	8005eee <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005eec:	bf00      	nop
    }

    if (pclk != 0U)
 8005eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d028      	beq.n	8005f46 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	4a10      	ldr	r2, [pc, #64]	@ (8005f3c <UART_SetConfig+0x5c4>)
 8005efa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005efe:	461a      	mov	r2, r3
 8005f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f02:	fbb3 f2f2 	udiv	r2, r3, r2
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	085b      	lsrs	r3, r3, #1
 8005f0c:	441a      	add	r2, r3
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f16:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	2b0f      	cmp	r3, #15
 8005f1c:	d910      	bls.n	8005f40 <UART_SetConfig+0x5c8>
 8005f1e:	6a3b      	ldr	r3, [r7, #32]
 8005f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f24:	d20c      	bcs.n	8005f40 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f26:	6a3b      	ldr	r3, [r7, #32]
 8005f28:	b29a      	uxth	r2, r3
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	60da      	str	r2, [r3, #12]
 8005f30:	e009      	b.n	8005f46 <UART_SetConfig+0x5ce>
 8005f32:	bf00      	nop
 8005f34:	40008000 	.word	0x40008000
 8005f38:	00f42400 	.word	0x00f42400
 8005f3c:	0800f038 	.word	0x0800f038
      }
      else
      {
        ret = HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005f62:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3730      	adds	r7, #48	@ 0x30
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005f70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f7c:	f003 0308 	and.w	r3, r3, #8
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d00a      	beq.n	8005f9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	430a      	orrs	r2, r1
 8005f98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00a      	beq.n	8005fbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc0:	f003 0302 	and.w	r3, r3, #2
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00a      	beq.n	8005fde <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fe2:	f003 0304 	and.w	r3, r3, #4
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00a      	beq.n	8006000 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006004:	f003 0310 	and.w	r3, r3, #16
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00a      	beq.n	8006022 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006026:	f003 0320 	and.w	r3, r3, #32
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	430a      	orrs	r2, r1
 8006042:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800604c:	2b00      	cmp	r3, #0
 800604e:	d01a      	beq.n	8006086 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	430a      	orrs	r2, r1
 8006064:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800606a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800606e:	d10a      	bne.n	8006086 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	430a      	orrs	r2, r1
 8006084:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00a      	beq.n	80060a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	430a      	orrs	r2, r1
 80060a6:	605a      	str	r2, [r3, #4]
  }
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b098      	sub	sp, #96	@ 0x60
 80060b8:	af02      	add	r7, sp, #8
 80060ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060c4:	f7fd f878 	bl	80031b8 <HAL_GetTick>
 80060c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0308 	and.w	r3, r3, #8
 80060d4:	2b08      	cmp	r3, #8
 80060d6:	d12f      	bne.n	8006138 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060dc:	9300      	str	r3, [sp, #0]
 80060de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060e0:	2200      	movs	r2, #0
 80060e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f88e 	bl	8006208 <UART_WaitOnFlagUntilTimeout>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d022      	beq.n	8006138 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060fa:	e853 3f00 	ldrex	r3, [r3]
 80060fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006102:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006106:	653b      	str	r3, [r7, #80]	@ 0x50
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	461a      	mov	r2, r3
 800610e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006110:	647b      	str	r3, [r7, #68]	@ 0x44
 8006112:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006114:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006116:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006118:	e841 2300 	strex	r3, r2, [r1]
 800611c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800611e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006120:	2b00      	cmp	r3, #0
 8006122:	d1e6      	bne.n	80060f2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2220      	movs	r2, #32
 8006128:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006134:	2303      	movs	r3, #3
 8006136:	e063      	b.n	8006200 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0304 	and.w	r3, r3, #4
 8006142:	2b04      	cmp	r3, #4
 8006144:	d149      	bne.n	80061da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006146:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800614a:	9300      	str	r3, [sp, #0]
 800614c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800614e:	2200      	movs	r2, #0
 8006150:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f000 f857 	bl	8006208 <UART_WaitOnFlagUntilTimeout>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d03c      	beq.n	80061da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006168:	e853 3f00 	ldrex	r3, [r3]
 800616c:	623b      	str	r3, [r7, #32]
   return(result);
 800616e:	6a3b      	ldr	r3, [r7, #32]
 8006170:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006174:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	461a      	mov	r2, r3
 800617c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800617e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006180:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006182:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006184:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006186:	e841 2300 	strex	r3, r2, [r1]
 800618a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800618c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618e:	2b00      	cmp	r3, #0
 8006190:	d1e6      	bne.n	8006160 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3308      	adds	r3, #8
 8006198:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	e853 3f00 	ldrex	r3, [r3]
 80061a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f023 0301 	bic.w	r3, r3, #1
 80061a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	3308      	adds	r3, #8
 80061b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061b2:	61fa      	str	r2, [r7, #28]
 80061b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b6:	69b9      	ldr	r1, [r7, #24]
 80061b8:	69fa      	ldr	r2, [r7, #28]
 80061ba:	e841 2300 	strex	r3, r2, [r1]
 80061be:	617b      	str	r3, [r7, #20]
   return(result);
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1e5      	bne.n	8006192 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2220      	movs	r2, #32
 80061ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e012      	b.n	8006200 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2220      	movs	r2, #32
 80061de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	3758      	adds	r7, #88	@ 0x58
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}

08006208 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	603b      	str	r3, [r7, #0]
 8006214:	4613      	mov	r3, r2
 8006216:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006218:	e04f      	b.n	80062ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006220:	d04b      	beq.n	80062ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006222:	f7fc ffc9 	bl	80031b8 <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	69ba      	ldr	r2, [r7, #24]
 800622e:	429a      	cmp	r2, r3
 8006230:	d302      	bcc.n	8006238 <UART_WaitOnFlagUntilTimeout+0x30>
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d101      	bne.n	800623c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e04e      	b.n	80062da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 0304 	and.w	r3, r3, #4
 8006246:	2b00      	cmp	r3, #0
 8006248:	d037      	beq.n	80062ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	2b80      	cmp	r3, #128	@ 0x80
 800624e:	d034      	beq.n	80062ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	2b40      	cmp	r3, #64	@ 0x40
 8006254:	d031      	beq.n	80062ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	69db      	ldr	r3, [r3, #28]
 800625c:	f003 0308 	and.w	r3, r3, #8
 8006260:	2b08      	cmp	r3, #8
 8006262:	d110      	bne.n	8006286 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2208      	movs	r2, #8
 800626a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f000 f838 	bl	80062e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2208      	movs	r2, #8
 8006276:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e029      	b.n	80062da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69db      	ldr	r3, [r3, #28]
 800628c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006290:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006294:	d111      	bne.n	80062ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800629e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f000 f81e 	bl	80062e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2220      	movs	r2, #32
 80062aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e00f      	b.n	80062da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	69da      	ldr	r2, [r3, #28]
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	4013      	ands	r3, r2
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	bf0c      	ite	eq
 80062ca:	2301      	moveq	r3, #1
 80062cc:	2300      	movne	r3, #0
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	461a      	mov	r2, r3
 80062d2:	79fb      	ldrb	r3, [r7, #7]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d0a0      	beq.n	800621a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}

080062e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062e2:	b480      	push	{r7}
 80062e4:	b095      	sub	sp, #84	@ 0x54
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062f2:	e853 3f00 	ldrex	r3, [r3]
 80062f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	461a      	mov	r2, r3
 8006306:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006308:	643b      	str	r3, [r7, #64]	@ 0x40
 800630a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800630e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006310:	e841 2300 	strex	r3, r2, [r1]
 8006314:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1e6      	bne.n	80062ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	3308      	adds	r3, #8
 8006322:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006324:	6a3b      	ldr	r3, [r7, #32]
 8006326:	e853 3f00 	ldrex	r3, [r3]
 800632a:	61fb      	str	r3, [r7, #28]
   return(result);
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006332:	f023 0301 	bic.w	r3, r3, #1
 8006336:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	3308      	adds	r3, #8
 800633e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006340:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006342:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006344:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006346:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006348:	e841 2300 	strex	r3, r2, [r1]
 800634c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800634e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006350:	2b00      	cmp	r3, #0
 8006352:	d1e3      	bne.n	800631c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006358:	2b01      	cmp	r3, #1
 800635a:	d118      	bne.n	800638e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	e853 3f00 	ldrex	r3, [r3]
 8006368:	60bb      	str	r3, [r7, #8]
   return(result);
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	f023 0310 	bic.w	r3, r3, #16
 8006370:	647b      	str	r3, [r7, #68]	@ 0x44
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	461a      	mov	r2, r3
 8006378:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800637a:	61bb      	str	r3, [r7, #24]
 800637c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637e:	6979      	ldr	r1, [r7, #20]
 8006380:	69ba      	ldr	r2, [r7, #24]
 8006382:	e841 2300 	strex	r3, r2, [r1]
 8006386:	613b      	str	r3, [r7, #16]
   return(result);
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1e6      	bne.n	800635c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2220      	movs	r2, #32
 8006392:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80063a2:	bf00      	nop
 80063a4:	3754      	adds	r7, #84	@ 0x54
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80063ae:	b480      	push	{r7}
 80063b0:	b085      	sub	sp, #20
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d101      	bne.n	80063c4 <HAL_UARTEx_DisableFifoMode+0x16>
 80063c0:	2302      	movs	r3, #2
 80063c2:	e027      	b.n	8006414 <HAL_UARTEx_DisableFifoMode+0x66>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2224      	movs	r2, #36	@ 0x24
 80063d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f022 0201 	bic.w	r2, r2, #1
 80063ea:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80063f2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2220      	movs	r2, #32
 8006406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3714      	adds	r7, #20
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006430:	2b01      	cmp	r3, #1
 8006432:	d101      	bne.n	8006438 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006434:	2302      	movs	r3, #2
 8006436:	e02d      	b.n	8006494 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2224      	movs	r2, #36	@ 0x24
 8006444:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f022 0201 	bic.w	r2, r2, #1
 800645e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	683a      	ldr	r2, [r7, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f84f 	bl	8006518 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2220      	movs	r2, #32
 8006486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3710      	adds	r7, #16
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d101      	bne.n	80064b4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80064b0:	2302      	movs	r3, #2
 80064b2:	e02d      	b.n	8006510 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2224      	movs	r2, #36	@ 0x24
 80064c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f022 0201 	bic.w	r2, r2, #1
 80064da:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	683a      	ldr	r2, [r7, #0]
 80064ec:	430a      	orrs	r2, r1
 80064ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 f811 	bl	8006518 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2220      	movs	r2, #32
 8006502:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006524:	2b00      	cmp	r3, #0
 8006526:	d108      	bne.n	800653a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006538:	e031      	b.n	800659e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800653a:	2308      	movs	r3, #8
 800653c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800653e:	2308      	movs	r3, #8
 8006540:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	0e5b      	lsrs	r3, r3, #25
 800654a:	b2db      	uxtb	r3, r3
 800654c:	f003 0307 	and.w	r3, r3, #7
 8006550:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	0f5b      	lsrs	r3, r3, #29
 800655a:	b2db      	uxtb	r3, r3
 800655c:	f003 0307 	and.w	r3, r3, #7
 8006560:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006562:	7bbb      	ldrb	r3, [r7, #14]
 8006564:	7b3a      	ldrb	r2, [r7, #12]
 8006566:	4911      	ldr	r1, [pc, #68]	@ (80065ac <UARTEx_SetNbDataToProcess+0x94>)
 8006568:	5c8a      	ldrb	r2, [r1, r2]
 800656a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800656e:	7b3a      	ldrb	r2, [r7, #12]
 8006570:	490f      	ldr	r1, [pc, #60]	@ (80065b0 <UARTEx_SetNbDataToProcess+0x98>)
 8006572:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006574:	fb93 f3f2 	sdiv	r3, r3, r2
 8006578:	b29a      	uxth	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006580:	7bfb      	ldrb	r3, [r7, #15]
 8006582:	7b7a      	ldrb	r2, [r7, #13]
 8006584:	4909      	ldr	r1, [pc, #36]	@ (80065ac <UARTEx_SetNbDataToProcess+0x94>)
 8006586:	5c8a      	ldrb	r2, [r1, r2]
 8006588:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800658c:	7b7a      	ldrb	r2, [r7, #13]
 800658e:	4908      	ldr	r1, [pc, #32]	@ (80065b0 <UARTEx_SetNbDataToProcess+0x98>)
 8006590:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006592:	fb93 f3f2 	sdiv	r3, r3, r2
 8006596:	b29a      	uxth	r2, r3
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800659e:	bf00      	nop
 80065a0:	3714      	adds	r7, #20
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	0800f050 	.word	0x0800f050
 80065b0:	0800f058 	.word	0x0800f058

080065b4 <__cvt>:
 80065b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065b8:	ec57 6b10 	vmov	r6, r7, d0
 80065bc:	2f00      	cmp	r7, #0
 80065be:	460c      	mov	r4, r1
 80065c0:	4619      	mov	r1, r3
 80065c2:	463b      	mov	r3, r7
 80065c4:	bfbb      	ittet	lt
 80065c6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80065ca:	461f      	movlt	r7, r3
 80065cc:	2300      	movge	r3, #0
 80065ce:	232d      	movlt	r3, #45	@ 0x2d
 80065d0:	700b      	strb	r3, [r1, #0]
 80065d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065d4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80065d8:	4691      	mov	r9, r2
 80065da:	f023 0820 	bic.w	r8, r3, #32
 80065de:	bfbc      	itt	lt
 80065e0:	4632      	movlt	r2, r6
 80065e2:	4616      	movlt	r6, r2
 80065e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80065e8:	d005      	beq.n	80065f6 <__cvt+0x42>
 80065ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80065ee:	d100      	bne.n	80065f2 <__cvt+0x3e>
 80065f0:	3401      	adds	r4, #1
 80065f2:	2102      	movs	r1, #2
 80065f4:	e000      	b.n	80065f8 <__cvt+0x44>
 80065f6:	2103      	movs	r1, #3
 80065f8:	ab03      	add	r3, sp, #12
 80065fa:	9301      	str	r3, [sp, #4]
 80065fc:	ab02      	add	r3, sp, #8
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	ec47 6b10 	vmov	d0, r6, r7
 8006604:	4653      	mov	r3, sl
 8006606:	4622      	mov	r2, r4
 8006608:	f000 fe0e 	bl	8007228 <_dtoa_r>
 800660c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006610:	4605      	mov	r5, r0
 8006612:	d119      	bne.n	8006648 <__cvt+0x94>
 8006614:	f019 0f01 	tst.w	r9, #1
 8006618:	d00e      	beq.n	8006638 <__cvt+0x84>
 800661a:	eb00 0904 	add.w	r9, r0, r4
 800661e:	2200      	movs	r2, #0
 8006620:	2300      	movs	r3, #0
 8006622:	4630      	mov	r0, r6
 8006624:	4639      	mov	r1, r7
 8006626:	f7fa fa67 	bl	8000af8 <__aeabi_dcmpeq>
 800662a:	b108      	cbz	r0, 8006630 <__cvt+0x7c>
 800662c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006630:	2230      	movs	r2, #48	@ 0x30
 8006632:	9b03      	ldr	r3, [sp, #12]
 8006634:	454b      	cmp	r3, r9
 8006636:	d31e      	bcc.n	8006676 <__cvt+0xc2>
 8006638:	9b03      	ldr	r3, [sp, #12]
 800663a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800663c:	1b5b      	subs	r3, r3, r5
 800663e:	4628      	mov	r0, r5
 8006640:	6013      	str	r3, [r2, #0]
 8006642:	b004      	add	sp, #16
 8006644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006648:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800664c:	eb00 0904 	add.w	r9, r0, r4
 8006650:	d1e5      	bne.n	800661e <__cvt+0x6a>
 8006652:	7803      	ldrb	r3, [r0, #0]
 8006654:	2b30      	cmp	r3, #48	@ 0x30
 8006656:	d10a      	bne.n	800666e <__cvt+0xba>
 8006658:	2200      	movs	r2, #0
 800665a:	2300      	movs	r3, #0
 800665c:	4630      	mov	r0, r6
 800665e:	4639      	mov	r1, r7
 8006660:	f7fa fa4a 	bl	8000af8 <__aeabi_dcmpeq>
 8006664:	b918      	cbnz	r0, 800666e <__cvt+0xba>
 8006666:	f1c4 0401 	rsb	r4, r4, #1
 800666a:	f8ca 4000 	str.w	r4, [sl]
 800666e:	f8da 3000 	ldr.w	r3, [sl]
 8006672:	4499      	add	r9, r3
 8006674:	e7d3      	b.n	800661e <__cvt+0x6a>
 8006676:	1c59      	adds	r1, r3, #1
 8006678:	9103      	str	r1, [sp, #12]
 800667a:	701a      	strb	r2, [r3, #0]
 800667c:	e7d9      	b.n	8006632 <__cvt+0x7e>

0800667e <__exponent>:
 800667e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006680:	2900      	cmp	r1, #0
 8006682:	bfba      	itte	lt
 8006684:	4249      	neglt	r1, r1
 8006686:	232d      	movlt	r3, #45	@ 0x2d
 8006688:	232b      	movge	r3, #43	@ 0x2b
 800668a:	2909      	cmp	r1, #9
 800668c:	7002      	strb	r2, [r0, #0]
 800668e:	7043      	strb	r3, [r0, #1]
 8006690:	dd29      	ble.n	80066e6 <__exponent+0x68>
 8006692:	f10d 0307 	add.w	r3, sp, #7
 8006696:	461d      	mov	r5, r3
 8006698:	270a      	movs	r7, #10
 800669a:	461a      	mov	r2, r3
 800669c:	fbb1 f6f7 	udiv	r6, r1, r7
 80066a0:	fb07 1416 	mls	r4, r7, r6, r1
 80066a4:	3430      	adds	r4, #48	@ 0x30
 80066a6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066aa:	460c      	mov	r4, r1
 80066ac:	2c63      	cmp	r4, #99	@ 0x63
 80066ae:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80066b2:	4631      	mov	r1, r6
 80066b4:	dcf1      	bgt.n	800669a <__exponent+0x1c>
 80066b6:	3130      	adds	r1, #48	@ 0x30
 80066b8:	1e94      	subs	r4, r2, #2
 80066ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 80066be:	1c41      	adds	r1, r0, #1
 80066c0:	4623      	mov	r3, r4
 80066c2:	42ab      	cmp	r3, r5
 80066c4:	d30a      	bcc.n	80066dc <__exponent+0x5e>
 80066c6:	f10d 0309 	add.w	r3, sp, #9
 80066ca:	1a9b      	subs	r3, r3, r2
 80066cc:	42ac      	cmp	r4, r5
 80066ce:	bf88      	it	hi
 80066d0:	2300      	movhi	r3, #0
 80066d2:	3302      	adds	r3, #2
 80066d4:	4403      	add	r3, r0
 80066d6:	1a18      	subs	r0, r3, r0
 80066d8:	b003      	add	sp, #12
 80066da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066dc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80066e0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80066e4:	e7ed      	b.n	80066c2 <__exponent+0x44>
 80066e6:	2330      	movs	r3, #48	@ 0x30
 80066e8:	3130      	adds	r1, #48	@ 0x30
 80066ea:	7083      	strb	r3, [r0, #2]
 80066ec:	70c1      	strb	r1, [r0, #3]
 80066ee:	1d03      	adds	r3, r0, #4
 80066f0:	e7f1      	b.n	80066d6 <__exponent+0x58>
	...

080066f4 <_printf_float>:
 80066f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f8:	b08d      	sub	sp, #52	@ 0x34
 80066fa:	460c      	mov	r4, r1
 80066fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006700:	4616      	mov	r6, r2
 8006702:	461f      	mov	r7, r3
 8006704:	4605      	mov	r5, r0
 8006706:	f000 fcf3 	bl	80070f0 <_localeconv_r>
 800670a:	6803      	ldr	r3, [r0, #0]
 800670c:	9304      	str	r3, [sp, #16]
 800670e:	4618      	mov	r0, r3
 8006710:	f7f9 fdc6 	bl	80002a0 <strlen>
 8006714:	2300      	movs	r3, #0
 8006716:	930a      	str	r3, [sp, #40]	@ 0x28
 8006718:	f8d8 3000 	ldr.w	r3, [r8]
 800671c:	9005      	str	r0, [sp, #20]
 800671e:	3307      	adds	r3, #7
 8006720:	f023 0307 	bic.w	r3, r3, #7
 8006724:	f103 0208 	add.w	r2, r3, #8
 8006728:	f894 a018 	ldrb.w	sl, [r4, #24]
 800672c:	f8d4 b000 	ldr.w	fp, [r4]
 8006730:	f8c8 2000 	str.w	r2, [r8]
 8006734:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006738:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800673c:	9307      	str	r3, [sp, #28]
 800673e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006742:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006746:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800674a:	4b9c      	ldr	r3, [pc, #624]	@ (80069bc <_printf_float+0x2c8>)
 800674c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006750:	f7fa fa04 	bl	8000b5c <__aeabi_dcmpun>
 8006754:	bb70      	cbnz	r0, 80067b4 <_printf_float+0xc0>
 8006756:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800675a:	4b98      	ldr	r3, [pc, #608]	@ (80069bc <_printf_float+0x2c8>)
 800675c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006760:	f7fa f9de 	bl	8000b20 <__aeabi_dcmple>
 8006764:	bb30      	cbnz	r0, 80067b4 <_printf_float+0xc0>
 8006766:	2200      	movs	r2, #0
 8006768:	2300      	movs	r3, #0
 800676a:	4640      	mov	r0, r8
 800676c:	4649      	mov	r1, r9
 800676e:	f7fa f9cd 	bl	8000b0c <__aeabi_dcmplt>
 8006772:	b110      	cbz	r0, 800677a <_printf_float+0x86>
 8006774:	232d      	movs	r3, #45	@ 0x2d
 8006776:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800677a:	4a91      	ldr	r2, [pc, #580]	@ (80069c0 <_printf_float+0x2cc>)
 800677c:	4b91      	ldr	r3, [pc, #580]	@ (80069c4 <_printf_float+0x2d0>)
 800677e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006782:	bf8c      	ite	hi
 8006784:	4690      	movhi	r8, r2
 8006786:	4698      	movls	r8, r3
 8006788:	2303      	movs	r3, #3
 800678a:	6123      	str	r3, [r4, #16]
 800678c:	f02b 0304 	bic.w	r3, fp, #4
 8006790:	6023      	str	r3, [r4, #0]
 8006792:	f04f 0900 	mov.w	r9, #0
 8006796:	9700      	str	r7, [sp, #0]
 8006798:	4633      	mov	r3, r6
 800679a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800679c:	4621      	mov	r1, r4
 800679e:	4628      	mov	r0, r5
 80067a0:	f000 f9d2 	bl	8006b48 <_printf_common>
 80067a4:	3001      	adds	r0, #1
 80067a6:	f040 808d 	bne.w	80068c4 <_printf_float+0x1d0>
 80067aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80067ae:	b00d      	add	sp, #52	@ 0x34
 80067b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067b4:	4642      	mov	r2, r8
 80067b6:	464b      	mov	r3, r9
 80067b8:	4640      	mov	r0, r8
 80067ba:	4649      	mov	r1, r9
 80067bc:	f7fa f9ce 	bl	8000b5c <__aeabi_dcmpun>
 80067c0:	b140      	cbz	r0, 80067d4 <_printf_float+0xe0>
 80067c2:	464b      	mov	r3, r9
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	bfbc      	itt	lt
 80067c8:	232d      	movlt	r3, #45	@ 0x2d
 80067ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80067ce:	4a7e      	ldr	r2, [pc, #504]	@ (80069c8 <_printf_float+0x2d4>)
 80067d0:	4b7e      	ldr	r3, [pc, #504]	@ (80069cc <_printf_float+0x2d8>)
 80067d2:	e7d4      	b.n	800677e <_printf_float+0x8a>
 80067d4:	6863      	ldr	r3, [r4, #4]
 80067d6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80067da:	9206      	str	r2, [sp, #24]
 80067dc:	1c5a      	adds	r2, r3, #1
 80067de:	d13b      	bne.n	8006858 <_printf_float+0x164>
 80067e0:	2306      	movs	r3, #6
 80067e2:	6063      	str	r3, [r4, #4]
 80067e4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80067e8:	2300      	movs	r3, #0
 80067ea:	6022      	str	r2, [r4, #0]
 80067ec:	9303      	str	r3, [sp, #12]
 80067ee:	ab0a      	add	r3, sp, #40	@ 0x28
 80067f0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80067f4:	ab09      	add	r3, sp, #36	@ 0x24
 80067f6:	9300      	str	r3, [sp, #0]
 80067f8:	6861      	ldr	r1, [r4, #4]
 80067fa:	ec49 8b10 	vmov	d0, r8, r9
 80067fe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006802:	4628      	mov	r0, r5
 8006804:	f7ff fed6 	bl	80065b4 <__cvt>
 8006808:	9b06      	ldr	r3, [sp, #24]
 800680a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800680c:	2b47      	cmp	r3, #71	@ 0x47
 800680e:	4680      	mov	r8, r0
 8006810:	d129      	bne.n	8006866 <_printf_float+0x172>
 8006812:	1cc8      	adds	r0, r1, #3
 8006814:	db02      	blt.n	800681c <_printf_float+0x128>
 8006816:	6863      	ldr	r3, [r4, #4]
 8006818:	4299      	cmp	r1, r3
 800681a:	dd41      	ble.n	80068a0 <_printf_float+0x1ac>
 800681c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006820:	fa5f fa8a 	uxtb.w	sl, sl
 8006824:	3901      	subs	r1, #1
 8006826:	4652      	mov	r2, sl
 8006828:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800682c:	9109      	str	r1, [sp, #36]	@ 0x24
 800682e:	f7ff ff26 	bl	800667e <__exponent>
 8006832:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006834:	1813      	adds	r3, r2, r0
 8006836:	2a01      	cmp	r2, #1
 8006838:	4681      	mov	r9, r0
 800683a:	6123      	str	r3, [r4, #16]
 800683c:	dc02      	bgt.n	8006844 <_printf_float+0x150>
 800683e:	6822      	ldr	r2, [r4, #0]
 8006840:	07d2      	lsls	r2, r2, #31
 8006842:	d501      	bpl.n	8006848 <_printf_float+0x154>
 8006844:	3301      	adds	r3, #1
 8006846:	6123      	str	r3, [r4, #16]
 8006848:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800684c:	2b00      	cmp	r3, #0
 800684e:	d0a2      	beq.n	8006796 <_printf_float+0xa2>
 8006850:	232d      	movs	r3, #45	@ 0x2d
 8006852:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006856:	e79e      	b.n	8006796 <_printf_float+0xa2>
 8006858:	9a06      	ldr	r2, [sp, #24]
 800685a:	2a47      	cmp	r2, #71	@ 0x47
 800685c:	d1c2      	bne.n	80067e4 <_printf_float+0xf0>
 800685e:	2b00      	cmp	r3, #0
 8006860:	d1c0      	bne.n	80067e4 <_printf_float+0xf0>
 8006862:	2301      	movs	r3, #1
 8006864:	e7bd      	b.n	80067e2 <_printf_float+0xee>
 8006866:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800686a:	d9db      	bls.n	8006824 <_printf_float+0x130>
 800686c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006870:	d118      	bne.n	80068a4 <_printf_float+0x1b0>
 8006872:	2900      	cmp	r1, #0
 8006874:	6863      	ldr	r3, [r4, #4]
 8006876:	dd0b      	ble.n	8006890 <_printf_float+0x19c>
 8006878:	6121      	str	r1, [r4, #16]
 800687a:	b913      	cbnz	r3, 8006882 <_printf_float+0x18e>
 800687c:	6822      	ldr	r2, [r4, #0]
 800687e:	07d0      	lsls	r0, r2, #31
 8006880:	d502      	bpl.n	8006888 <_printf_float+0x194>
 8006882:	3301      	adds	r3, #1
 8006884:	440b      	add	r3, r1
 8006886:	6123      	str	r3, [r4, #16]
 8006888:	65a1      	str	r1, [r4, #88]	@ 0x58
 800688a:	f04f 0900 	mov.w	r9, #0
 800688e:	e7db      	b.n	8006848 <_printf_float+0x154>
 8006890:	b913      	cbnz	r3, 8006898 <_printf_float+0x1a4>
 8006892:	6822      	ldr	r2, [r4, #0]
 8006894:	07d2      	lsls	r2, r2, #31
 8006896:	d501      	bpl.n	800689c <_printf_float+0x1a8>
 8006898:	3302      	adds	r3, #2
 800689a:	e7f4      	b.n	8006886 <_printf_float+0x192>
 800689c:	2301      	movs	r3, #1
 800689e:	e7f2      	b.n	8006886 <_printf_float+0x192>
 80068a0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068a6:	4299      	cmp	r1, r3
 80068a8:	db05      	blt.n	80068b6 <_printf_float+0x1c2>
 80068aa:	6823      	ldr	r3, [r4, #0]
 80068ac:	6121      	str	r1, [r4, #16]
 80068ae:	07d8      	lsls	r0, r3, #31
 80068b0:	d5ea      	bpl.n	8006888 <_printf_float+0x194>
 80068b2:	1c4b      	adds	r3, r1, #1
 80068b4:	e7e7      	b.n	8006886 <_printf_float+0x192>
 80068b6:	2900      	cmp	r1, #0
 80068b8:	bfd4      	ite	le
 80068ba:	f1c1 0202 	rsble	r2, r1, #2
 80068be:	2201      	movgt	r2, #1
 80068c0:	4413      	add	r3, r2
 80068c2:	e7e0      	b.n	8006886 <_printf_float+0x192>
 80068c4:	6823      	ldr	r3, [r4, #0]
 80068c6:	055a      	lsls	r2, r3, #21
 80068c8:	d407      	bmi.n	80068da <_printf_float+0x1e6>
 80068ca:	6923      	ldr	r3, [r4, #16]
 80068cc:	4642      	mov	r2, r8
 80068ce:	4631      	mov	r1, r6
 80068d0:	4628      	mov	r0, r5
 80068d2:	47b8      	blx	r7
 80068d4:	3001      	adds	r0, #1
 80068d6:	d12b      	bne.n	8006930 <_printf_float+0x23c>
 80068d8:	e767      	b.n	80067aa <_printf_float+0xb6>
 80068da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068de:	f240 80dd 	bls.w	8006a9c <_printf_float+0x3a8>
 80068e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80068e6:	2200      	movs	r2, #0
 80068e8:	2300      	movs	r3, #0
 80068ea:	f7fa f905 	bl	8000af8 <__aeabi_dcmpeq>
 80068ee:	2800      	cmp	r0, #0
 80068f0:	d033      	beq.n	800695a <_printf_float+0x266>
 80068f2:	4a37      	ldr	r2, [pc, #220]	@ (80069d0 <_printf_float+0x2dc>)
 80068f4:	2301      	movs	r3, #1
 80068f6:	4631      	mov	r1, r6
 80068f8:	4628      	mov	r0, r5
 80068fa:	47b8      	blx	r7
 80068fc:	3001      	adds	r0, #1
 80068fe:	f43f af54 	beq.w	80067aa <_printf_float+0xb6>
 8006902:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006906:	4543      	cmp	r3, r8
 8006908:	db02      	blt.n	8006910 <_printf_float+0x21c>
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	07d8      	lsls	r0, r3, #31
 800690e:	d50f      	bpl.n	8006930 <_printf_float+0x23c>
 8006910:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006914:	4631      	mov	r1, r6
 8006916:	4628      	mov	r0, r5
 8006918:	47b8      	blx	r7
 800691a:	3001      	adds	r0, #1
 800691c:	f43f af45 	beq.w	80067aa <_printf_float+0xb6>
 8006920:	f04f 0900 	mov.w	r9, #0
 8006924:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006928:	f104 0a1a 	add.w	sl, r4, #26
 800692c:	45c8      	cmp	r8, r9
 800692e:	dc09      	bgt.n	8006944 <_printf_float+0x250>
 8006930:	6823      	ldr	r3, [r4, #0]
 8006932:	079b      	lsls	r3, r3, #30
 8006934:	f100 8103 	bmi.w	8006b3e <_printf_float+0x44a>
 8006938:	68e0      	ldr	r0, [r4, #12]
 800693a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800693c:	4298      	cmp	r0, r3
 800693e:	bfb8      	it	lt
 8006940:	4618      	movlt	r0, r3
 8006942:	e734      	b.n	80067ae <_printf_float+0xba>
 8006944:	2301      	movs	r3, #1
 8006946:	4652      	mov	r2, sl
 8006948:	4631      	mov	r1, r6
 800694a:	4628      	mov	r0, r5
 800694c:	47b8      	blx	r7
 800694e:	3001      	adds	r0, #1
 8006950:	f43f af2b 	beq.w	80067aa <_printf_float+0xb6>
 8006954:	f109 0901 	add.w	r9, r9, #1
 8006958:	e7e8      	b.n	800692c <_printf_float+0x238>
 800695a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800695c:	2b00      	cmp	r3, #0
 800695e:	dc39      	bgt.n	80069d4 <_printf_float+0x2e0>
 8006960:	4a1b      	ldr	r2, [pc, #108]	@ (80069d0 <_printf_float+0x2dc>)
 8006962:	2301      	movs	r3, #1
 8006964:	4631      	mov	r1, r6
 8006966:	4628      	mov	r0, r5
 8006968:	47b8      	blx	r7
 800696a:	3001      	adds	r0, #1
 800696c:	f43f af1d 	beq.w	80067aa <_printf_float+0xb6>
 8006970:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006974:	ea59 0303 	orrs.w	r3, r9, r3
 8006978:	d102      	bne.n	8006980 <_printf_float+0x28c>
 800697a:	6823      	ldr	r3, [r4, #0]
 800697c:	07d9      	lsls	r1, r3, #31
 800697e:	d5d7      	bpl.n	8006930 <_printf_float+0x23c>
 8006980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006984:	4631      	mov	r1, r6
 8006986:	4628      	mov	r0, r5
 8006988:	47b8      	blx	r7
 800698a:	3001      	adds	r0, #1
 800698c:	f43f af0d 	beq.w	80067aa <_printf_float+0xb6>
 8006990:	f04f 0a00 	mov.w	sl, #0
 8006994:	f104 0b1a 	add.w	fp, r4, #26
 8006998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800699a:	425b      	negs	r3, r3
 800699c:	4553      	cmp	r3, sl
 800699e:	dc01      	bgt.n	80069a4 <_printf_float+0x2b0>
 80069a0:	464b      	mov	r3, r9
 80069a2:	e793      	b.n	80068cc <_printf_float+0x1d8>
 80069a4:	2301      	movs	r3, #1
 80069a6:	465a      	mov	r2, fp
 80069a8:	4631      	mov	r1, r6
 80069aa:	4628      	mov	r0, r5
 80069ac:	47b8      	blx	r7
 80069ae:	3001      	adds	r0, #1
 80069b0:	f43f aefb 	beq.w	80067aa <_printf_float+0xb6>
 80069b4:	f10a 0a01 	add.w	sl, sl, #1
 80069b8:	e7ee      	b.n	8006998 <_printf_float+0x2a4>
 80069ba:	bf00      	nop
 80069bc:	7fefffff 	.word	0x7fefffff
 80069c0:	0800f064 	.word	0x0800f064
 80069c4:	0800f060 	.word	0x0800f060
 80069c8:	0800f06c 	.word	0x0800f06c
 80069cc:	0800f068 	.word	0x0800f068
 80069d0:	0800f070 	.word	0x0800f070
 80069d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80069da:	4553      	cmp	r3, sl
 80069dc:	bfa8      	it	ge
 80069de:	4653      	movge	r3, sl
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	4699      	mov	r9, r3
 80069e4:	dc36      	bgt.n	8006a54 <_printf_float+0x360>
 80069e6:	f04f 0b00 	mov.w	fp, #0
 80069ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069ee:	f104 021a 	add.w	r2, r4, #26
 80069f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069f4:	9306      	str	r3, [sp, #24]
 80069f6:	eba3 0309 	sub.w	r3, r3, r9
 80069fa:	455b      	cmp	r3, fp
 80069fc:	dc31      	bgt.n	8006a62 <_printf_float+0x36e>
 80069fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a00:	459a      	cmp	sl, r3
 8006a02:	dc3a      	bgt.n	8006a7a <_printf_float+0x386>
 8006a04:	6823      	ldr	r3, [r4, #0]
 8006a06:	07da      	lsls	r2, r3, #31
 8006a08:	d437      	bmi.n	8006a7a <_printf_float+0x386>
 8006a0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a0c:	ebaa 0903 	sub.w	r9, sl, r3
 8006a10:	9b06      	ldr	r3, [sp, #24]
 8006a12:	ebaa 0303 	sub.w	r3, sl, r3
 8006a16:	4599      	cmp	r9, r3
 8006a18:	bfa8      	it	ge
 8006a1a:	4699      	movge	r9, r3
 8006a1c:	f1b9 0f00 	cmp.w	r9, #0
 8006a20:	dc33      	bgt.n	8006a8a <_printf_float+0x396>
 8006a22:	f04f 0800 	mov.w	r8, #0
 8006a26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a2a:	f104 0b1a 	add.w	fp, r4, #26
 8006a2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a30:	ebaa 0303 	sub.w	r3, sl, r3
 8006a34:	eba3 0309 	sub.w	r3, r3, r9
 8006a38:	4543      	cmp	r3, r8
 8006a3a:	f77f af79 	ble.w	8006930 <_printf_float+0x23c>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	465a      	mov	r2, fp
 8006a42:	4631      	mov	r1, r6
 8006a44:	4628      	mov	r0, r5
 8006a46:	47b8      	blx	r7
 8006a48:	3001      	adds	r0, #1
 8006a4a:	f43f aeae 	beq.w	80067aa <_printf_float+0xb6>
 8006a4e:	f108 0801 	add.w	r8, r8, #1
 8006a52:	e7ec      	b.n	8006a2e <_printf_float+0x33a>
 8006a54:	4642      	mov	r2, r8
 8006a56:	4631      	mov	r1, r6
 8006a58:	4628      	mov	r0, r5
 8006a5a:	47b8      	blx	r7
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	d1c2      	bne.n	80069e6 <_printf_float+0x2f2>
 8006a60:	e6a3      	b.n	80067aa <_printf_float+0xb6>
 8006a62:	2301      	movs	r3, #1
 8006a64:	4631      	mov	r1, r6
 8006a66:	4628      	mov	r0, r5
 8006a68:	9206      	str	r2, [sp, #24]
 8006a6a:	47b8      	blx	r7
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	f43f ae9c 	beq.w	80067aa <_printf_float+0xb6>
 8006a72:	9a06      	ldr	r2, [sp, #24]
 8006a74:	f10b 0b01 	add.w	fp, fp, #1
 8006a78:	e7bb      	b.n	80069f2 <_printf_float+0x2fe>
 8006a7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a7e:	4631      	mov	r1, r6
 8006a80:	4628      	mov	r0, r5
 8006a82:	47b8      	blx	r7
 8006a84:	3001      	adds	r0, #1
 8006a86:	d1c0      	bne.n	8006a0a <_printf_float+0x316>
 8006a88:	e68f      	b.n	80067aa <_printf_float+0xb6>
 8006a8a:	9a06      	ldr	r2, [sp, #24]
 8006a8c:	464b      	mov	r3, r9
 8006a8e:	4442      	add	r2, r8
 8006a90:	4631      	mov	r1, r6
 8006a92:	4628      	mov	r0, r5
 8006a94:	47b8      	blx	r7
 8006a96:	3001      	adds	r0, #1
 8006a98:	d1c3      	bne.n	8006a22 <_printf_float+0x32e>
 8006a9a:	e686      	b.n	80067aa <_printf_float+0xb6>
 8006a9c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006aa0:	f1ba 0f01 	cmp.w	sl, #1
 8006aa4:	dc01      	bgt.n	8006aaa <_printf_float+0x3b6>
 8006aa6:	07db      	lsls	r3, r3, #31
 8006aa8:	d536      	bpl.n	8006b18 <_printf_float+0x424>
 8006aaa:	2301      	movs	r3, #1
 8006aac:	4642      	mov	r2, r8
 8006aae:	4631      	mov	r1, r6
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	47b8      	blx	r7
 8006ab4:	3001      	adds	r0, #1
 8006ab6:	f43f ae78 	beq.w	80067aa <_printf_float+0xb6>
 8006aba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006abe:	4631      	mov	r1, r6
 8006ac0:	4628      	mov	r0, r5
 8006ac2:	47b8      	blx	r7
 8006ac4:	3001      	adds	r0, #1
 8006ac6:	f43f ae70 	beq.w	80067aa <_printf_float+0xb6>
 8006aca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ace:	2200      	movs	r2, #0
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006ad6:	f7fa f80f 	bl	8000af8 <__aeabi_dcmpeq>
 8006ada:	b9c0      	cbnz	r0, 8006b0e <_printf_float+0x41a>
 8006adc:	4653      	mov	r3, sl
 8006ade:	f108 0201 	add.w	r2, r8, #1
 8006ae2:	4631      	mov	r1, r6
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	47b8      	blx	r7
 8006ae8:	3001      	adds	r0, #1
 8006aea:	d10c      	bne.n	8006b06 <_printf_float+0x412>
 8006aec:	e65d      	b.n	80067aa <_printf_float+0xb6>
 8006aee:	2301      	movs	r3, #1
 8006af0:	465a      	mov	r2, fp
 8006af2:	4631      	mov	r1, r6
 8006af4:	4628      	mov	r0, r5
 8006af6:	47b8      	blx	r7
 8006af8:	3001      	adds	r0, #1
 8006afa:	f43f ae56 	beq.w	80067aa <_printf_float+0xb6>
 8006afe:	f108 0801 	add.w	r8, r8, #1
 8006b02:	45d0      	cmp	r8, sl
 8006b04:	dbf3      	blt.n	8006aee <_printf_float+0x3fa>
 8006b06:	464b      	mov	r3, r9
 8006b08:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b0c:	e6df      	b.n	80068ce <_printf_float+0x1da>
 8006b0e:	f04f 0800 	mov.w	r8, #0
 8006b12:	f104 0b1a 	add.w	fp, r4, #26
 8006b16:	e7f4      	b.n	8006b02 <_printf_float+0x40e>
 8006b18:	2301      	movs	r3, #1
 8006b1a:	4642      	mov	r2, r8
 8006b1c:	e7e1      	b.n	8006ae2 <_printf_float+0x3ee>
 8006b1e:	2301      	movs	r3, #1
 8006b20:	464a      	mov	r2, r9
 8006b22:	4631      	mov	r1, r6
 8006b24:	4628      	mov	r0, r5
 8006b26:	47b8      	blx	r7
 8006b28:	3001      	adds	r0, #1
 8006b2a:	f43f ae3e 	beq.w	80067aa <_printf_float+0xb6>
 8006b2e:	f108 0801 	add.w	r8, r8, #1
 8006b32:	68e3      	ldr	r3, [r4, #12]
 8006b34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b36:	1a5b      	subs	r3, r3, r1
 8006b38:	4543      	cmp	r3, r8
 8006b3a:	dcf0      	bgt.n	8006b1e <_printf_float+0x42a>
 8006b3c:	e6fc      	b.n	8006938 <_printf_float+0x244>
 8006b3e:	f04f 0800 	mov.w	r8, #0
 8006b42:	f104 0919 	add.w	r9, r4, #25
 8006b46:	e7f4      	b.n	8006b32 <_printf_float+0x43e>

08006b48 <_printf_common>:
 8006b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b4c:	4616      	mov	r6, r2
 8006b4e:	4698      	mov	r8, r3
 8006b50:	688a      	ldr	r2, [r1, #8]
 8006b52:	690b      	ldr	r3, [r1, #16]
 8006b54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	bfb8      	it	lt
 8006b5c:	4613      	movlt	r3, r2
 8006b5e:	6033      	str	r3, [r6, #0]
 8006b60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b64:	4607      	mov	r7, r0
 8006b66:	460c      	mov	r4, r1
 8006b68:	b10a      	cbz	r2, 8006b6e <_printf_common+0x26>
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	6033      	str	r3, [r6, #0]
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	0699      	lsls	r1, r3, #26
 8006b72:	bf42      	ittt	mi
 8006b74:	6833      	ldrmi	r3, [r6, #0]
 8006b76:	3302      	addmi	r3, #2
 8006b78:	6033      	strmi	r3, [r6, #0]
 8006b7a:	6825      	ldr	r5, [r4, #0]
 8006b7c:	f015 0506 	ands.w	r5, r5, #6
 8006b80:	d106      	bne.n	8006b90 <_printf_common+0x48>
 8006b82:	f104 0a19 	add.w	sl, r4, #25
 8006b86:	68e3      	ldr	r3, [r4, #12]
 8006b88:	6832      	ldr	r2, [r6, #0]
 8006b8a:	1a9b      	subs	r3, r3, r2
 8006b8c:	42ab      	cmp	r3, r5
 8006b8e:	dc26      	bgt.n	8006bde <_printf_common+0x96>
 8006b90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006b94:	6822      	ldr	r2, [r4, #0]
 8006b96:	3b00      	subs	r3, #0
 8006b98:	bf18      	it	ne
 8006b9a:	2301      	movne	r3, #1
 8006b9c:	0692      	lsls	r2, r2, #26
 8006b9e:	d42b      	bmi.n	8006bf8 <_printf_common+0xb0>
 8006ba0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ba4:	4641      	mov	r1, r8
 8006ba6:	4638      	mov	r0, r7
 8006ba8:	47c8      	blx	r9
 8006baa:	3001      	adds	r0, #1
 8006bac:	d01e      	beq.n	8006bec <_printf_common+0xa4>
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	6922      	ldr	r2, [r4, #16]
 8006bb2:	f003 0306 	and.w	r3, r3, #6
 8006bb6:	2b04      	cmp	r3, #4
 8006bb8:	bf02      	ittt	eq
 8006bba:	68e5      	ldreq	r5, [r4, #12]
 8006bbc:	6833      	ldreq	r3, [r6, #0]
 8006bbe:	1aed      	subeq	r5, r5, r3
 8006bc0:	68a3      	ldr	r3, [r4, #8]
 8006bc2:	bf0c      	ite	eq
 8006bc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bc8:	2500      	movne	r5, #0
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	bfc4      	itt	gt
 8006bce:	1a9b      	subgt	r3, r3, r2
 8006bd0:	18ed      	addgt	r5, r5, r3
 8006bd2:	2600      	movs	r6, #0
 8006bd4:	341a      	adds	r4, #26
 8006bd6:	42b5      	cmp	r5, r6
 8006bd8:	d11a      	bne.n	8006c10 <_printf_common+0xc8>
 8006bda:	2000      	movs	r0, #0
 8006bdc:	e008      	b.n	8006bf0 <_printf_common+0xa8>
 8006bde:	2301      	movs	r3, #1
 8006be0:	4652      	mov	r2, sl
 8006be2:	4641      	mov	r1, r8
 8006be4:	4638      	mov	r0, r7
 8006be6:	47c8      	blx	r9
 8006be8:	3001      	adds	r0, #1
 8006bea:	d103      	bne.n	8006bf4 <_printf_common+0xac>
 8006bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bf4:	3501      	adds	r5, #1
 8006bf6:	e7c6      	b.n	8006b86 <_printf_common+0x3e>
 8006bf8:	18e1      	adds	r1, r4, r3
 8006bfa:	1c5a      	adds	r2, r3, #1
 8006bfc:	2030      	movs	r0, #48	@ 0x30
 8006bfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c02:	4422      	add	r2, r4
 8006c04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c0c:	3302      	adds	r3, #2
 8006c0e:	e7c7      	b.n	8006ba0 <_printf_common+0x58>
 8006c10:	2301      	movs	r3, #1
 8006c12:	4622      	mov	r2, r4
 8006c14:	4641      	mov	r1, r8
 8006c16:	4638      	mov	r0, r7
 8006c18:	47c8      	blx	r9
 8006c1a:	3001      	adds	r0, #1
 8006c1c:	d0e6      	beq.n	8006bec <_printf_common+0xa4>
 8006c1e:	3601      	adds	r6, #1
 8006c20:	e7d9      	b.n	8006bd6 <_printf_common+0x8e>
	...

08006c24 <_printf_i>:
 8006c24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c28:	7e0f      	ldrb	r7, [r1, #24]
 8006c2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c2c:	2f78      	cmp	r7, #120	@ 0x78
 8006c2e:	4691      	mov	r9, r2
 8006c30:	4680      	mov	r8, r0
 8006c32:	460c      	mov	r4, r1
 8006c34:	469a      	mov	sl, r3
 8006c36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c3a:	d807      	bhi.n	8006c4c <_printf_i+0x28>
 8006c3c:	2f62      	cmp	r7, #98	@ 0x62
 8006c3e:	d80a      	bhi.n	8006c56 <_printf_i+0x32>
 8006c40:	2f00      	cmp	r7, #0
 8006c42:	f000 80d1 	beq.w	8006de8 <_printf_i+0x1c4>
 8006c46:	2f58      	cmp	r7, #88	@ 0x58
 8006c48:	f000 80b8 	beq.w	8006dbc <_printf_i+0x198>
 8006c4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c54:	e03a      	b.n	8006ccc <_printf_i+0xa8>
 8006c56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c5a:	2b15      	cmp	r3, #21
 8006c5c:	d8f6      	bhi.n	8006c4c <_printf_i+0x28>
 8006c5e:	a101      	add	r1, pc, #4	@ (adr r1, 8006c64 <_printf_i+0x40>)
 8006c60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c64:	08006cbd 	.word	0x08006cbd
 8006c68:	08006cd1 	.word	0x08006cd1
 8006c6c:	08006c4d 	.word	0x08006c4d
 8006c70:	08006c4d 	.word	0x08006c4d
 8006c74:	08006c4d 	.word	0x08006c4d
 8006c78:	08006c4d 	.word	0x08006c4d
 8006c7c:	08006cd1 	.word	0x08006cd1
 8006c80:	08006c4d 	.word	0x08006c4d
 8006c84:	08006c4d 	.word	0x08006c4d
 8006c88:	08006c4d 	.word	0x08006c4d
 8006c8c:	08006c4d 	.word	0x08006c4d
 8006c90:	08006dcf 	.word	0x08006dcf
 8006c94:	08006cfb 	.word	0x08006cfb
 8006c98:	08006d89 	.word	0x08006d89
 8006c9c:	08006c4d 	.word	0x08006c4d
 8006ca0:	08006c4d 	.word	0x08006c4d
 8006ca4:	08006df1 	.word	0x08006df1
 8006ca8:	08006c4d 	.word	0x08006c4d
 8006cac:	08006cfb 	.word	0x08006cfb
 8006cb0:	08006c4d 	.word	0x08006c4d
 8006cb4:	08006c4d 	.word	0x08006c4d
 8006cb8:	08006d91 	.word	0x08006d91
 8006cbc:	6833      	ldr	r3, [r6, #0]
 8006cbe:	1d1a      	adds	r2, r3, #4
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	6032      	str	r2, [r6, #0]
 8006cc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e09c      	b.n	8006e0a <_printf_i+0x1e6>
 8006cd0:	6833      	ldr	r3, [r6, #0]
 8006cd2:	6820      	ldr	r0, [r4, #0]
 8006cd4:	1d19      	adds	r1, r3, #4
 8006cd6:	6031      	str	r1, [r6, #0]
 8006cd8:	0606      	lsls	r6, r0, #24
 8006cda:	d501      	bpl.n	8006ce0 <_printf_i+0xbc>
 8006cdc:	681d      	ldr	r5, [r3, #0]
 8006cde:	e003      	b.n	8006ce8 <_printf_i+0xc4>
 8006ce0:	0645      	lsls	r5, r0, #25
 8006ce2:	d5fb      	bpl.n	8006cdc <_printf_i+0xb8>
 8006ce4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ce8:	2d00      	cmp	r5, #0
 8006cea:	da03      	bge.n	8006cf4 <_printf_i+0xd0>
 8006cec:	232d      	movs	r3, #45	@ 0x2d
 8006cee:	426d      	negs	r5, r5
 8006cf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cf4:	4858      	ldr	r0, [pc, #352]	@ (8006e58 <_printf_i+0x234>)
 8006cf6:	230a      	movs	r3, #10
 8006cf8:	e011      	b.n	8006d1e <_printf_i+0xfa>
 8006cfa:	6821      	ldr	r1, [r4, #0]
 8006cfc:	6833      	ldr	r3, [r6, #0]
 8006cfe:	0608      	lsls	r0, r1, #24
 8006d00:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d04:	d402      	bmi.n	8006d0c <_printf_i+0xe8>
 8006d06:	0649      	lsls	r1, r1, #25
 8006d08:	bf48      	it	mi
 8006d0a:	b2ad      	uxthmi	r5, r5
 8006d0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d0e:	4852      	ldr	r0, [pc, #328]	@ (8006e58 <_printf_i+0x234>)
 8006d10:	6033      	str	r3, [r6, #0]
 8006d12:	bf14      	ite	ne
 8006d14:	230a      	movne	r3, #10
 8006d16:	2308      	moveq	r3, #8
 8006d18:	2100      	movs	r1, #0
 8006d1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d1e:	6866      	ldr	r6, [r4, #4]
 8006d20:	60a6      	str	r6, [r4, #8]
 8006d22:	2e00      	cmp	r6, #0
 8006d24:	db05      	blt.n	8006d32 <_printf_i+0x10e>
 8006d26:	6821      	ldr	r1, [r4, #0]
 8006d28:	432e      	orrs	r6, r5
 8006d2a:	f021 0104 	bic.w	r1, r1, #4
 8006d2e:	6021      	str	r1, [r4, #0]
 8006d30:	d04b      	beq.n	8006dca <_printf_i+0x1a6>
 8006d32:	4616      	mov	r6, r2
 8006d34:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d38:	fb03 5711 	mls	r7, r3, r1, r5
 8006d3c:	5dc7      	ldrb	r7, [r0, r7]
 8006d3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d42:	462f      	mov	r7, r5
 8006d44:	42bb      	cmp	r3, r7
 8006d46:	460d      	mov	r5, r1
 8006d48:	d9f4      	bls.n	8006d34 <_printf_i+0x110>
 8006d4a:	2b08      	cmp	r3, #8
 8006d4c:	d10b      	bne.n	8006d66 <_printf_i+0x142>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	07df      	lsls	r7, r3, #31
 8006d52:	d508      	bpl.n	8006d66 <_printf_i+0x142>
 8006d54:	6923      	ldr	r3, [r4, #16]
 8006d56:	6861      	ldr	r1, [r4, #4]
 8006d58:	4299      	cmp	r1, r3
 8006d5a:	bfde      	ittt	le
 8006d5c:	2330      	movle	r3, #48	@ 0x30
 8006d5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d62:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006d66:	1b92      	subs	r2, r2, r6
 8006d68:	6122      	str	r2, [r4, #16]
 8006d6a:	f8cd a000 	str.w	sl, [sp]
 8006d6e:	464b      	mov	r3, r9
 8006d70:	aa03      	add	r2, sp, #12
 8006d72:	4621      	mov	r1, r4
 8006d74:	4640      	mov	r0, r8
 8006d76:	f7ff fee7 	bl	8006b48 <_printf_common>
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d14a      	bne.n	8006e14 <_printf_i+0x1f0>
 8006d7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d82:	b004      	add	sp, #16
 8006d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d88:	6823      	ldr	r3, [r4, #0]
 8006d8a:	f043 0320 	orr.w	r3, r3, #32
 8006d8e:	6023      	str	r3, [r4, #0]
 8006d90:	4832      	ldr	r0, [pc, #200]	@ (8006e5c <_printf_i+0x238>)
 8006d92:	2778      	movs	r7, #120	@ 0x78
 8006d94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	6831      	ldr	r1, [r6, #0]
 8006d9c:	061f      	lsls	r7, r3, #24
 8006d9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006da2:	d402      	bmi.n	8006daa <_printf_i+0x186>
 8006da4:	065f      	lsls	r7, r3, #25
 8006da6:	bf48      	it	mi
 8006da8:	b2ad      	uxthmi	r5, r5
 8006daa:	6031      	str	r1, [r6, #0]
 8006dac:	07d9      	lsls	r1, r3, #31
 8006dae:	bf44      	itt	mi
 8006db0:	f043 0320 	orrmi.w	r3, r3, #32
 8006db4:	6023      	strmi	r3, [r4, #0]
 8006db6:	b11d      	cbz	r5, 8006dc0 <_printf_i+0x19c>
 8006db8:	2310      	movs	r3, #16
 8006dba:	e7ad      	b.n	8006d18 <_printf_i+0xf4>
 8006dbc:	4826      	ldr	r0, [pc, #152]	@ (8006e58 <_printf_i+0x234>)
 8006dbe:	e7e9      	b.n	8006d94 <_printf_i+0x170>
 8006dc0:	6823      	ldr	r3, [r4, #0]
 8006dc2:	f023 0320 	bic.w	r3, r3, #32
 8006dc6:	6023      	str	r3, [r4, #0]
 8006dc8:	e7f6      	b.n	8006db8 <_printf_i+0x194>
 8006dca:	4616      	mov	r6, r2
 8006dcc:	e7bd      	b.n	8006d4a <_printf_i+0x126>
 8006dce:	6833      	ldr	r3, [r6, #0]
 8006dd0:	6825      	ldr	r5, [r4, #0]
 8006dd2:	6961      	ldr	r1, [r4, #20]
 8006dd4:	1d18      	adds	r0, r3, #4
 8006dd6:	6030      	str	r0, [r6, #0]
 8006dd8:	062e      	lsls	r6, r5, #24
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	d501      	bpl.n	8006de2 <_printf_i+0x1be>
 8006dde:	6019      	str	r1, [r3, #0]
 8006de0:	e002      	b.n	8006de8 <_printf_i+0x1c4>
 8006de2:	0668      	lsls	r0, r5, #25
 8006de4:	d5fb      	bpl.n	8006dde <_printf_i+0x1ba>
 8006de6:	8019      	strh	r1, [r3, #0]
 8006de8:	2300      	movs	r3, #0
 8006dea:	6123      	str	r3, [r4, #16]
 8006dec:	4616      	mov	r6, r2
 8006dee:	e7bc      	b.n	8006d6a <_printf_i+0x146>
 8006df0:	6833      	ldr	r3, [r6, #0]
 8006df2:	1d1a      	adds	r2, r3, #4
 8006df4:	6032      	str	r2, [r6, #0]
 8006df6:	681e      	ldr	r6, [r3, #0]
 8006df8:	6862      	ldr	r2, [r4, #4]
 8006dfa:	2100      	movs	r1, #0
 8006dfc:	4630      	mov	r0, r6
 8006dfe:	f7f9 f9ff 	bl	8000200 <memchr>
 8006e02:	b108      	cbz	r0, 8006e08 <_printf_i+0x1e4>
 8006e04:	1b80      	subs	r0, r0, r6
 8006e06:	6060      	str	r0, [r4, #4]
 8006e08:	6863      	ldr	r3, [r4, #4]
 8006e0a:	6123      	str	r3, [r4, #16]
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e12:	e7aa      	b.n	8006d6a <_printf_i+0x146>
 8006e14:	6923      	ldr	r3, [r4, #16]
 8006e16:	4632      	mov	r2, r6
 8006e18:	4649      	mov	r1, r9
 8006e1a:	4640      	mov	r0, r8
 8006e1c:	47d0      	blx	sl
 8006e1e:	3001      	adds	r0, #1
 8006e20:	d0ad      	beq.n	8006d7e <_printf_i+0x15a>
 8006e22:	6823      	ldr	r3, [r4, #0]
 8006e24:	079b      	lsls	r3, r3, #30
 8006e26:	d413      	bmi.n	8006e50 <_printf_i+0x22c>
 8006e28:	68e0      	ldr	r0, [r4, #12]
 8006e2a:	9b03      	ldr	r3, [sp, #12]
 8006e2c:	4298      	cmp	r0, r3
 8006e2e:	bfb8      	it	lt
 8006e30:	4618      	movlt	r0, r3
 8006e32:	e7a6      	b.n	8006d82 <_printf_i+0x15e>
 8006e34:	2301      	movs	r3, #1
 8006e36:	4632      	mov	r2, r6
 8006e38:	4649      	mov	r1, r9
 8006e3a:	4640      	mov	r0, r8
 8006e3c:	47d0      	blx	sl
 8006e3e:	3001      	adds	r0, #1
 8006e40:	d09d      	beq.n	8006d7e <_printf_i+0x15a>
 8006e42:	3501      	adds	r5, #1
 8006e44:	68e3      	ldr	r3, [r4, #12]
 8006e46:	9903      	ldr	r1, [sp, #12]
 8006e48:	1a5b      	subs	r3, r3, r1
 8006e4a:	42ab      	cmp	r3, r5
 8006e4c:	dcf2      	bgt.n	8006e34 <_printf_i+0x210>
 8006e4e:	e7eb      	b.n	8006e28 <_printf_i+0x204>
 8006e50:	2500      	movs	r5, #0
 8006e52:	f104 0619 	add.w	r6, r4, #25
 8006e56:	e7f5      	b.n	8006e44 <_printf_i+0x220>
 8006e58:	0800f072 	.word	0x0800f072
 8006e5c:	0800f083 	.word	0x0800f083

08006e60 <sniprintf>:
 8006e60:	b40c      	push	{r2, r3}
 8006e62:	b530      	push	{r4, r5, lr}
 8006e64:	4b18      	ldr	r3, [pc, #96]	@ (8006ec8 <sniprintf+0x68>)
 8006e66:	1e0c      	subs	r4, r1, #0
 8006e68:	681d      	ldr	r5, [r3, #0]
 8006e6a:	b09d      	sub	sp, #116	@ 0x74
 8006e6c:	da08      	bge.n	8006e80 <sniprintf+0x20>
 8006e6e:	238b      	movs	r3, #139	@ 0x8b
 8006e70:	602b      	str	r3, [r5, #0]
 8006e72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e76:	b01d      	add	sp, #116	@ 0x74
 8006e78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e7c:	b002      	add	sp, #8
 8006e7e:	4770      	bx	lr
 8006e80:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006e84:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e88:	f04f 0300 	mov.w	r3, #0
 8006e8c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006e8e:	bf14      	ite	ne
 8006e90:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006e94:	4623      	moveq	r3, r4
 8006e96:	9304      	str	r3, [sp, #16]
 8006e98:	9307      	str	r3, [sp, #28]
 8006e9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006e9e:	9002      	str	r0, [sp, #8]
 8006ea0:	9006      	str	r0, [sp, #24]
 8006ea2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006ea6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006ea8:	ab21      	add	r3, sp, #132	@ 0x84
 8006eaa:	a902      	add	r1, sp, #8
 8006eac:	4628      	mov	r0, r5
 8006eae:	9301      	str	r3, [sp, #4]
 8006eb0:	f000 ffe6 	bl	8007e80 <_svfiprintf_r>
 8006eb4:	1c43      	adds	r3, r0, #1
 8006eb6:	bfbc      	itt	lt
 8006eb8:	238b      	movlt	r3, #139	@ 0x8b
 8006eba:	602b      	strlt	r3, [r5, #0]
 8006ebc:	2c00      	cmp	r4, #0
 8006ebe:	d0da      	beq.n	8006e76 <sniprintf+0x16>
 8006ec0:	9b02      	ldr	r3, [sp, #8]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	701a      	strb	r2, [r3, #0]
 8006ec6:	e7d6      	b.n	8006e76 <sniprintf+0x16>
 8006ec8:	20040018 	.word	0x20040018

08006ecc <std>:
 8006ecc:	2300      	movs	r3, #0
 8006ece:	b510      	push	{r4, lr}
 8006ed0:	4604      	mov	r4, r0
 8006ed2:	e9c0 3300 	strd	r3, r3, [r0]
 8006ed6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006eda:	6083      	str	r3, [r0, #8]
 8006edc:	8181      	strh	r1, [r0, #12]
 8006ede:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ee0:	81c2      	strh	r2, [r0, #14]
 8006ee2:	6183      	str	r3, [r0, #24]
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	2208      	movs	r2, #8
 8006ee8:	305c      	adds	r0, #92	@ 0x5c
 8006eea:	f000 f8cb 	bl	8007084 <memset>
 8006eee:	4b0d      	ldr	r3, [pc, #52]	@ (8006f24 <std+0x58>)
 8006ef0:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8006f28 <std+0x5c>)
 8006ef4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8006f2c <std+0x60>)
 8006ef8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006efa:	4b0d      	ldr	r3, [pc, #52]	@ (8006f30 <std+0x64>)
 8006efc:	6323      	str	r3, [r4, #48]	@ 0x30
 8006efe:	4b0d      	ldr	r3, [pc, #52]	@ (8006f34 <std+0x68>)
 8006f00:	6224      	str	r4, [r4, #32]
 8006f02:	429c      	cmp	r4, r3
 8006f04:	d006      	beq.n	8006f14 <std+0x48>
 8006f06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f0a:	4294      	cmp	r4, r2
 8006f0c:	d002      	beq.n	8006f14 <std+0x48>
 8006f0e:	33d0      	adds	r3, #208	@ 0xd0
 8006f10:	429c      	cmp	r4, r3
 8006f12:	d105      	bne.n	8006f20 <std+0x54>
 8006f14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f1c:	f000 b8e4 	b.w	80070e8 <__retarget_lock_init_recursive>
 8006f20:	bd10      	pop	{r4, pc}
 8006f22:	bf00      	nop
 8006f24:	08008a31 	.word	0x08008a31
 8006f28:	08008a53 	.word	0x08008a53
 8006f2c:	08008a8b 	.word	0x08008a8b
 8006f30:	08008aaf 	.word	0x08008aaf
 8006f34:	200406f8 	.word	0x200406f8

08006f38 <stdio_exit_handler>:
 8006f38:	4a02      	ldr	r2, [pc, #8]	@ (8006f44 <stdio_exit_handler+0xc>)
 8006f3a:	4903      	ldr	r1, [pc, #12]	@ (8006f48 <stdio_exit_handler+0x10>)
 8006f3c:	4803      	ldr	r0, [pc, #12]	@ (8006f4c <stdio_exit_handler+0x14>)
 8006f3e:	f000 b869 	b.w	8007014 <_fwalk_sglue>
 8006f42:	bf00      	nop
 8006f44:	2004000c 	.word	0x2004000c
 8006f48:	080082d5 	.word	0x080082d5
 8006f4c:	2004001c 	.word	0x2004001c

08006f50 <cleanup_stdio>:
 8006f50:	6841      	ldr	r1, [r0, #4]
 8006f52:	4b0c      	ldr	r3, [pc, #48]	@ (8006f84 <cleanup_stdio+0x34>)
 8006f54:	4299      	cmp	r1, r3
 8006f56:	b510      	push	{r4, lr}
 8006f58:	4604      	mov	r4, r0
 8006f5a:	d001      	beq.n	8006f60 <cleanup_stdio+0x10>
 8006f5c:	f001 f9ba 	bl	80082d4 <_fflush_r>
 8006f60:	68a1      	ldr	r1, [r4, #8]
 8006f62:	4b09      	ldr	r3, [pc, #36]	@ (8006f88 <cleanup_stdio+0x38>)
 8006f64:	4299      	cmp	r1, r3
 8006f66:	d002      	beq.n	8006f6e <cleanup_stdio+0x1e>
 8006f68:	4620      	mov	r0, r4
 8006f6a:	f001 f9b3 	bl	80082d4 <_fflush_r>
 8006f6e:	68e1      	ldr	r1, [r4, #12]
 8006f70:	4b06      	ldr	r3, [pc, #24]	@ (8006f8c <cleanup_stdio+0x3c>)
 8006f72:	4299      	cmp	r1, r3
 8006f74:	d004      	beq.n	8006f80 <cleanup_stdio+0x30>
 8006f76:	4620      	mov	r0, r4
 8006f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f7c:	f001 b9aa 	b.w	80082d4 <_fflush_r>
 8006f80:	bd10      	pop	{r4, pc}
 8006f82:	bf00      	nop
 8006f84:	200406f8 	.word	0x200406f8
 8006f88:	20040760 	.word	0x20040760
 8006f8c:	200407c8 	.word	0x200407c8

08006f90 <global_stdio_init.part.0>:
 8006f90:	b510      	push	{r4, lr}
 8006f92:	4b0b      	ldr	r3, [pc, #44]	@ (8006fc0 <global_stdio_init.part.0+0x30>)
 8006f94:	4c0b      	ldr	r4, [pc, #44]	@ (8006fc4 <global_stdio_init.part.0+0x34>)
 8006f96:	4a0c      	ldr	r2, [pc, #48]	@ (8006fc8 <global_stdio_init.part.0+0x38>)
 8006f98:	601a      	str	r2, [r3, #0]
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	2104      	movs	r1, #4
 8006fa0:	f7ff ff94 	bl	8006ecc <std>
 8006fa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006fa8:	2201      	movs	r2, #1
 8006faa:	2109      	movs	r1, #9
 8006fac:	f7ff ff8e 	bl	8006ecc <std>
 8006fb0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006fb4:	2202      	movs	r2, #2
 8006fb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fba:	2112      	movs	r1, #18
 8006fbc:	f7ff bf86 	b.w	8006ecc <std>
 8006fc0:	20040830 	.word	0x20040830
 8006fc4:	200406f8 	.word	0x200406f8
 8006fc8:	08006f39 	.word	0x08006f39

08006fcc <__sfp_lock_acquire>:
 8006fcc:	4801      	ldr	r0, [pc, #4]	@ (8006fd4 <__sfp_lock_acquire+0x8>)
 8006fce:	f000 b88c 	b.w	80070ea <__retarget_lock_acquire_recursive>
 8006fd2:	bf00      	nop
 8006fd4:	20040835 	.word	0x20040835

08006fd8 <__sfp_lock_release>:
 8006fd8:	4801      	ldr	r0, [pc, #4]	@ (8006fe0 <__sfp_lock_release+0x8>)
 8006fda:	f000 b887 	b.w	80070ec <__retarget_lock_release_recursive>
 8006fde:	bf00      	nop
 8006fe0:	20040835 	.word	0x20040835

08006fe4 <__sinit>:
 8006fe4:	b510      	push	{r4, lr}
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	f7ff fff0 	bl	8006fcc <__sfp_lock_acquire>
 8006fec:	6a23      	ldr	r3, [r4, #32]
 8006fee:	b11b      	cbz	r3, 8006ff8 <__sinit+0x14>
 8006ff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ff4:	f7ff bff0 	b.w	8006fd8 <__sfp_lock_release>
 8006ff8:	4b04      	ldr	r3, [pc, #16]	@ (800700c <__sinit+0x28>)
 8006ffa:	6223      	str	r3, [r4, #32]
 8006ffc:	4b04      	ldr	r3, [pc, #16]	@ (8007010 <__sinit+0x2c>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1f5      	bne.n	8006ff0 <__sinit+0xc>
 8007004:	f7ff ffc4 	bl	8006f90 <global_stdio_init.part.0>
 8007008:	e7f2      	b.n	8006ff0 <__sinit+0xc>
 800700a:	bf00      	nop
 800700c:	08006f51 	.word	0x08006f51
 8007010:	20040830 	.word	0x20040830

08007014 <_fwalk_sglue>:
 8007014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007018:	4607      	mov	r7, r0
 800701a:	4688      	mov	r8, r1
 800701c:	4614      	mov	r4, r2
 800701e:	2600      	movs	r6, #0
 8007020:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007024:	f1b9 0901 	subs.w	r9, r9, #1
 8007028:	d505      	bpl.n	8007036 <_fwalk_sglue+0x22>
 800702a:	6824      	ldr	r4, [r4, #0]
 800702c:	2c00      	cmp	r4, #0
 800702e:	d1f7      	bne.n	8007020 <_fwalk_sglue+0xc>
 8007030:	4630      	mov	r0, r6
 8007032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007036:	89ab      	ldrh	r3, [r5, #12]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d907      	bls.n	800704c <_fwalk_sglue+0x38>
 800703c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007040:	3301      	adds	r3, #1
 8007042:	d003      	beq.n	800704c <_fwalk_sglue+0x38>
 8007044:	4629      	mov	r1, r5
 8007046:	4638      	mov	r0, r7
 8007048:	47c0      	blx	r8
 800704a:	4306      	orrs	r6, r0
 800704c:	3568      	adds	r5, #104	@ 0x68
 800704e:	e7e9      	b.n	8007024 <_fwalk_sglue+0x10>

08007050 <memmove>:
 8007050:	4288      	cmp	r0, r1
 8007052:	b510      	push	{r4, lr}
 8007054:	eb01 0402 	add.w	r4, r1, r2
 8007058:	d902      	bls.n	8007060 <memmove+0x10>
 800705a:	4284      	cmp	r4, r0
 800705c:	4623      	mov	r3, r4
 800705e:	d807      	bhi.n	8007070 <memmove+0x20>
 8007060:	1e43      	subs	r3, r0, #1
 8007062:	42a1      	cmp	r1, r4
 8007064:	d008      	beq.n	8007078 <memmove+0x28>
 8007066:	f811 2b01 	ldrb.w	r2, [r1], #1
 800706a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800706e:	e7f8      	b.n	8007062 <memmove+0x12>
 8007070:	4402      	add	r2, r0
 8007072:	4601      	mov	r1, r0
 8007074:	428a      	cmp	r2, r1
 8007076:	d100      	bne.n	800707a <memmove+0x2a>
 8007078:	bd10      	pop	{r4, pc}
 800707a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800707e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007082:	e7f7      	b.n	8007074 <memmove+0x24>

08007084 <memset>:
 8007084:	4402      	add	r2, r0
 8007086:	4603      	mov	r3, r0
 8007088:	4293      	cmp	r3, r2
 800708a:	d100      	bne.n	800708e <memset+0xa>
 800708c:	4770      	bx	lr
 800708e:	f803 1b01 	strb.w	r1, [r3], #1
 8007092:	e7f9      	b.n	8007088 <memset+0x4>

08007094 <__errno>:
 8007094:	4b01      	ldr	r3, [pc, #4]	@ (800709c <__errno+0x8>)
 8007096:	6818      	ldr	r0, [r3, #0]
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	20040018 	.word	0x20040018

080070a0 <__libc_init_array>:
 80070a0:	b570      	push	{r4, r5, r6, lr}
 80070a2:	4d0d      	ldr	r5, [pc, #52]	@ (80070d8 <__libc_init_array+0x38>)
 80070a4:	4c0d      	ldr	r4, [pc, #52]	@ (80070dc <__libc_init_array+0x3c>)
 80070a6:	1b64      	subs	r4, r4, r5
 80070a8:	10a4      	asrs	r4, r4, #2
 80070aa:	2600      	movs	r6, #0
 80070ac:	42a6      	cmp	r6, r4
 80070ae:	d109      	bne.n	80070c4 <__libc_init_array+0x24>
 80070b0:	4d0b      	ldr	r5, [pc, #44]	@ (80070e0 <__libc_init_array+0x40>)
 80070b2:	4c0c      	ldr	r4, [pc, #48]	@ (80070e4 <__libc_init_array+0x44>)
 80070b4:	f002 fe52 	bl	8009d5c <_init>
 80070b8:	1b64      	subs	r4, r4, r5
 80070ba:	10a4      	asrs	r4, r4, #2
 80070bc:	2600      	movs	r6, #0
 80070be:	42a6      	cmp	r6, r4
 80070c0:	d105      	bne.n	80070ce <__libc_init_array+0x2e>
 80070c2:	bd70      	pop	{r4, r5, r6, pc}
 80070c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80070c8:	4798      	blx	r3
 80070ca:	3601      	adds	r6, #1
 80070cc:	e7ee      	b.n	80070ac <__libc_init_array+0xc>
 80070ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80070d2:	4798      	blx	r3
 80070d4:	3601      	adds	r6, #1
 80070d6:	e7f2      	b.n	80070be <__libc_init_array+0x1e>
 80070d8:	0800f7ac 	.word	0x0800f7ac
 80070dc:	0800f7ac 	.word	0x0800f7ac
 80070e0:	0800f7ac 	.word	0x0800f7ac
 80070e4:	0800f7b0 	.word	0x0800f7b0

080070e8 <__retarget_lock_init_recursive>:
 80070e8:	4770      	bx	lr

080070ea <__retarget_lock_acquire_recursive>:
 80070ea:	4770      	bx	lr

080070ec <__retarget_lock_release_recursive>:
 80070ec:	4770      	bx	lr
	...

080070f0 <_localeconv_r>:
 80070f0:	4800      	ldr	r0, [pc, #0]	@ (80070f4 <_localeconv_r+0x4>)
 80070f2:	4770      	bx	lr
 80070f4:	20040158 	.word	0x20040158

080070f8 <memcpy>:
 80070f8:	440a      	add	r2, r1
 80070fa:	4291      	cmp	r1, r2
 80070fc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007100:	d100      	bne.n	8007104 <memcpy+0xc>
 8007102:	4770      	bx	lr
 8007104:	b510      	push	{r4, lr}
 8007106:	f811 4b01 	ldrb.w	r4, [r1], #1
 800710a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800710e:	4291      	cmp	r1, r2
 8007110:	d1f9      	bne.n	8007106 <memcpy+0xe>
 8007112:	bd10      	pop	{r4, pc}

08007114 <quorem>:
 8007114:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007118:	6903      	ldr	r3, [r0, #16]
 800711a:	690c      	ldr	r4, [r1, #16]
 800711c:	42a3      	cmp	r3, r4
 800711e:	4607      	mov	r7, r0
 8007120:	db7e      	blt.n	8007220 <quorem+0x10c>
 8007122:	3c01      	subs	r4, #1
 8007124:	f101 0814 	add.w	r8, r1, #20
 8007128:	00a3      	lsls	r3, r4, #2
 800712a:	f100 0514 	add.w	r5, r0, #20
 800712e:	9300      	str	r3, [sp, #0]
 8007130:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007134:	9301      	str	r3, [sp, #4]
 8007136:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800713a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800713e:	3301      	adds	r3, #1
 8007140:	429a      	cmp	r2, r3
 8007142:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007146:	fbb2 f6f3 	udiv	r6, r2, r3
 800714a:	d32e      	bcc.n	80071aa <quorem+0x96>
 800714c:	f04f 0a00 	mov.w	sl, #0
 8007150:	46c4      	mov	ip, r8
 8007152:	46ae      	mov	lr, r5
 8007154:	46d3      	mov	fp, sl
 8007156:	f85c 3b04 	ldr.w	r3, [ip], #4
 800715a:	b298      	uxth	r0, r3
 800715c:	fb06 a000 	mla	r0, r6, r0, sl
 8007160:	0c02      	lsrs	r2, r0, #16
 8007162:	0c1b      	lsrs	r3, r3, #16
 8007164:	fb06 2303 	mla	r3, r6, r3, r2
 8007168:	f8de 2000 	ldr.w	r2, [lr]
 800716c:	b280      	uxth	r0, r0
 800716e:	b292      	uxth	r2, r2
 8007170:	1a12      	subs	r2, r2, r0
 8007172:	445a      	add	r2, fp
 8007174:	f8de 0000 	ldr.w	r0, [lr]
 8007178:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800717c:	b29b      	uxth	r3, r3
 800717e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007182:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007186:	b292      	uxth	r2, r2
 8007188:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800718c:	45e1      	cmp	r9, ip
 800718e:	f84e 2b04 	str.w	r2, [lr], #4
 8007192:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007196:	d2de      	bcs.n	8007156 <quorem+0x42>
 8007198:	9b00      	ldr	r3, [sp, #0]
 800719a:	58eb      	ldr	r3, [r5, r3]
 800719c:	b92b      	cbnz	r3, 80071aa <quorem+0x96>
 800719e:	9b01      	ldr	r3, [sp, #4]
 80071a0:	3b04      	subs	r3, #4
 80071a2:	429d      	cmp	r5, r3
 80071a4:	461a      	mov	r2, r3
 80071a6:	d32f      	bcc.n	8007208 <quorem+0xf4>
 80071a8:	613c      	str	r4, [r7, #16]
 80071aa:	4638      	mov	r0, r7
 80071ac:	f001 fb38 	bl	8008820 <__mcmp>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	db25      	blt.n	8007200 <quorem+0xec>
 80071b4:	4629      	mov	r1, r5
 80071b6:	2000      	movs	r0, #0
 80071b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80071bc:	f8d1 c000 	ldr.w	ip, [r1]
 80071c0:	fa1f fe82 	uxth.w	lr, r2
 80071c4:	fa1f f38c 	uxth.w	r3, ip
 80071c8:	eba3 030e 	sub.w	r3, r3, lr
 80071cc:	4403      	add	r3, r0
 80071ce:	0c12      	lsrs	r2, r2, #16
 80071d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80071d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80071d8:	b29b      	uxth	r3, r3
 80071da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071de:	45c1      	cmp	r9, r8
 80071e0:	f841 3b04 	str.w	r3, [r1], #4
 80071e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80071e8:	d2e6      	bcs.n	80071b8 <quorem+0xa4>
 80071ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071f2:	b922      	cbnz	r2, 80071fe <quorem+0xea>
 80071f4:	3b04      	subs	r3, #4
 80071f6:	429d      	cmp	r5, r3
 80071f8:	461a      	mov	r2, r3
 80071fa:	d30b      	bcc.n	8007214 <quorem+0x100>
 80071fc:	613c      	str	r4, [r7, #16]
 80071fe:	3601      	adds	r6, #1
 8007200:	4630      	mov	r0, r6
 8007202:	b003      	add	sp, #12
 8007204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007208:	6812      	ldr	r2, [r2, #0]
 800720a:	3b04      	subs	r3, #4
 800720c:	2a00      	cmp	r2, #0
 800720e:	d1cb      	bne.n	80071a8 <quorem+0x94>
 8007210:	3c01      	subs	r4, #1
 8007212:	e7c6      	b.n	80071a2 <quorem+0x8e>
 8007214:	6812      	ldr	r2, [r2, #0]
 8007216:	3b04      	subs	r3, #4
 8007218:	2a00      	cmp	r2, #0
 800721a:	d1ef      	bne.n	80071fc <quorem+0xe8>
 800721c:	3c01      	subs	r4, #1
 800721e:	e7ea      	b.n	80071f6 <quorem+0xe2>
 8007220:	2000      	movs	r0, #0
 8007222:	e7ee      	b.n	8007202 <quorem+0xee>
 8007224:	0000      	movs	r0, r0
	...

08007228 <_dtoa_r>:
 8007228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800722c:	69c7      	ldr	r7, [r0, #28]
 800722e:	b097      	sub	sp, #92	@ 0x5c
 8007230:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007234:	ec55 4b10 	vmov	r4, r5, d0
 8007238:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800723a:	9107      	str	r1, [sp, #28]
 800723c:	4681      	mov	r9, r0
 800723e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007240:	9311      	str	r3, [sp, #68]	@ 0x44
 8007242:	b97f      	cbnz	r7, 8007264 <_dtoa_r+0x3c>
 8007244:	2010      	movs	r0, #16
 8007246:	f000 ff17 	bl	8008078 <malloc>
 800724a:	4602      	mov	r2, r0
 800724c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007250:	b920      	cbnz	r0, 800725c <_dtoa_r+0x34>
 8007252:	4ba9      	ldr	r3, [pc, #676]	@ (80074f8 <_dtoa_r+0x2d0>)
 8007254:	21ef      	movs	r1, #239	@ 0xef
 8007256:	48a9      	ldr	r0, [pc, #676]	@ (80074fc <_dtoa_r+0x2d4>)
 8007258:	f001 fcb2 	bl	8008bc0 <__assert_func>
 800725c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007260:	6007      	str	r7, [r0, #0]
 8007262:	60c7      	str	r7, [r0, #12]
 8007264:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007268:	6819      	ldr	r1, [r3, #0]
 800726a:	b159      	cbz	r1, 8007284 <_dtoa_r+0x5c>
 800726c:	685a      	ldr	r2, [r3, #4]
 800726e:	604a      	str	r2, [r1, #4]
 8007270:	2301      	movs	r3, #1
 8007272:	4093      	lsls	r3, r2
 8007274:	608b      	str	r3, [r1, #8]
 8007276:	4648      	mov	r0, r9
 8007278:	f001 f8a0 	bl	80083bc <_Bfree>
 800727c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007280:	2200      	movs	r2, #0
 8007282:	601a      	str	r2, [r3, #0]
 8007284:	1e2b      	subs	r3, r5, #0
 8007286:	bfb9      	ittee	lt
 8007288:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800728c:	9305      	strlt	r3, [sp, #20]
 800728e:	2300      	movge	r3, #0
 8007290:	6033      	strge	r3, [r6, #0]
 8007292:	9f05      	ldr	r7, [sp, #20]
 8007294:	4b9a      	ldr	r3, [pc, #616]	@ (8007500 <_dtoa_r+0x2d8>)
 8007296:	bfbc      	itt	lt
 8007298:	2201      	movlt	r2, #1
 800729a:	6032      	strlt	r2, [r6, #0]
 800729c:	43bb      	bics	r3, r7
 800729e:	d112      	bne.n	80072c6 <_dtoa_r+0x9e>
 80072a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80072a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80072a6:	6013      	str	r3, [r2, #0]
 80072a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80072ac:	4323      	orrs	r3, r4
 80072ae:	f000 855a 	beq.w	8007d66 <_dtoa_r+0xb3e>
 80072b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007514 <_dtoa_r+0x2ec>
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	f000 855c 	beq.w	8007d76 <_dtoa_r+0xb4e>
 80072be:	f10a 0303 	add.w	r3, sl, #3
 80072c2:	f000 bd56 	b.w	8007d72 <_dtoa_r+0xb4a>
 80072c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80072ca:	2200      	movs	r2, #0
 80072cc:	ec51 0b17 	vmov	r0, r1, d7
 80072d0:	2300      	movs	r3, #0
 80072d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80072d6:	f7f9 fc0f 	bl	8000af8 <__aeabi_dcmpeq>
 80072da:	4680      	mov	r8, r0
 80072dc:	b158      	cbz	r0, 80072f6 <_dtoa_r+0xce>
 80072de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80072e0:	2301      	movs	r3, #1
 80072e2:	6013      	str	r3, [r2, #0]
 80072e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072e6:	b113      	cbz	r3, 80072ee <_dtoa_r+0xc6>
 80072e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80072ea:	4b86      	ldr	r3, [pc, #536]	@ (8007504 <_dtoa_r+0x2dc>)
 80072ec:	6013      	str	r3, [r2, #0]
 80072ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007518 <_dtoa_r+0x2f0>
 80072f2:	f000 bd40 	b.w	8007d76 <_dtoa_r+0xb4e>
 80072f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80072fa:	aa14      	add	r2, sp, #80	@ 0x50
 80072fc:	a915      	add	r1, sp, #84	@ 0x54
 80072fe:	4648      	mov	r0, r9
 8007300:	f001 fb3e 	bl	8008980 <__d2b>
 8007304:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007308:	9002      	str	r0, [sp, #8]
 800730a:	2e00      	cmp	r6, #0
 800730c:	d078      	beq.n	8007400 <_dtoa_r+0x1d8>
 800730e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007310:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007314:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007318:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800731c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007320:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007324:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007328:	4619      	mov	r1, r3
 800732a:	2200      	movs	r2, #0
 800732c:	4b76      	ldr	r3, [pc, #472]	@ (8007508 <_dtoa_r+0x2e0>)
 800732e:	f7f8 ffc3 	bl	80002b8 <__aeabi_dsub>
 8007332:	a36b      	add	r3, pc, #428	@ (adr r3, 80074e0 <_dtoa_r+0x2b8>)
 8007334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007338:	f7f9 f976 	bl	8000628 <__aeabi_dmul>
 800733c:	a36a      	add	r3, pc, #424	@ (adr r3, 80074e8 <_dtoa_r+0x2c0>)
 800733e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007342:	f7f8 ffbb 	bl	80002bc <__adddf3>
 8007346:	4604      	mov	r4, r0
 8007348:	4630      	mov	r0, r6
 800734a:	460d      	mov	r5, r1
 800734c:	f7f9 f902 	bl	8000554 <__aeabi_i2d>
 8007350:	a367      	add	r3, pc, #412	@ (adr r3, 80074f0 <_dtoa_r+0x2c8>)
 8007352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007356:	f7f9 f967 	bl	8000628 <__aeabi_dmul>
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	4620      	mov	r0, r4
 8007360:	4629      	mov	r1, r5
 8007362:	f7f8 ffab 	bl	80002bc <__adddf3>
 8007366:	4604      	mov	r4, r0
 8007368:	460d      	mov	r5, r1
 800736a:	f7f9 fc0d 	bl	8000b88 <__aeabi_d2iz>
 800736e:	2200      	movs	r2, #0
 8007370:	4607      	mov	r7, r0
 8007372:	2300      	movs	r3, #0
 8007374:	4620      	mov	r0, r4
 8007376:	4629      	mov	r1, r5
 8007378:	f7f9 fbc8 	bl	8000b0c <__aeabi_dcmplt>
 800737c:	b140      	cbz	r0, 8007390 <_dtoa_r+0x168>
 800737e:	4638      	mov	r0, r7
 8007380:	f7f9 f8e8 	bl	8000554 <__aeabi_i2d>
 8007384:	4622      	mov	r2, r4
 8007386:	462b      	mov	r3, r5
 8007388:	f7f9 fbb6 	bl	8000af8 <__aeabi_dcmpeq>
 800738c:	b900      	cbnz	r0, 8007390 <_dtoa_r+0x168>
 800738e:	3f01      	subs	r7, #1
 8007390:	2f16      	cmp	r7, #22
 8007392:	d852      	bhi.n	800743a <_dtoa_r+0x212>
 8007394:	4b5d      	ldr	r3, [pc, #372]	@ (800750c <_dtoa_r+0x2e4>)
 8007396:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800739a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80073a2:	f7f9 fbb3 	bl	8000b0c <__aeabi_dcmplt>
 80073a6:	2800      	cmp	r0, #0
 80073a8:	d049      	beq.n	800743e <_dtoa_r+0x216>
 80073aa:	3f01      	subs	r7, #1
 80073ac:	2300      	movs	r3, #0
 80073ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80073b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80073b2:	1b9b      	subs	r3, r3, r6
 80073b4:	1e5a      	subs	r2, r3, #1
 80073b6:	bf45      	ittet	mi
 80073b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80073bc:	9300      	strmi	r3, [sp, #0]
 80073be:	2300      	movpl	r3, #0
 80073c0:	2300      	movmi	r3, #0
 80073c2:	9206      	str	r2, [sp, #24]
 80073c4:	bf54      	ite	pl
 80073c6:	9300      	strpl	r3, [sp, #0]
 80073c8:	9306      	strmi	r3, [sp, #24]
 80073ca:	2f00      	cmp	r7, #0
 80073cc:	db39      	blt.n	8007442 <_dtoa_r+0x21a>
 80073ce:	9b06      	ldr	r3, [sp, #24]
 80073d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80073d2:	443b      	add	r3, r7
 80073d4:	9306      	str	r3, [sp, #24]
 80073d6:	2300      	movs	r3, #0
 80073d8:	9308      	str	r3, [sp, #32]
 80073da:	9b07      	ldr	r3, [sp, #28]
 80073dc:	2b09      	cmp	r3, #9
 80073de:	d863      	bhi.n	80074a8 <_dtoa_r+0x280>
 80073e0:	2b05      	cmp	r3, #5
 80073e2:	bfc4      	itt	gt
 80073e4:	3b04      	subgt	r3, #4
 80073e6:	9307      	strgt	r3, [sp, #28]
 80073e8:	9b07      	ldr	r3, [sp, #28]
 80073ea:	f1a3 0302 	sub.w	r3, r3, #2
 80073ee:	bfcc      	ite	gt
 80073f0:	2400      	movgt	r4, #0
 80073f2:	2401      	movle	r4, #1
 80073f4:	2b03      	cmp	r3, #3
 80073f6:	d863      	bhi.n	80074c0 <_dtoa_r+0x298>
 80073f8:	e8df f003 	tbb	[pc, r3]
 80073fc:	2b375452 	.word	0x2b375452
 8007400:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007404:	441e      	add	r6, r3
 8007406:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800740a:	2b20      	cmp	r3, #32
 800740c:	bfc1      	itttt	gt
 800740e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007412:	409f      	lslgt	r7, r3
 8007414:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007418:	fa24 f303 	lsrgt.w	r3, r4, r3
 800741c:	bfd6      	itet	le
 800741e:	f1c3 0320 	rsble	r3, r3, #32
 8007422:	ea47 0003 	orrgt.w	r0, r7, r3
 8007426:	fa04 f003 	lslle.w	r0, r4, r3
 800742a:	f7f9 f883 	bl	8000534 <__aeabi_ui2d>
 800742e:	2201      	movs	r2, #1
 8007430:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007434:	3e01      	subs	r6, #1
 8007436:	9212      	str	r2, [sp, #72]	@ 0x48
 8007438:	e776      	b.n	8007328 <_dtoa_r+0x100>
 800743a:	2301      	movs	r3, #1
 800743c:	e7b7      	b.n	80073ae <_dtoa_r+0x186>
 800743e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007440:	e7b6      	b.n	80073b0 <_dtoa_r+0x188>
 8007442:	9b00      	ldr	r3, [sp, #0]
 8007444:	1bdb      	subs	r3, r3, r7
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	427b      	negs	r3, r7
 800744a:	9308      	str	r3, [sp, #32]
 800744c:	2300      	movs	r3, #0
 800744e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007450:	e7c3      	b.n	80073da <_dtoa_r+0x1b2>
 8007452:	2301      	movs	r3, #1
 8007454:	9309      	str	r3, [sp, #36]	@ 0x24
 8007456:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007458:	eb07 0b03 	add.w	fp, r7, r3
 800745c:	f10b 0301 	add.w	r3, fp, #1
 8007460:	2b01      	cmp	r3, #1
 8007462:	9303      	str	r3, [sp, #12]
 8007464:	bfb8      	it	lt
 8007466:	2301      	movlt	r3, #1
 8007468:	e006      	b.n	8007478 <_dtoa_r+0x250>
 800746a:	2301      	movs	r3, #1
 800746c:	9309      	str	r3, [sp, #36]	@ 0x24
 800746e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007470:	2b00      	cmp	r3, #0
 8007472:	dd28      	ble.n	80074c6 <_dtoa_r+0x29e>
 8007474:	469b      	mov	fp, r3
 8007476:	9303      	str	r3, [sp, #12]
 8007478:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800747c:	2100      	movs	r1, #0
 800747e:	2204      	movs	r2, #4
 8007480:	f102 0514 	add.w	r5, r2, #20
 8007484:	429d      	cmp	r5, r3
 8007486:	d926      	bls.n	80074d6 <_dtoa_r+0x2ae>
 8007488:	6041      	str	r1, [r0, #4]
 800748a:	4648      	mov	r0, r9
 800748c:	f000 ff56 	bl	800833c <_Balloc>
 8007490:	4682      	mov	sl, r0
 8007492:	2800      	cmp	r0, #0
 8007494:	d142      	bne.n	800751c <_dtoa_r+0x2f4>
 8007496:	4b1e      	ldr	r3, [pc, #120]	@ (8007510 <_dtoa_r+0x2e8>)
 8007498:	4602      	mov	r2, r0
 800749a:	f240 11af 	movw	r1, #431	@ 0x1af
 800749e:	e6da      	b.n	8007256 <_dtoa_r+0x2e>
 80074a0:	2300      	movs	r3, #0
 80074a2:	e7e3      	b.n	800746c <_dtoa_r+0x244>
 80074a4:	2300      	movs	r3, #0
 80074a6:	e7d5      	b.n	8007454 <_dtoa_r+0x22c>
 80074a8:	2401      	movs	r4, #1
 80074aa:	2300      	movs	r3, #0
 80074ac:	9307      	str	r3, [sp, #28]
 80074ae:	9409      	str	r4, [sp, #36]	@ 0x24
 80074b0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80074b4:	2200      	movs	r2, #0
 80074b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80074ba:	2312      	movs	r3, #18
 80074bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80074be:	e7db      	b.n	8007478 <_dtoa_r+0x250>
 80074c0:	2301      	movs	r3, #1
 80074c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80074c4:	e7f4      	b.n	80074b0 <_dtoa_r+0x288>
 80074c6:	f04f 0b01 	mov.w	fp, #1
 80074ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80074ce:	465b      	mov	r3, fp
 80074d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80074d4:	e7d0      	b.n	8007478 <_dtoa_r+0x250>
 80074d6:	3101      	adds	r1, #1
 80074d8:	0052      	lsls	r2, r2, #1
 80074da:	e7d1      	b.n	8007480 <_dtoa_r+0x258>
 80074dc:	f3af 8000 	nop.w
 80074e0:	636f4361 	.word	0x636f4361
 80074e4:	3fd287a7 	.word	0x3fd287a7
 80074e8:	8b60c8b3 	.word	0x8b60c8b3
 80074ec:	3fc68a28 	.word	0x3fc68a28
 80074f0:	509f79fb 	.word	0x509f79fb
 80074f4:	3fd34413 	.word	0x3fd34413
 80074f8:	0800f0a1 	.word	0x0800f0a1
 80074fc:	0800f0b8 	.word	0x0800f0b8
 8007500:	7ff00000 	.word	0x7ff00000
 8007504:	0800f071 	.word	0x0800f071
 8007508:	3ff80000 	.word	0x3ff80000
 800750c:	0800f208 	.word	0x0800f208
 8007510:	0800f110 	.word	0x0800f110
 8007514:	0800f09d 	.word	0x0800f09d
 8007518:	0800f070 	.word	0x0800f070
 800751c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007520:	6018      	str	r0, [r3, #0]
 8007522:	9b03      	ldr	r3, [sp, #12]
 8007524:	2b0e      	cmp	r3, #14
 8007526:	f200 80a1 	bhi.w	800766c <_dtoa_r+0x444>
 800752a:	2c00      	cmp	r4, #0
 800752c:	f000 809e 	beq.w	800766c <_dtoa_r+0x444>
 8007530:	2f00      	cmp	r7, #0
 8007532:	dd33      	ble.n	800759c <_dtoa_r+0x374>
 8007534:	4b9c      	ldr	r3, [pc, #624]	@ (80077a8 <_dtoa_r+0x580>)
 8007536:	f007 020f 	and.w	r2, r7, #15
 800753a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800753e:	ed93 7b00 	vldr	d7, [r3]
 8007542:	05f8      	lsls	r0, r7, #23
 8007544:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007548:	ea4f 1427 	mov.w	r4, r7, asr #4
 800754c:	d516      	bpl.n	800757c <_dtoa_r+0x354>
 800754e:	4b97      	ldr	r3, [pc, #604]	@ (80077ac <_dtoa_r+0x584>)
 8007550:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007554:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007558:	f7f9 f990 	bl	800087c <__aeabi_ddiv>
 800755c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007560:	f004 040f 	and.w	r4, r4, #15
 8007564:	2603      	movs	r6, #3
 8007566:	4d91      	ldr	r5, [pc, #580]	@ (80077ac <_dtoa_r+0x584>)
 8007568:	b954      	cbnz	r4, 8007580 <_dtoa_r+0x358>
 800756a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800756e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007572:	f7f9 f983 	bl	800087c <__aeabi_ddiv>
 8007576:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800757a:	e028      	b.n	80075ce <_dtoa_r+0x3a6>
 800757c:	2602      	movs	r6, #2
 800757e:	e7f2      	b.n	8007566 <_dtoa_r+0x33e>
 8007580:	07e1      	lsls	r1, r4, #31
 8007582:	d508      	bpl.n	8007596 <_dtoa_r+0x36e>
 8007584:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007588:	e9d5 2300 	ldrd	r2, r3, [r5]
 800758c:	f7f9 f84c 	bl	8000628 <__aeabi_dmul>
 8007590:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007594:	3601      	adds	r6, #1
 8007596:	1064      	asrs	r4, r4, #1
 8007598:	3508      	adds	r5, #8
 800759a:	e7e5      	b.n	8007568 <_dtoa_r+0x340>
 800759c:	f000 80af 	beq.w	80076fe <_dtoa_r+0x4d6>
 80075a0:	427c      	negs	r4, r7
 80075a2:	4b81      	ldr	r3, [pc, #516]	@ (80077a8 <_dtoa_r+0x580>)
 80075a4:	4d81      	ldr	r5, [pc, #516]	@ (80077ac <_dtoa_r+0x584>)
 80075a6:	f004 020f 	and.w	r2, r4, #15
 80075aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075b6:	f7f9 f837 	bl	8000628 <__aeabi_dmul>
 80075ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075be:	1124      	asrs	r4, r4, #4
 80075c0:	2300      	movs	r3, #0
 80075c2:	2602      	movs	r6, #2
 80075c4:	2c00      	cmp	r4, #0
 80075c6:	f040 808f 	bne.w	80076e8 <_dtoa_r+0x4c0>
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1d3      	bne.n	8007576 <_dtoa_r+0x34e>
 80075ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80075d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f000 8094 	beq.w	8007702 <_dtoa_r+0x4da>
 80075da:	4b75      	ldr	r3, [pc, #468]	@ (80077b0 <_dtoa_r+0x588>)
 80075dc:	2200      	movs	r2, #0
 80075de:	4620      	mov	r0, r4
 80075e0:	4629      	mov	r1, r5
 80075e2:	f7f9 fa93 	bl	8000b0c <__aeabi_dcmplt>
 80075e6:	2800      	cmp	r0, #0
 80075e8:	f000 808b 	beq.w	8007702 <_dtoa_r+0x4da>
 80075ec:	9b03      	ldr	r3, [sp, #12]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 8087 	beq.w	8007702 <_dtoa_r+0x4da>
 80075f4:	f1bb 0f00 	cmp.w	fp, #0
 80075f8:	dd34      	ble.n	8007664 <_dtoa_r+0x43c>
 80075fa:	4620      	mov	r0, r4
 80075fc:	4b6d      	ldr	r3, [pc, #436]	@ (80077b4 <_dtoa_r+0x58c>)
 80075fe:	2200      	movs	r2, #0
 8007600:	4629      	mov	r1, r5
 8007602:	f7f9 f811 	bl	8000628 <__aeabi_dmul>
 8007606:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800760a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800760e:	3601      	adds	r6, #1
 8007610:	465c      	mov	r4, fp
 8007612:	4630      	mov	r0, r6
 8007614:	f7f8 ff9e 	bl	8000554 <__aeabi_i2d>
 8007618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800761c:	f7f9 f804 	bl	8000628 <__aeabi_dmul>
 8007620:	4b65      	ldr	r3, [pc, #404]	@ (80077b8 <_dtoa_r+0x590>)
 8007622:	2200      	movs	r2, #0
 8007624:	f7f8 fe4a 	bl	80002bc <__adddf3>
 8007628:	4605      	mov	r5, r0
 800762a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800762e:	2c00      	cmp	r4, #0
 8007630:	d16a      	bne.n	8007708 <_dtoa_r+0x4e0>
 8007632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007636:	4b61      	ldr	r3, [pc, #388]	@ (80077bc <_dtoa_r+0x594>)
 8007638:	2200      	movs	r2, #0
 800763a:	f7f8 fe3d 	bl	80002b8 <__aeabi_dsub>
 800763e:	4602      	mov	r2, r0
 8007640:	460b      	mov	r3, r1
 8007642:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007646:	462a      	mov	r2, r5
 8007648:	4633      	mov	r3, r6
 800764a:	f7f9 fa7d 	bl	8000b48 <__aeabi_dcmpgt>
 800764e:	2800      	cmp	r0, #0
 8007650:	f040 8298 	bne.w	8007b84 <_dtoa_r+0x95c>
 8007654:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007658:	462a      	mov	r2, r5
 800765a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800765e:	f7f9 fa55 	bl	8000b0c <__aeabi_dcmplt>
 8007662:	bb38      	cbnz	r0, 80076b4 <_dtoa_r+0x48c>
 8007664:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007668:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800766c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800766e:	2b00      	cmp	r3, #0
 8007670:	f2c0 8157 	blt.w	8007922 <_dtoa_r+0x6fa>
 8007674:	2f0e      	cmp	r7, #14
 8007676:	f300 8154 	bgt.w	8007922 <_dtoa_r+0x6fa>
 800767a:	4b4b      	ldr	r3, [pc, #300]	@ (80077a8 <_dtoa_r+0x580>)
 800767c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007680:	ed93 7b00 	vldr	d7, [r3]
 8007684:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007686:	2b00      	cmp	r3, #0
 8007688:	ed8d 7b00 	vstr	d7, [sp]
 800768c:	f280 80e5 	bge.w	800785a <_dtoa_r+0x632>
 8007690:	9b03      	ldr	r3, [sp, #12]
 8007692:	2b00      	cmp	r3, #0
 8007694:	f300 80e1 	bgt.w	800785a <_dtoa_r+0x632>
 8007698:	d10c      	bne.n	80076b4 <_dtoa_r+0x48c>
 800769a:	4b48      	ldr	r3, [pc, #288]	@ (80077bc <_dtoa_r+0x594>)
 800769c:	2200      	movs	r2, #0
 800769e:	ec51 0b17 	vmov	r0, r1, d7
 80076a2:	f7f8 ffc1 	bl	8000628 <__aeabi_dmul>
 80076a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076aa:	f7f9 fa43 	bl	8000b34 <__aeabi_dcmpge>
 80076ae:	2800      	cmp	r0, #0
 80076b0:	f000 8266 	beq.w	8007b80 <_dtoa_r+0x958>
 80076b4:	2400      	movs	r4, #0
 80076b6:	4625      	mov	r5, r4
 80076b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076ba:	4656      	mov	r6, sl
 80076bc:	ea6f 0803 	mvn.w	r8, r3
 80076c0:	2700      	movs	r7, #0
 80076c2:	4621      	mov	r1, r4
 80076c4:	4648      	mov	r0, r9
 80076c6:	f000 fe79 	bl	80083bc <_Bfree>
 80076ca:	2d00      	cmp	r5, #0
 80076cc:	f000 80bd 	beq.w	800784a <_dtoa_r+0x622>
 80076d0:	b12f      	cbz	r7, 80076de <_dtoa_r+0x4b6>
 80076d2:	42af      	cmp	r7, r5
 80076d4:	d003      	beq.n	80076de <_dtoa_r+0x4b6>
 80076d6:	4639      	mov	r1, r7
 80076d8:	4648      	mov	r0, r9
 80076da:	f000 fe6f 	bl	80083bc <_Bfree>
 80076de:	4629      	mov	r1, r5
 80076e0:	4648      	mov	r0, r9
 80076e2:	f000 fe6b 	bl	80083bc <_Bfree>
 80076e6:	e0b0      	b.n	800784a <_dtoa_r+0x622>
 80076e8:	07e2      	lsls	r2, r4, #31
 80076ea:	d505      	bpl.n	80076f8 <_dtoa_r+0x4d0>
 80076ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076f0:	f7f8 ff9a 	bl	8000628 <__aeabi_dmul>
 80076f4:	3601      	adds	r6, #1
 80076f6:	2301      	movs	r3, #1
 80076f8:	1064      	asrs	r4, r4, #1
 80076fa:	3508      	adds	r5, #8
 80076fc:	e762      	b.n	80075c4 <_dtoa_r+0x39c>
 80076fe:	2602      	movs	r6, #2
 8007700:	e765      	b.n	80075ce <_dtoa_r+0x3a6>
 8007702:	9c03      	ldr	r4, [sp, #12]
 8007704:	46b8      	mov	r8, r7
 8007706:	e784      	b.n	8007612 <_dtoa_r+0x3ea>
 8007708:	4b27      	ldr	r3, [pc, #156]	@ (80077a8 <_dtoa_r+0x580>)
 800770a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800770c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007710:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007714:	4454      	add	r4, sl
 8007716:	2900      	cmp	r1, #0
 8007718:	d054      	beq.n	80077c4 <_dtoa_r+0x59c>
 800771a:	4929      	ldr	r1, [pc, #164]	@ (80077c0 <_dtoa_r+0x598>)
 800771c:	2000      	movs	r0, #0
 800771e:	f7f9 f8ad 	bl	800087c <__aeabi_ddiv>
 8007722:	4633      	mov	r3, r6
 8007724:	462a      	mov	r2, r5
 8007726:	f7f8 fdc7 	bl	80002b8 <__aeabi_dsub>
 800772a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800772e:	4656      	mov	r6, sl
 8007730:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007734:	f7f9 fa28 	bl	8000b88 <__aeabi_d2iz>
 8007738:	4605      	mov	r5, r0
 800773a:	f7f8 ff0b 	bl	8000554 <__aeabi_i2d>
 800773e:	4602      	mov	r2, r0
 8007740:	460b      	mov	r3, r1
 8007742:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007746:	f7f8 fdb7 	bl	80002b8 <__aeabi_dsub>
 800774a:	3530      	adds	r5, #48	@ 0x30
 800774c:	4602      	mov	r2, r0
 800774e:	460b      	mov	r3, r1
 8007750:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007754:	f806 5b01 	strb.w	r5, [r6], #1
 8007758:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800775c:	f7f9 f9d6 	bl	8000b0c <__aeabi_dcmplt>
 8007760:	2800      	cmp	r0, #0
 8007762:	d172      	bne.n	800784a <_dtoa_r+0x622>
 8007764:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007768:	4911      	ldr	r1, [pc, #68]	@ (80077b0 <_dtoa_r+0x588>)
 800776a:	2000      	movs	r0, #0
 800776c:	f7f8 fda4 	bl	80002b8 <__aeabi_dsub>
 8007770:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007774:	f7f9 f9ca 	bl	8000b0c <__aeabi_dcmplt>
 8007778:	2800      	cmp	r0, #0
 800777a:	f040 80b4 	bne.w	80078e6 <_dtoa_r+0x6be>
 800777e:	42a6      	cmp	r6, r4
 8007780:	f43f af70 	beq.w	8007664 <_dtoa_r+0x43c>
 8007784:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007788:	4b0a      	ldr	r3, [pc, #40]	@ (80077b4 <_dtoa_r+0x58c>)
 800778a:	2200      	movs	r2, #0
 800778c:	f7f8 ff4c 	bl	8000628 <__aeabi_dmul>
 8007790:	4b08      	ldr	r3, [pc, #32]	@ (80077b4 <_dtoa_r+0x58c>)
 8007792:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007796:	2200      	movs	r2, #0
 8007798:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800779c:	f7f8 ff44 	bl	8000628 <__aeabi_dmul>
 80077a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077a4:	e7c4      	b.n	8007730 <_dtoa_r+0x508>
 80077a6:	bf00      	nop
 80077a8:	0800f208 	.word	0x0800f208
 80077ac:	0800f1e0 	.word	0x0800f1e0
 80077b0:	3ff00000 	.word	0x3ff00000
 80077b4:	40240000 	.word	0x40240000
 80077b8:	401c0000 	.word	0x401c0000
 80077bc:	40140000 	.word	0x40140000
 80077c0:	3fe00000 	.word	0x3fe00000
 80077c4:	4631      	mov	r1, r6
 80077c6:	4628      	mov	r0, r5
 80077c8:	f7f8 ff2e 	bl	8000628 <__aeabi_dmul>
 80077cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80077d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80077d2:	4656      	mov	r6, sl
 80077d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077d8:	f7f9 f9d6 	bl	8000b88 <__aeabi_d2iz>
 80077dc:	4605      	mov	r5, r0
 80077de:	f7f8 feb9 	bl	8000554 <__aeabi_i2d>
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077ea:	f7f8 fd65 	bl	80002b8 <__aeabi_dsub>
 80077ee:	3530      	adds	r5, #48	@ 0x30
 80077f0:	f806 5b01 	strb.w	r5, [r6], #1
 80077f4:	4602      	mov	r2, r0
 80077f6:	460b      	mov	r3, r1
 80077f8:	42a6      	cmp	r6, r4
 80077fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077fe:	f04f 0200 	mov.w	r2, #0
 8007802:	d124      	bne.n	800784e <_dtoa_r+0x626>
 8007804:	4baf      	ldr	r3, [pc, #700]	@ (8007ac4 <_dtoa_r+0x89c>)
 8007806:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800780a:	f7f8 fd57 	bl	80002bc <__adddf3>
 800780e:	4602      	mov	r2, r0
 8007810:	460b      	mov	r3, r1
 8007812:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007816:	f7f9 f997 	bl	8000b48 <__aeabi_dcmpgt>
 800781a:	2800      	cmp	r0, #0
 800781c:	d163      	bne.n	80078e6 <_dtoa_r+0x6be>
 800781e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007822:	49a8      	ldr	r1, [pc, #672]	@ (8007ac4 <_dtoa_r+0x89c>)
 8007824:	2000      	movs	r0, #0
 8007826:	f7f8 fd47 	bl	80002b8 <__aeabi_dsub>
 800782a:	4602      	mov	r2, r0
 800782c:	460b      	mov	r3, r1
 800782e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007832:	f7f9 f96b 	bl	8000b0c <__aeabi_dcmplt>
 8007836:	2800      	cmp	r0, #0
 8007838:	f43f af14 	beq.w	8007664 <_dtoa_r+0x43c>
 800783c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800783e:	1e73      	subs	r3, r6, #1
 8007840:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007842:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007846:	2b30      	cmp	r3, #48	@ 0x30
 8007848:	d0f8      	beq.n	800783c <_dtoa_r+0x614>
 800784a:	4647      	mov	r7, r8
 800784c:	e03b      	b.n	80078c6 <_dtoa_r+0x69e>
 800784e:	4b9e      	ldr	r3, [pc, #632]	@ (8007ac8 <_dtoa_r+0x8a0>)
 8007850:	f7f8 feea 	bl	8000628 <__aeabi_dmul>
 8007854:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007858:	e7bc      	b.n	80077d4 <_dtoa_r+0x5ac>
 800785a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800785e:	4656      	mov	r6, sl
 8007860:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007864:	4620      	mov	r0, r4
 8007866:	4629      	mov	r1, r5
 8007868:	f7f9 f808 	bl	800087c <__aeabi_ddiv>
 800786c:	f7f9 f98c 	bl	8000b88 <__aeabi_d2iz>
 8007870:	4680      	mov	r8, r0
 8007872:	f7f8 fe6f 	bl	8000554 <__aeabi_i2d>
 8007876:	e9dd 2300 	ldrd	r2, r3, [sp]
 800787a:	f7f8 fed5 	bl	8000628 <__aeabi_dmul>
 800787e:	4602      	mov	r2, r0
 8007880:	460b      	mov	r3, r1
 8007882:	4620      	mov	r0, r4
 8007884:	4629      	mov	r1, r5
 8007886:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800788a:	f7f8 fd15 	bl	80002b8 <__aeabi_dsub>
 800788e:	f806 4b01 	strb.w	r4, [r6], #1
 8007892:	9d03      	ldr	r5, [sp, #12]
 8007894:	eba6 040a 	sub.w	r4, r6, sl
 8007898:	42a5      	cmp	r5, r4
 800789a:	4602      	mov	r2, r0
 800789c:	460b      	mov	r3, r1
 800789e:	d133      	bne.n	8007908 <_dtoa_r+0x6e0>
 80078a0:	f7f8 fd0c 	bl	80002bc <__adddf3>
 80078a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078a8:	4604      	mov	r4, r0
 80078aa:	460d      	mov	r5, r1
 80078ac:	f7f9 f94c 	bl	8000b48 <__aeabi_dcmpgt>
 80078b0:	b9c0      	cbnz	r0, 80078e4 <_dtoa_r+0x6bc>
 80078b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078b6:	4620      	mov	r0, r4
 80078b8:	4629      	mov	r1, r5
 80078ba:	f7f9 f91d 	bl	8000af8 <__aeabi_dcmpeq>
 80078be:	b110      	cbz	r0, 80078c6 <_dtoa_r+0x69e>
 80078c0:	f018 0f01 	tst.w	r8, #1
 80078c4:	d10e      	bne.n	80078e4 <_dtoa_r+0x6bc>
 80078c6:	9902      	ldr	r1, [sp, #8]
 80078c8:	4648      	mov	r0, r9
 80078ca:	f000 fd77 	bl	80083bc <_Bfree>
 80078ce:	2300      	movs	r3, #0
 80078d0:	7033      	strb	r3, [r6, #0]
 80078d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80078d4:	3701      	adds	r7, #1
 80078d6:	601f      	str	r7, [r3, #0]
 80078d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f000 824b 	beq.w	8007d76 <_dtoa_r+0xb4e>
 80078e0:	601e      	str	r6, [r3, #0]
 80078e2:	e248      	b.n	8007d76 <_dtoa_r+0xb4e>
 80078e4:	46b8      	mov	r8, r7
 80078e6:	4633      	mov	r3, r6
 80078e8:	461e      	mov	r6, r3
 80078ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078ee:	2a39      	cmp	r2, #57	@ 0x39
 80078f0:	d106      	bne.n	8007900 <_dtoa_r+0x6d8>
 80078f2:	459a      	cmp	sl, r3
 80078f4:	d1f8      	bne.n	80078e8 <_dtoa_r+0x6c0>
 80078f6:	2230      	movs	r2, #48	@ 0x30
 80078f8:	f108 0801 	add.w	r8, r8, #1
 80078fc:	f88a 2000 	strb.w	r2, [sl]
 8007900:	781a      	ldrb	r2, [r3, #0]
 8007902:	3201      	adds	r2, #1
 8007904:	701a      	strb	r2, [r3, #0]
 8007906:	e7a0      	b.n	800784a <_dtoa_r+0x622>
 8007908:	4b6f      	ldr	r3, [pc, #444]	@ (8007ac8 <_dtoa_r+0x8a0>)
 800790a:	2200      	movs	r2, #0
 800790c:	f7f8 fe8c 	bl	8000628 <__aeabi_dmul>
 8007910:	2200      	movs	r2, #0
 8007912:	2300      	movs	r3, #0
 8007914:	4604      	mov	r4, r0
 8007916:	460d      	mov	r5, r1
 8007918:	f7f9 f8ee 	bl	8000af8 <__aeabi_dcmpeq>
 800791c:	2800      	cmp	r0, #0
 800791e:	d09f      	beq.n	8007860 <_dtoa_r+0x638>
 8007920:	e7d1      	b.n	80078c6 <_dtoa_r+0x69e>
 8007922:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007924:	2a00      	cmp	r2, #0
 8007926:	f000 80ea 	beq.w	8007afe <_dtoa_r+0x8d6>
 800792a:	9a07      	ldr	r2, [sp, #28]
 800792c:	2a01      	cmp	r2, #1
 800792e:	f300 80cd 	bgt.w	8007acc <_dtoa_r+0x8a4>
 8007932:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007934:	2a00      	cmp	r2, #0
 8007936:	f000 80c1 	beq.w	8007abc <_dtoa_r+0x894>
 800793a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800793e:	9c08      	ldr	r4, [sp, #32]
 8007940:	9e00      	ldr	r6, [sp, #0]
 8007942:	9a00      	ldr	r2, [sp, #0]
 8007944:	441a      	add	r2, r3
 8007946:	9200      	str	r2, [sp, #0]
 8007948:	9a06      	ldr	r2, [sp, #24]
 800794a:	2101      	movs	r1, #1
 800794c:	441a      	add	r2, r3
 800794e:	4648      	mov	r0, r9
 8007950:	9206      	str	r2, [sp, #24]
 8007952:	f000 fde7 	bl	8008524 <__i2b>
 8007956:	4605      	mov	r5, r0
 8007958:	b166      	cbz	r6, 8007974 <_dtoa_r+0x74c>
 800795a:	9b06      	ldr	r3, [sp, #24]
 800795c:	2b00      	cmp	r3, #0
 800795e:	dd09      	ble.n	8007974 <_dtoa_r+0x74c>
 8007960:	42b3      	cmp	r3, r6
 8007962:	9a00      	ldr	r2, [sp, #0]
 8007964:	bfa8      	it	ge
 8007966:	4633      	movge	r3, r6
 8007968:	1ad2      	subs	r2, r2, r3
 800796a:	9200      	str	r2, [sp, #0]
 800796c:	9a06      	ldr	r2, [sp, #24]
 800796e:	1af6      	subs	r6, r6, r3
 8007970:	1ad3      	subs	r3, r2, r3
 8007972:	9306      	str	r3, [sp, #24]
 8007974:	9b08      	ldr	r3, [sp, #32]
 8007976:	b30b      	cbz	r3, 80079bc <_dtoa_r+0x794>
 8007978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800797a:	2b00      	cmp	r3, #0
 800797c:	f000 80c6 	beq.w	8007b0c <_dtoa_r+0x8e4>
 8007980:	2c00      	cmp	r4, #0
 8007982:	f000 80c0 	beq.w	8007b06 <_dtoa_r+0x8de>
 8007986:	4629      	mov	r1, r5
 8007988:	4622      	mov	r2, r4
 800798a:	4648      	mov	r0, r9
 800798c:	f000 fe82 	bl	8008694 <__pow5mult>
 8007990:	9a02      	ldr	r2, [sp, #8]
 8007992:	4601      	mov	r1, r0
 8007994:	4605      	mov	r5, r0
 8007996:	4648      	mov	r0, r9
 8007998:	f000 fdda 	bl	8008550 <__multiply>
 800799c:	9902      	ldr	r1, [sp, #8]
 800799e:	4680      	mov	r8, r0
 80079a0:	4648      	mov	r0, r9
 80079a2:	f000 fd0b 	bl	80083bc <_Bfree>
 80079a6:	9b08      	ldr	r3, [sp, #32]
 80079a8:	1b1b      	subs	r3, r3, r4
 80079aa:	9308      	str	r3, [sp, #32]
 80079ac:	f000 80b1 	beq.w	8007b12 <_dtoa_r+0x8ea>
 80079b0:	9a08      	ldr	r2, [sp, #32]
 80079b2:	4641      	mov	r1, r8
 80079b4:	4648      	mov	r0, r9
 80079b6:	f000 fe6d 	bl	8008694 <__pow5mult>
 80079ba:	9002      	str	r0, [sp, #8]
 80079bc:	2101      	movs	r1, #1
 80079be:	4648      	mov	r0, r9
 80079c0:	f000 fdb0 	bl	8008524 <__i2b>
 80079c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079c6:	4604      	mov	r4, r0
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	f000 81d8 	beq.w	8007d7e <_dtoa_r+0xb56>
 80079ce:	461a      	mov	r2, r3
 80079d0:	4601      	mov	r1, r0
 80079d2:	4648      	mov	r0, r9
 80079d4:	f000 fe5e 	bl	8008694 <__pow5mult>
 80079d8:	9b07      	ldr	r3, [sp, #28]
 80079da:	2b01      	cmp	r3, #1
 80079dc:	4604      	mov	r4, r0
 80079de:	f300 809f 	bgt.w	8007b20 <_dtoa_r+0x8f8>
 80079e2:	9b04      	ldr	r3, [sp, #16]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f040 8097 	bne.w	8007b18 <_dtoa_r+0x8f0>
 80079ea:	9b05      	ldr	r3, [sp, #20]
 80079ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	f040 8093 	bne.w	8007b1c <_dtoa_r+0x8f4>
 80079f6:	9b05      	ldr	r3, [sp, #20]
 80079f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079fc:	0d1b      	lsrs	r3, r3, #20
 80079fe:	051b      	lsls	r3, r3, #20
 8007a00:	b133      	cbz	r3, 8007a10 <_dtoa_r+0x7e8>
 8007a02:	9b00      	ldr	r3, [sp, #0]
 8007a04:	3301      	adds	r3, #1
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	9b06      	ldr	r3, [sp, #24]
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	9306      	str	r3, [sp, #24]
 8007a0e:	2301      	movs	r3, #1
 8007a10:	9308      	str	r3, [sp, #32]
 8007a12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	f000 81b8 	beq.w	8007d8a <_dtoa_r+0xb62>
 8007a1a:	6923      	ldr	r3, [r4, #16]
 8007a1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007a20:	6918      	ldr	r0, [r3, #16]
 8007a22:	f000 fd33 	bl	800848c <__hi0bits>
 8007a26:	f1c0 0020 	rsb	r0, r0, #32
 8007a2a:	9b06      	ldr	r3, [sp, #24]
 8007a2c:	4418      	add	r0, r3
 8007a2e:	f010 001f 	ands.w	r0, r0, #31
 8007a32:	f000 8082 	beq.w	8007b3a <_dtoa_r+0x912>
 8007a36:	f1c0 0320 	rsb	r3, r0, #32
 8007a3a:	2b04      	cmp	r3, #4
 8007a3c:	dd73      	ble.n	8007b26 <_dtoa_r+0x8fe>
 8007a3e:	9b00      	ldr	r3, [sp, #0]
 8007a40:	f1c0 001c 	rsb	r0, r0, #28
 8007a44:	4403      	add	r3, r0
 8007a46:	9300      	str	r3, [sp, #0]
 8007a48:	9b06      	ldr	r3, [sp, #24]
 8007a4a:	4403      	add	r3, r0
 8007a4c:	4406      	add	r6, r0
 8007a4e:	9306      	str	r3, [sp, #24]
 8007a50:	9b00      	ldr	r3, [sp, #0]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	dd05      	ble.n	8007a62 <_dtoa_r+0x83a>
 8007a56:	9902      	ldr	r1, [sp, #8]
 8007a58:	461a      	mov	r2, r3
 8007a5a:	4648      	mov	r0, r9
 8007a5c:	f000 fe74 	bl	8008748 <__lshift>
 8007a60:	9002      	str	r0, [sp, #8]
 8007a62:	9b06      	ldr	r3, [sp, #24]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	dd05      	ble.n	8007a74 <_dtoa_r+0x84c>
 8007a68:	4621      	mov	r1, r4
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	4648      	mov	r0, r9
 8007a6e:	f000 fe6b 	bl	8008748 <__lshift>
 8007a72:	4604      	mov	r4, r0
 8007a74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d061      	beq.n	8007b3e <_dtoa_r+0x916>
 8007a7a:	9802      	ldr	r0, [sp, #8]
 8007a7c:	4621      	mov	r1, r4
 8007a7e:	f000 fecf 	bl	8008820 <__mcmp>
 8007a82:	2800      	cmp	r0, #0
 8007a84:	da5b      	bge.n	8007b3e <_dtoa_r+0x916>
 8007a86:	2300      	movs	r3, #0
 8007a88:	9902      	ldr	r1, [sp, #8]
 8007a8a:	220a      	movs	r2, #10
 8007a8c:	4648      	mov	r0, r9
 8007a8e:	f000 fcb7 	bl	8008400 <__multadd>
 8007a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a94:	9002      	str	r0, [sp, #8]
 8007a96:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	f000 8177 	beq.w	8007d8e <_dtoa_r+0xb66>
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	220a      	movs	r2, #10
 8007aa6:	4648      	mov	r0, r9
 8007aa8:	f000 fcaa 	bl	8008400 <__multadd>
 8007aac:	f1bb 0f00 	cmp.w	fp, #0
 8007ab0:	4605      	mov	r5, r0
 8007ab2:	dc6f      	bgt.n	8007b94 <_dtoa_r+0x96c>
 8007ab4:	9b07      	ldr	r3, [sp, #28]
 8007ab6:	2b02      	cmp	r3, #2
 8007ab8:	dc49      	bgt.n	8007b4e <_dtoa_r+0x926>
 8007aba:	e06b      	b.n	8007b94 <_dtoa_r+0x96c>
 8007abc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007abe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007ac2:	e73c      	b.n	800793e <_dtoa_r+0x716>
 8007ac4:	3fe00000 	.word	0x3fe00000
 8007ac8:	40240000 	.word	0x40240000
 8007acc:	9b03      	ldr	r3, [sp, #12]
 8007ace:	1e5c      	subs	r4, r3, #1
 8007ad0:	9b08      	ldr	r3, [sp, #32]
 8007ad2:	42a3      	cmp	r3, r4
 8007ad4:	db09      	blt.n	8007aea <_dtoa_r+0x8c2>
 8007ad6:	1b1c      	subs	r4, r3, r4
 8007ad8:	9b03      	ldr	r3, [sp, #12]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	f6bf af30 	bge.w	8007940 <_dtoa_r+0x718>
 8007ae0:	9b00      	ldr	r3, [sp, #0]
 8007ae2:	9a03      	ldr	r2, [sp, #12]
 8007ae4:	1a9e      	subs	r6, r3, r2
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	e72b      	b.n	8007942 <_dtoa_r+0x71a>
 8007aea:	9b08      	ldr	r3, [sp, #32]
 8007aec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007aee:	9408      	str	r4, [sp, #32]
 8007af0:	1ae3      	subs	r3, r4, r3
 8007af2:	441a      	add	r2, r3
 8007af4:	9e00      	ldr	r6, [sp, #0]
 8007af6:	9b03      	ldr	r3, [sp, #12]
 8007af8:	920d      	str	r2, [sp, #52]	@ 0x34
 8007afa:	2400      	movs	r4, #0
 8007afc:	e721      	b.n	8007942 <_dtoa_r+0x71a>
 8007afe:	9c08      	ldr	r4, [sp, #32]
 8007b00:	9e00      	ldr	r6, [sp, #0]
 8007b02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007b04:	e728      	b.n	8007958 <_dtoa_r+0x730>
 8007b06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007b0a:	e751      	b.n	80079b0 <_dtoa_r+0x788>
 8007b0c:	9a08      	ldr	r2, [sp, #32]
 8007b0e:	9902      	ldr	r1, [sp, #8]
 8007b10:	e750      	b.n	80079b4 <_dtoa_r+0x78c>
 8007b12:	f8cd 8008 	str.w	r8, [sp, #8]
 8007b16:	e751      	b.n	80079bc <_dtoa_r+0x794>
 8007b18:	2300      	movs	r3, #0
 8007b1a:	e779      	b.n	8007a10 <_dtoa_r+0x7e8>
 8007b1c:	9b04      	ldr	r3, [sp, #16]
 8007b1e:	e777      	b.n	8007a10 <_dtoa_r+0x7e8>
 8007b20:	2300      	movs	r3, #0
 8007b22:	9308      	str	r3, [sp, #32]
 8007b24:	e779      	b.n	8007a1a <_dtoa_r+0x7f2>
 8007b26:	d093      	beq.n	8007a50 <_dtoa_r+0x828>
 8007b28:	9a00      	ldr	r2, [sp, #0]
 8007b2a:	331c      	adds	r3, #28
 8007b2c:	441a      	add	r2, r3
 8007b2e:	9200      	str	r2, [sp, #0]
 8007b30:	9a06      	ldr	r2, [sp, #24]
 8007b32:	441a      	add	r2, r3
 8007b34:	441e      	add	r6, r3
 8007b36:	9206      	str	r2, [sp, #24]
 8007b38:	e78a      	b.n	8007a50 <_dtoa_r+0x828>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	e7f4      	b.n	8007b28 <_dtoa_r+0x900>
 8007b3e:	9b03      	ldr	r3, [sp, #12]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	46b8      	mov	r8, r7
 8007b44:	dc20      	bgt.n	8007b88 <_dtoa_r+0x960>
 8007b46:	469b      	mov	fp, r3
 8007b48:	9b07      	ldr	r3, [sp, #28]
 8007b4a:	2b02      	cmp	r3, #2
 8007b4c:	dd1e      	ble.n	8007b8c <_dtoa_r+0x964>
 8007b4e:	f1bb 0f00 	cmp.w	fp, #0
 8007b52:	f47f adb1 	bne.w	80076b8 <_dtoa_r+0x490>
 8007b56:	4621      	mov	r1, r4
 8007b58:	465b      	mov	r3, fp
 8007b5a:	2205      	movs	r2, #5
 8007b5c:	4648      	mov	r0, r9
 8007b5e:	f000 fc4f 	bl	8008400 <__multadd>
 8007b62:	4601      	mov	r1, r0
 8007b64:	4604      	mov	r4, r0
 8007b66:	9802      	ldr	r0, [sp, #8]
 8007b68:	f000 fe5a 	bl	8008820 <__mcmp>
 8007b6c:	2800      	cmp	r0, #0
 8007b6e:	f77f ada3 	ble.w	80076b8 <_dtoa_r+0x490>
 8007b72:	4656      	mov	r6, sl
 8007b74:	2331      	movs	r3, #49	@ 0x31
 8007b76:	f806 3b01 	strb.w	r3, [r6], #1
 8007b7a:	f108 0801 	add.w	r8, r8, #1
 8007b7e:	e59f      	b.n	80076c0 <_dtoa_r+0x498>
 8007b80:	9c03      	ldr	r4, [sp, #12]
 8007b82:	46b8      	mov	r8, r7
 8007b84:	4625      	mov	r5, r4
 8007b86:	e7f4      	b.n	8007b72 <_dtoa_r+0x94a>
 8007b88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007b8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	f000 8101 	beq.w	8007d96 <_dtoa_r+0xb6e>
 8007b94:	2e00      	cmp	r6, #0
 8007b96:	dd05      	ble.n	8007ba4 <_dtoa_r+0x97c>
 8007b98:	4629      	mov	r1, r5
 8007b9a:	4632      	mov	r2, r6
 8007b9c:	4648      	mov	r0, r9
 8007b9e:	f000 fdd3 	bl	8008748 <__lshift>
 8007ba2:	4605      	mov	r5, r0
 8007ba4:	9b08      	ldr	r3, [sp, #32]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d05c      	beq.n	8007c64 <_dtoa_r+0xa3c>
 8007baa:	6869      	ldr	r1, [r5, #4]
 8007bac:	4648      	mov	r0, r9
 8007bae:	f000 fbc5 	bl	800833c <_Balloc>
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	b928      	cbnz	r0, 8007bc2 <_dtoa_r+0x99a>
 8007bb6:	4b82      	ldr	r3, [pc, #520]	@ (8007dc0 <_dtoa_r+0xb98>)
 8007bb8:	4602      	mov	r2, r0
 8007bba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007bbe:	f7ff bb4a 	b.w	8007256 <_dtoa_r+0x2e>
 8007bc2:	692a      	ldr	r2, [r5, #16]
 8007bc4:	3202      	adds	r2, #2
 8007bc6:	0092      	lsls	r2, r2, #2
 8007bc8:	f105 010c 	add.w	r1, r5, #12
 8007bcc:	300c      	adds	r0, #12
 8007bce:	f7ff fa93 	bl	80070f8 <memcpy>
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	4631      	mov	r1, r6
 8007bd6:	4648      	mov	r0, r9
 8007bd8:	f000 fdb6 	bl	8008748 <__lshift>
 8007bdc:	f10a 0301 	add.w	r3, sl, #1
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	eb0a 030b 	add.w	r3, sl, fp
 8007be6:	9308      	str	r3, [sp, #32]
 8007be8:	9b04      	ldr	r3, [sp, #16]
 8007bea:	f003 0301 	and.w	r3, r3, #1
 8007bee:	462f      	mov	r7, r5
 8007bf0:	9306      	str	r3, [sp, #24]
 8007bf2:	4605      	mov	r5, r0
 8007bf4:	9b00      	ldr	r3, [sp, #0]
 8007bf6:	9802      	ldr	r0, [sp, #8]
 8007bf8:	4621      	mov	r1, r4
 8007bfa:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8007bfe:	f7ff fa89 	bl	8007114 <quorem>
 8007c02:	4603      	mov	r3, r0
 8007c04:	3330      	adds	r3, #48	@ 0x30
 8007c06:	9003      	str	r0, [sp, #12]
 8007c08:	4639      	mov	r1, r7
 8007c0a:	9802      	ldr	r0, [sp, #8]
 8007c0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c0e:	f000 fe07 	bl	8008820 <__mcmp>
 8007c12:	462a      	mov	r2, r5
 8007c14:	9004      	str	r0, [sp, #16]
 8007c16:	4621      	mov	r1, r4
 8007c18:	4648      	mov	r0, r9
 8007c1a:	f000 fe1d 	bl	8008858 <__mdiff>
 8007c1e:	68c2      	ldr	r2, [r0, #12]
 8007c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c22:	4606      	mov	r6, r0
 8007c24:	bb02      	cbnz	r2, 8007c68 <_dtoa_r+0xa40>
 8007c26:	4601      	mov	r1, r0
 8007c28:	9802      	ldr	r0, [sp, #8]
 8007c2a:	f000 fdf9 	bl	8008820 <__mcmp>
 8007c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c30:	4602      	mov	r2, r0
 8007c32:	4631      	mov	r1, r6
 8007c34:	4648      	mov	r0, r9
 8007c36:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c38:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c3a:	f000 fbbf 	bl	80083bc <_Bfree>
 8007c3e:	9b07      	ldr	r3, [sp, #28]
 8007c40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007c42:	9e00      	ldr	r6, [sp, #0]
 8007c44:	ea42 0103 	orr.w	r1, r2, r3
 8007c48:	9b06      	ldr	r3, [sp, #24]
 8007c4a:	4319      	orrs	r1, r3
 8007c4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c4e:	d10d      	bne.n	8007c6c <_dtoa_r+0xa44>
 8007c50:	2b39      	cmp	r3, #57	@ 0x39
 8007c52:	d027      	beq.n	8007ca4 <_dtoa_r+0xa7c>
 8007c54:	9a04      	ldr	r2, [sp, #16]
 8007c56:	2a00      	cmp	r2, #0
 8007c58:	dd01      	ble.n	8007c5e <_dtoa_r+0xa36>
 8007c5a:	9b03      	ldr	r3, [sp, #12]
 8007c5c:	3331      	adds	r3, #49	@ 0x31
 8007c5e:	f88b 3000 	strb.w	r3, [fp]
 8007c62:	e52e      	b.n	80076c2 <_dtoa_r+0x49a>
 8007c64:	4628      	mov	r0, r5
 8007c66:	e7b9      	b.n	8007bdc <_dtoa_r+0x9b4>
 8007c68:	2201      	movs	r2, #1
 8007c6a:	e7e2      	b.n	8007c32 <_dtoa_r+0xa0a>
 8007c6c:	9904      	ldr	r1, [sp, #16]
 8007c6e:	2900      	cmp	r1, #0
 8007c70:	db04      	blt.n	8007c7c <_dtoa_r+0xa54>
 8007c72:	9807      	ldr	r0, [sp, #28]
 8007c74:	4301      	orrs	r1, r0
 8007c76:	9806      	ldr	r0, [sp, #24]
 8007c78:	4301      	orrs	r1, r0
 8007c7a:	d120      	bne.n	8007cbe <_dtoa_r+0xa96>
 8007c7c:	2a00      	cmp	r2, #0
 8007c7e:	ddee      	ble.n	8007c5e <_dtoa_r+0xa36>
 8007c80:	9902      	ldr	r1, [sp, #8]
 8007c82:	9300      	str	r3, [sp, #0]
 8007c84:	2201      	movs	r2, #1
 8007c86:	4648      	mov	r0, r9
 8007c88:	f000 fd5e 	bl	8008748 <__lshift>
 8007c8c:	4621      	mov	r1, r4
 8007c8e:	9002      	str	r0, [sp, #8]
 8007c90:	f000 fdc6 	bl	8008820 <__mcmp>
 8007c94:	2800      	cmp	r0, #0
 8007c96:	9b00      	ldr	r3, [sp, #0]
 8007c98:	dc02      	bgt.n	8007ca0 <_dtoa_r+0xa78>
 8007c9a:	d1e0      	bne.n	8007c5e <_dtoa_r+0xa36>
 8007c9c:	07da      	lsls	r2, r3, #31
 8007c9e:	d5de      	bpl.n	8007c5e <_dtoa_r+0xa36>
 8007ca0:	2b39      	cmp	r3, #57	@ 0x39
 8007ca2:	d1da      	bne.n	8007c5a <_dtoa_r+0xa32>
 8007ca4:	2339      	movs	r3, #57	@ 0x39
 8007ca6:	f88b 3000 	strb.w	r3, [fp]
 8007caa:	4633      	mov	r3, r6
 8007cac:	461e      	mov	r6, r3
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007cb4:	2a39      	cmp	r2, #57	@ 0x39
 8007cb6:	d04e      	beq.n	8007d56 <_dtoa_r+0xb2e>
 8007cb8:	3201      	adds	r2, #1
 8007cba:	701a      	strb	r2, [r3, #0]
 8007cbc:	e501      	b.n	80076c2 <_dtoa_r+0x49a>
 8007cbe:	2a00      	cmp	r2, #0
 8007cc0:	dd03      	ble.n	8007cca <_dtoa_r+0xaa2>
 8007cc2:	2b39      	cmp	r3, #57	@ 0x39
 8007cc4:	d0ee      	beq.n	8007ca4 <_dtoa_r+0xa7c>
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	e7c9      	b.n	8007c5e <_dtoa_r+0xa36>
 8007cca:	9a00      	ldr	r2, [sp, #0]
 8007ccc:	9908      	ldr	r1, [sp, #32]
 8007cce:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007cd2:	428a      	cmp	r2, r1
 8007cd4:	d028      	beq.n	8007d28 <_dtoa_r+0xb00>
 8007cd6:	9902      	ldr	r1, [sp, #8]
 8007cd8:	2300      	movs	r3, #0
 8007cda:	220a      	movs	r2, #10
 8007cdc:	4648      	mov	r0, r9
 8007cde:	f000 fb8f 	bl	8008400 <__multadd>
 8007ce2:	42af      	cmp	r7, r5
 8007ce4:	9002      	str	r0, [sp, #8]
 8007ce6:	f04f 0300 	mov.w	r3, #0
 8007cea:	f04f 020a 	mov.w	r2, #10
 8007cee:	4639      	mov	r1, r7
 8007cf0:	4648      	mov	r0, r9
 8007cf2:	d107      	bne.n	8007d04 <_dtoa_r+0xadc>
 8007cf4:	f000 fb84 	bl	8008400 <__multadd>
 8007cf8:	4607      	mov	r7, r0
 8007cfa:	4605      	mov	r5, r0
 8007cfc:	9b00      	ldr	r3, [sp, #0]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	9300      	str	r3, [sp, #0]
 8007d02:	e777      	b.n	8007bf4 <_dtoa_r+0x9cc>
 8007d04:	f000 fb7c 	bl	8008400 <__multadd>
 8007d08:	4629      	mov	r1, r5
 8007d0a:	4607      	mov	r7, r0
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	220a      	movs	r2, #10
 8007d10:	4648      	mov	r0, r9
 8007d12:	f000 fb75 	bl	8008400 <__multadd>
 8007d16:	4605      	mov	r5, r0
 8007d18:	e7f0      	b.n	8007cfc <_dtoa_r+0xad4>
 8007d1a:	f1bb 0f00 	cmp.w	fp, #0
 8007d1e:	bfcc      	ite	gt
 8007d20:	465e      	movgt	r6, fp
 8007d22:	2601      	movle	r6, #1
 8007d24:	4456      	add	r6, sl
 8007d26:	2700      	movs	r7, #0
 8007d28:	9902      	ldr	r1, [sp, #8]
 8007d2a:	9300      	str	r3, [sp, #0]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	4648      	mov	r0, r9
 8007d30:	f000 fd0a 	bl	8008748 <__lshift>
 8007d34:	4621      	mov	r1, r4
 8007d36:	9002      	str	r0, [sp, #8]
 8007d38:	f000 fd72 	bl	8008820 <__mcmp>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	dcb4      	bgt.n	8007caa <_dtoa_r+0xa82>
 8007d40:	d102      	bne.n	8007d48 <_dtoa_r+0xb20>
 8007d42:	9b00      	ldr	r3, [sp, #0]
 8007d44:	07db      	lsls	r3, r3, #31
 8007d46:	d4b0      	bmi.n	8007caa <_dtoa_r+0xa82>
 8007d48:	4633      	mov	r3, r6
 8007d4a:	461e      	mov	r6, r3
 8007d4c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d50:	2a30      	cmp	r2, #48	@ 0x30
 8007d52:	d0fa      	beq.n	8007d4a <_dtoa_r+0xb22>
 8007d54:	e4b5      	b.n	80076c2 <_dtoa_r+0x49a>
 8007d56:	459a      	cmp	sl, r3
 8007d58:	d1a8      	bne.n	8007cac <_dtoa_r+0xa84>
 8007d5a:	2331      	movs	r3, #49	@ 0x31
 8007d5c:	f108 0801 	add.w	r8, r8, #1
 8007d60:	f88a 3000 	strb.w	r3, [sl]
 8007d64:	e4ad      	b.n	80076c2 <_dtoa_r+0x49a>
 8007d66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d68:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007dc4 <_dtoa_r+0xb9c>
 8007d6c:	b11b      	cbz	r3, 8007d76 <_dtoa_r+0xb4e>
 8007d6e:	f10a 0308 	add.w	r3, sl, #8
 8007d72:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007d74:	6013      	str	r3, [r2, #0]
 8007d76:	4650      	mov	r0, sl
 8007d78:	b017      	add	sp, #92	@ 0x5c
 8007d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d7e:	9b07      	ldr	r3, [sp, #28]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	f77f ae2e 	ble.w	80079e2 <_dtoa_r+0x7ba>
 8007d86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d88:	9308      	str	r3, [sp, #32]
 8007d8a:	2001      	movs	r0, #1
 8007d8c:	e64d      	b.n	8007a2a <_dtoa_r+0x802>
 8007d8e:	f1bb 0f00 	cmp.w	fp, #0
 8007d92:	f77f aed9 	ble.w	8007b48 <_dtoa_r+0x920>
 8007d96:	4656      	mov	r6, sl
 8007d98:	9802      	ldr	r0, [sp, #8]
 8007d9a:	4621      	mov	r1, r4
 8007d9c:	f7ff f9ba 	bl	8007114 <quorem>
 8007da0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007da4:	f806 3b01 	strb.w	r3, [r6], #1
 8007da8:	eba6 020a 	sub.w	r2, r6, sl
 8007dac:	4593      	cmp	fp, r2
 8007dae:	ddb4      	ble.n	8007d1a <_dtoa_r+0xaf2>
 8007db0:	9902      	ldr	r1, [sp, #8]
 8007db2:	2300      	movs	r3, #0
 8007db4:	220a      	movs	r2, #10
 8007db6:	4648      	mov	r0, r9
 8007db8:	f000 fb22 	bl	8008400 <__multadd>
 8007dbc:	9002      	str	r0, [sp, #8]
 8007dbe:	e7eb      	b.n	8007d98 <_dtoa_r+0xb70>
 8007dc0:	0800f110 	.word	0x0800f110
 8007dc4:	0800f094 	.word	0x0800f094

08007dc8 <__ssputs_r>:
 8007dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dcc:	688e      	ldr	r6, [r1, #8]
 8007dce:	461f      	mov	r7, r3
 8007dd0:	42be      	cmp	r6, r7
 8007dd2:	680b      	ldr	r3, [r1, #0]
 8007dd4:	4682      	mov	sl, r0
 8007dd6:	460c      	mov	r4, r1
 8007dd8:	4690      	mov	r8, r2
 8007dda:	d82d      	bhi.n	8007e38 <__ssputs_r+0x70>
 8007ddc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007de0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007de4:	d026      	beq.n	8007e34 <__ssputs_r+0x6c>
 8007de6:	6965      	ldr	r5, [r4, #20]
 8007de8:	6909      	ldr	r1, [r1, #16]
 8007dea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007dee:	eba3 0901 	sub.w	r9, r3, r1
 8007df2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007df6:	1c7b      	adds	r3, r7, #1
 8007df8:	444b      	add	r3, r9
 8007dfa:	106d      	asrs	r5, r5, #1
 8007dfc:	429d      	cmp	r5, r3
 8007dfe:	bf38      	it	cc
 8007e00:	461d      	movcc	r5, r3
 8007e02:	0553      	lsls	r3, r2, #21
 8007e04:	d527      	bpl.n	8007e56 <__ssputs_r+0x8e>
 8007e06:	4629      	mov	r1, r5
 8007e08:	f000 f960 	bl	80080cc <_malloc_r>
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	b360      	cbz	r0, 8007e6a <__ssputs_r+0xa2>
 8007e10:	6921      	ldr	r1, [r4, #16]
 8007e12:	464a      	mov	r2, r9
 8007e14:	f7ff f970 	bl	80070f8 <memcpy>
 8007e18:	89a3      	ldrh	r3, [r4, #12]
 8007e1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e22:	81a3      	strh	r3, [r4, #12]
 8007e24:	6126      	str	r6, [r4, #16]
 8007e26:	6165      	str	r5, [r4, #20]
 8007e28:	444e      	add	r6, r9
 8007e2a:	eba5 0509 	sub.w	r5, r5, r9
 8007e2e:	6026      	str	r6, [r4, #0]
 8007e30:	60a5      	str	r5, [r4, #8]
 8007e32:	463e      	mov	r6, r7
 8007e34:	42be      	cmp	r6, r7
 8007e36:	d900      	bls.n	8007e3a <__ssputs_r+0x72>
 8007e38:	463e      	mov	r6, r7
 8007e3a:	6820      	ldr	r0, [r4, #0]
 8007e3c:	4632      	mov	r2, r6
 8007e3e:	4641      	mov	r1, r8
 8007e40:	f7ff f906 	bl	8007050 <memmove>
 8007e44:	68a3      	ldr	r3, [r4, #8]
 8007e46:	1b9b      	subs	r3, r3, r6
 8007e48:	60a3      	str	r3, [r4, #8]
 8007e4a:	6823      	ldr	r3, [r4, #0]
 8007e4c:	4433      	add	r3, r6
 8007e4e:	6023      	str	r3, [r4, #0]
 8007e50:	2000      	movs	r0, #0
 8007e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e56:	462a      	mov	r2, r5
 8007e58:	f000 fe2d 	bl	8008ab6 <_realloc_r>
 8007e5c:	4606      	mov	r6, r0
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d1e0      	bne.n	8007e24 <__ssputs_r+0x5c>
 8007e62:	6921      	ldr	r1, [r4, #16]
 8007e64:	4650      	mov	r0, sl
 8007e66:	f000 fedd 	bl	8008c24 <_free_r>
 8007e6a:	230c      	movs	r3, #12
 8007e6c:	f8ca 3000 	str.w	r3, [sl]
 8007e70:	89a3      	ldrh	r3, [r4, #12]
 8007e72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e76:	81a3      	strh	r3, [r4, #12]
 8007e78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e7c:	e7e9      	b.n	8007e52 <__ssputs_r+0x8a>
	...

08007e80 <_svfiprintf_r>:
 8007e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e84:	4698      	mov	r8, r3
 8007e86:	898b      	ldrh	r3, [r1, #12]
 8007e88:	061b      	lsls	r3, r3, #24
 8007e8a:	b09d      	sub	sp, #116	@ 0x74
 8007e8c:	4607      	mov	r7, r0
 8007e8e:	460d      	mov	r5, r1
 8007e90:	4614      	mov	r4, r2
 8007e92:	d510      	bpl.n	8007eb6 <_svfiprintf_r+0x36>
 8007e94:	690b      	ldr	r3, [r1, #16]
 8007e96:	b973      	cbnz	r3, 8007eb6 <_svfiprintf_r+0x36>
 8007e98:	2140      	movs	r1, #64	@ 0x40
 8007e9a:	f000 f917 	bl	80080cc <_malloc_r>
 8007e9e:	6028      	str	r0, [r5, #0]
 8007ea0:	6128      	str	r0, [r5, #16]
 8007ea2:	b930      	cbnz	r0, 8007eb2 <_svfiprintf_r+0x32>
 8007ea4:	230c      	movs	r3, #12
 8007ea6:	603b      	str	r3, [r7, #0]
 8007ea8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007eac:	b01d      	add	sp, #116	@ 0x74
 8007eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eb2:	2340      	movs	r3, #64	@ 0x40
 8007eb4:	616b      	str	r3, [r5, #20]
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eba:	2320      	movs	r3, #32
 8007ebc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ec0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ec4:	2330      	movs	r3, #48	@ 0x30
 8007ec6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008064 <_svfiprintf_r+0x1e4>
 8007eca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ece:	f04f 0901 	mov.w	r9, #1
 8007ed2:	4623      	mov	r3, r4
 8007ed4:	469a      	mov	sl, r3
 8007ed6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007eda:	b10a      	cbz	r2, 8007ee0 <_svfiprintf_r+0x60>
 8007edc:	2a25      	cmp	r2, #37	@ 0x25
 8007ede:	d1f9      	bne.n	8007ed4 <_svfiprintf_r+0x54>
 8007ee0:	ebba 0b04 	subs.w	fp, sl, r4
 8007ee4:	d00b      	beq.n	8007efe <_svfiprintf_r+0x7e>
 8007ee6:	465b      	mov	r3, fp
 8007ee8:	4622      	mov	r2, r4
 8007eea:	4629      	mov	r1, r5
 8007eec:	4638      	mov	r0, r7
 8007eee:	f7ff ff6b 	bl	8007dc8 <__ssputs_r>
 8007ef2:	3001      	adds	r0, #1
 8007ef4:	f000 80a7 	beq.w	8008046 <_svfiprintf_r+0x1c6>
 8007ef8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007efa:	445a      	add	r2, fp
 8007efc:	9209      	str	r2, [sp, #36]	@ 0x24
 8007efe:	f89a 3000 	ldrb.w	r3, [sl]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f000 809f 	beq.w	8008046 <_svfiprintf_r+0x1c6>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f12:	f10a 0a01 	add.w	sl, sl, #1
 8007f16:	9304      	str	r3, [sp, #16]
 8007f18:	9307      	str	r3, [sp, #28]
 8007f1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f20:	4654      	mov	r4, sl
 8007f22:	2205      	movs	r2, #5
 8007f24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f28:	484e      	ldr	r0, [pc, #312]	@ (8008064 <_svfiprintf_r+0x1e4>)
 8007f2a:	f7f8 f969 	bl	8000200 <memchr>
 8007f2e:	9a04      	ldr	r2, [sp, #16]
 8007f30:	b9d8      	cbnz	r0, 8007f6a <_svfiprintf_r+0xea>
 8007f32:	06d0      	lsls	r0, r2, #27
 8007f34:	bf44      	itt	mi
 8007f36:	2320      	movmi	r3, #32
 8007f38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f3c:	0711      	lsls	r1, r2, #28
 8007f3e:	bf44      	itt	mi
 8007f40:	232b      	movmi	r3, #43	@ 0x2b
 8007f42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f46:	f89a 3000 	ldrb.w	r3, [sl]
 8007f4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f4c:	d015      	beq.n	8007f7a <_svfiprintf_r+0xfa>
 8007f4e:	9a07      	ldr	r2, [sp, #28]
 8007f50:	4654      	mov	r4, sl
 8007f52:	2000      	movs	r0, #0
 8007f54:	f04f 0c0a 	mov.w	ip, #10
 8007f58:	4621      	mov	r1, r4
 8007f5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f5e:	3b30      	subs	r3, #48	@ 0x30
 8007f60:	2b09      	cmp	r3, #9
 8007f62:	d94b      	bls.n	8007ffc <_svfiprintf_r+0x17c>
 8007f64:	b1b0      	cbz	r0, 8007f94 <_svfiprintf_r+0x114>
 8007f66:	9207      	str	r2, [sp, #28]
 8007f68:	e014      	b.n	8007f94 <_svfiprintf_r+0x114>
 8007f6a:	eba0 0308 	sub.w	r3, r0, r8
 8007f6e:	fa09 f303 	lsl.w	r3, r9, r3
 8007f72:	4313      	orrs	r3, r2
 8007f74:	9304      	str	r3, [sp, #16]
 8007f76:	46a2      	mov	sl, r4
 8007f78:	e7d2      	b.n	8007f20 <_svfiprintf_r+0xa0>
 8007f7a:	9b03      	ldr	r3, [sp, #12]
 8007f7c:	1d19      	adds	r1, r3, #4
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	9103      	str	r1, [sp, #12]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	bfbb      	ittet	lt
 8007f86:	425b      	neglt	r3, r3
 8007f88:	f042 0202 	orrlt.w	r2, r2, #2
 8007f8c:	9307      	strge	r3, [sp, #28]
 8007f8e:	9307      	strlt	r3, [sp, #28]
 8007f90:	bfb8      	it	lt
 8007f92:	9204      	strlt	r2, [sp, #16]
 8007f94:	7823      	ldrb	r3, [r4, #0]
 8007f96:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f98:	d10a      	bne.n	8007fb0 <_svfiprintf_r+0x130>
 8007f9a:	7863      	ldrb	r3, [r4, #1]
 8007f9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f9e:	d132      	bne.n	8008006 <_svfiprintf_r+0x186>
 8007fa0:	9b03      	ldr	r3, [sp, #12]
 8007fa2:	1d1a      	adds	r2, r3, #4
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	9203      	str	r2, [sp, #12]
 8007fa8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007fac:	3402      	adds	r4, #2
 8007fae:	9305      	str	r3, [sp, #20]
 8007fb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008074 <_svfiprintf_r+0x1f4>
 8007fb4:	7821      	ldrb	r1, [r4, #0]
 8007fb6:	2203      	movs	r2, #3
 8007fb8:	4650      	mov	r0, sl
 8007fba:	f7f8 f921 	bl	8000200 <memchr>
 8007fbe:	b138      	cbz	r0, 8007fd0 <_svfiprintf_r+0x150>
 8007fc0:	9b04      	ldr	r3, [sp, #16]
 8007fc2:	eba0 000a 	sub.w	r0, r0, sl
 8007fc6:	2240      	movs	r2, #64	@ 0x40
 8007fc8:	4082      	lsls	r2, r0
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	3401      	adds	r4, #1
 8007fce:	9304      	str	r3, [sp, #16]
 8007fd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fd4:	4824      	ldr	r0, [pc, #144]	@ (8008068 <_svfiprintf_r+0x1e8>)
 8007fd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007fda:	2206      	movs	r2, #6
 8007fdc:	f7f8 f910 	bl	8000200 <memchr>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	d036      	beq.n	8008052 <_svfiprintf_r+0x1d2>
 8007fe4:	4b21      	ldr	r3, [pc, #132]	@ (800806c <_svfiprintf_r+0x1ec>)
 8007fe6:	bb1b      	cbnz	r3, 8008030 <_svfiprintf_r+0x1b0>
 8007fe8:	9b03      	ldr	r3, [sp, #12]
 8007fea:	3307      	adds	r3, #7
 8007fec:	f023 0307 	bic.w	r3, r3, #7
 8007ff0:	3308      	adds	r3, #8
 8007ff2:	9303      	str	r3, [sp, #12]
 8007ff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ff6:	4433      	add	r3, r6
 8007ff8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ffa:	e76a      	b.n	8007ed2 <_svfiprintf_r+0x52>
 8007ffc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008000:	460c      	mov	r4, r1
 8008002:	2001      	movs	r0, #1
 8008004:	e7a8      	b.n	8007f58 <_svfiprintf_r+0xd8>
 8008006:	2300      	movs	r3, #0
 8008008:	3401      	adds	r4, #1
 800800a:	9305      	str	r3, [sp, #20]
 800800c:	4619      	mov	r1, r3
 800800e:	f04f 0c0a 	mov.w	ip, #10
 8008012:	4620      	mov	r0, r4
 8008014:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008018:	3a30      	subs	r2, #48	@ 0x30
 800801a:	2a09      	cmp	r2, #9
 800801c:	d903      	bls.n	8008026 <_svfiprintf_r+0x1a6>
 800801e:	2b00      	cmp	r3, #0
 8008020:	d0c6      	beq.n	8007fb0 <_svfiprintf_r+0x130>
 8008022:	9105      	str	r1, [sp, #20]
 8008024:	e7c4      	b.n	8007fb0 <_svfiprintf_r+0x130>
 8008026:	fb0c 2101 	mla	r1, ip, r1, r2
 800802a:	4604      	mov	r4, r0
 800802c:	2301      	movs	r3, #1
 800802e:	e7f0      	b.n	8008012 <_svfiprintf_r+0x192>
 8008030:	ab03      	add	r3, sp, #12
 8008032:	9300      	str	r3, [sp, #0]
 8008034:	462a      	mov	r2, r5
 8008036:	4b0e      	ldr	r3, [pc, #56]	@ (8008070 <_svfiprintf_r+0x1f0>)
 8008038:	a904      	add	r1, sp, #16
 800803a:	4638      	mov	r0, r7
 800803c:	f7fe fb5a 	bl	80066f4 <_printf_float>
 8008040:	1c42      	adds	r2, r0, #1
 8008042:	4606      	mov	r6, r0
 8008044:	d1d6      	bne.n	8007ff4 <_svfiprintf_r+0x174>
 8008046:	89ab      	ldrh	r3, [r5, #12]
 8008048:	065b      	lsls	r3, r3, #25
 800804a:	f53f af2d 	bmi.w	8007ea8 <_svfiprintf_r+0x28>
 800804e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008050:	e72c      	b.n	8007eac <_svfiprintf_r+0x2c>
 8008052:	ab03      	add	r3, sp, #12
 8008054:	9300      	str	r3, [sp, #0]
 8008056:	462a      	mov	r2, r5
 8008058:	4b05      	ldr	r3, [pc, #20]	@ (8008070 <_svfiprintf_r+0x1f0>)
 800805a:	a904      	add	r1, sp, #16
 800805c:	4638      	mov	r0, r7
 800805e:	f7fe fde1 	bl	8006c24 <_printf_i>
 8008062:	e7ed      	b.n	8008040 <_svfiprintf_r+0x1c0>
 8008064:	0800f121 	.word	0x0800f121
 8008068:	0800f12b 	.word	0x0800f12b
 800806c:	080066f5 	.word	0x080066f5
 8008070:	08007dc9 	.word	0x08007dc9
 8008074:	0800f127 	.word	0x0800f127

08008078 <malloc>:
 8008078:	4b02      	ldr	r3, [pc, #8]	@ (8008084 <malloc+0xc>)
 800807a:	4601      	mov	r1, r0
 800807c:	6818      	ldr	r0, [r3, #0]
 800807e:	f000 b825 	b.w	80080cc <_malloc_r>
 8008082:	bf00      	nop
 8008084:	20040018 	.word	0x20040018

08008088 <sbrk_aligned>:
 8008088:	b570      	push	{r4, r5, r6, lr}
 800808a:	4e0f      	ldr	r6, [pc, #60]	@ (80080c8 <sbrk_aligned+0x40>)
 800808c:	460c      	mov	r4, r1
 800808e:	6831      	ldr	r1, [r6, #0]
 8008090:	4605      	mov	r5, r0
 8008092:	b911      	cbnz	r1, 800809a <sbrk_aligned+0x12>
 8008094:	f000 fd62 	bl	8008b5c <_sbrk_r>
 8008098:	6030      	str	r0, [r6, #0]
 800809a:	4621      	mov	r1, r4
 800809c:	4628      	mov	r0, r5
 800809e:	f000 fd5d 	bl	8008b5c <_sbrk_r>
 80080a2:	1c43      	adds	r3, r0, #1
 80080a4:	d103      	bne.n	80080ae <sbrk_aligned+0x26>
 80080a6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80080aa:	4620      	mov	r0, r4
 80080ac:	bd70      	pop	{r4, r5, r6, pc}
 80080ae:	1cc4      	adds	r4, r0, #3
 80080b0:	f024 0403 	bic.w	r4, r4, #3
 80080b4:	42a0      	cmp	r0, r4
 80080b6:	d0f8      	beq.n	80080aa <sbrk_aligned+0x22>
 80080b8:	1a21      	subs	r1, r4, r0
 80080ba:	4628      	mov	r0, r5
 80080bc:	f000 fd4e 	bl	8008b5c <_sbrk_r>
 80080c0:	3001      	adds	r0, #1
 80080c2:	d1f2      	bne.n	80080aa <sbrk_aligned+0x22>
 80080c4:	e7ef      	b.n	80080a6 <sbrk_aligned+0x1e>
 80080c6:	bf00      	nop
 80080c8:	20040838 	.word	0x20040838

080080cc <_malloc_r>:
 80080cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080d0:	1ccd      	adds	r5, r1, #3
 80080d2:	f025 0503 	bic.w	r5, r5, #3
 80080d6:	3508      	adds	r5, #8
 80080d8:	2d0c      	cmp	r5, #12
 80080da:	bf38      	it	cc
 80080dc:	250c      	movcc	r5, #12
 80080de:	2d00      	cmp	r5, #0
 80080e0:	4606      	mov	r6, r0
 80080e2:	db01      	blt.n	80080e8 <_malloc_r+0x1c>
 80080e4:	42a9      	cmp	r1, r5
 80080e6:	d904      	bls.n	80080f2 <_malloc_r+0x26>
 80080e8:	230c      	movs	r3, #12
 80080ea:	6033      	str	r3, [r6, #0]
 80080ec:	2000      	movs	r0, #0
 80080ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80081c8 <_malloc_r+0xfc>
 80080f6:	f000 f915 	bl	8008324 <__malloc_lock>
 80080fa:	f8d8 3000 	ldr.w	r3, [r8]
 80080fe:	461c      	mov	r4, r3
 8008100:	bb44      	cbnz	r4, 8008154 <_malloc_r+0x88>
 8008102:	4629      	mov	r1, r5
 8008104:	4630      	mov	r0, r6
 8008106:	f7ff ffbf 	bl	8008088 <sbrk_aligned>
 800810a:	1c43      	adds	r3, r0, #1
 800810c:	4604      	mov	r4, r0
 800810e:	d158      	bne.n	80081c2 <_malloc_r+0xf6>
 8008110:	f8d8 4000 	ldr.w	r4, [r8]
 8008114:	4627      	mov	r7, r4
 8008116:	2f00      	cmp	r7, #0
 8008118:	d143      	bne.n	80081a2 <_malloc_r+0xd6>
 800811a:	2c00      	cmp	r4, #0
 800811c:	d04b      	beq.n	80081b6 <_malloc_r+0xea>
 800811e:	6823      	ldr	r3, [r4, #0]
 8008120:	4639      	mov	r1, r7
 8008122:	4630      	mov	r0, r6
 8008124:	eb04 0903 	add.w	r9, r4, r3
 8008128:	f000 fd18 	bl	8008b5c <_sbrk_r>
 800812c:	4581      	cmp	r9, r0
 800812e:	d142      	bne.n	80081b6 <_malloc_r+0xea>
 8008130:	6821      	ldr	r1, [r4, #0]
 8008132:	1a6d      	subs	r5, r5, r1
 8008134:	4629      	mov	r1, r5
 8008136:	4630      	mov	r0, r6
 8008138:	f7ff ffa6 	bl	8008088 <sbrk_aligned>
 800813c:	3001      	adds	r0, #1
 800813e:	d03a      	beq.n	80081b6 <_malloc_r+0xea>
 8008140:	6823      	ldr	r3, [r4, #0]
 8008142:	442b      	add	r3, r5
 8008144:	6023      	str	r3, [r4, #0]
 8008146:	f8d8 3000 	ldr.w	r3, [r8]
 800814a:	685a      	ldr	r2, [r3, #4]
 800814c:	bb62      	cbnz	r2, 80081a8 <_malloc_r+0xdc>
 800814e:	f8c8 7000 	str.w	r7, [r8]
 8008152:	e00f      	b.n	8008174 <_malloc_r+0xa8>
 8008154:	6822      	ldr	r2, [r4, #0]
 8008156:	1b52      	subs	r2, r2, r5
 8008158:	d420      	bmi.n	800819c <_malloc_r+0xd0>
 800815a:	2a0b      	cmp	r2, #11
 800815c:	d917      	bls.n	800818e <_malloc_r+0xc2>
 800815e:	1961      	adds	r1, r4, r5
 8008160:	42a3      	cmp	r3, r4
 8008162:	6025      	str	r5, [r4, #0]
 8008164:	bf18      	it	ne
 8008166:	6059      	strne	r1, [r3, #4]
 8008168:	6863      	ldr	r3, [r4, #4]
 800816a:	bf08      	it	eq
 800816c:	f8c8 1000 	streq.w	r1, [r8]
 8008170:	5162      	str	r2, [r4, r5]
 8008172:	604b      	str	r3, [r1, #4]
 8008174:	4630      	mov	r0, r6
 8008176:	f000 f8db 	bl	8008330 <__malloc_unlock>
 800817a:	f104 000b 	add.w	r0, r4, #11
 800817e:	1d23      	adds	r3, r4, #4
 8008180:	f020 0007 	bic.w	r0, r0, #7
 8008184:	1ac2      	subs	r2, r0, r3
 8008186:	bf1c      	itt	ne
 8008188:	1a1b      	subne	r3, r3, r0
 800818a:	50a3      	strne	r3, [r4, r2]
 800818c:	e7af      	b.n	80080ee <_malloc_r+0x22>
 800818e:	6862      	ldr	r2, [r4, #4]
 8008190:	42a3      	cmp	r3, r4
 8008192:	bf0c      	ite	eq
 8008194:	f8c8 2000 	streq.w	r2, [r8]
 8008198:	605a      	strne	r2, [r3, #4]
 800819a:	e7eb      	b.n	8008174 <_malloc_r+0xa8>
 800819c:	4623      	mov	r3, r4
 800819e:	6864      	ldr	r4, [r4, #4]
 80081a0:	e7ae      	b.n	8008100 <_malloc_r+0x34>
 80081a2:	463c      	mov	r4, r7
 80081a4:	687f      	ldr	r7, [r7, #4]
 80081a6:	e7b6      	b.n	8008116 <_malloc_r+0x4a>
 80081a8:	461a      	mov	r2, r3
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	42a3      	cmp	r3, r4
 80081ae:	d1fb      	bne.n	80081a8 <_malloc_r+0xdc>
 80081b0:	2300      	movs	r3, #0
 80081b2:	6053      	str	r3, [r2, #4]
 80081b4:	e7de      	b.n	8008174 <_malloc_r+0xa8>
 80081b6:	230c      	movs	r3, #12
 80081b8:	6033      	str	r3, [r6, #0]
 80081ba:	4630      	mov	r0, r6
 80081bc:	f000 f8b8 	bl	8008330 <__malloc_unlock>
 80081c0:	e794      	b.n	80080ec <_malloc_r+0x20>
 80081c2:	6005      	str	r5, [r0, #0]
 80081c4:	e7d6      	b.n	8008174 <_malloc_r+0xa8>
 80081c6:	bf00      	nop
 80081c8:	2004083c 	.word	0x2004083c

080081cc <__sflush_r>:
 80081cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d4:	0716      	lsls	r6, r2, #28
 80081d6:	4605      	mov	r5, r0
 80081d8:	460c      	mov	r4, r1
 80081da:	d454      	bmi.n	8008286 <__sflush_r+0xba>
 80081dc:	684b      	ldr	r3, [r1, #4]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	dc02      	bgt.n	80081e8 <__sflush_r+0x1c>
 80081e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	dd48      	ble.n	800827a <__sflush_r+0xae>
 80081e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081ea:	2e00      	cmp	r6, #0
 80081ec:	d045      	beq.n	800827a <__sflush_r+0xae>
 80081ee:	2300      	movs	r3, #0
 80081f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081f4:	682f      	ldr	r7, [r5, #0]
 80081f6:	6a21      	ldr	r1, [r4, #32]
 80081f8:	602b      	str	r3, [r5, #0]
 80081fa:	d030      	beq.n	800825e <__sflush_r+0x92>
 80081fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081fe:	89a3      	ldrh	r3, [r4, #12]
 8008200:	0759      	lsls	r1, r3, #29
 8008202:	d505      	bpl.n	8008210 <__sflush_r+0x44>
 8008204:	6863      	ldr	r3, [r4, #4]
 8008206:	1ad2      	subs	r2, r2, r3
 8008208:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800820a:	b10b      	cbz	r3, 8008210 <__sflush_r+0x44>
 800820c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800820e:	1ad2      	subs	r2, r2, r3
 8008210:	2300      	movs	r3, #0
 8008212:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008214:	6a21      	ldr	r1, [r4, #32]
 8008216:	4628      	mov	r0, r5
 8008218:	47b0      	blx	r6
 800821a:	1c43      	adds	r3, r0, #1
 800821c:	89a3      	ldrh	r3, [r4, #12]
 800821e:	d106      	bne.n	800822e <__sflush_r+0x62>
 8008220:	6829      	ldr	r1, [r5, #0]
 8008222:	291d      	cmp	r1, #29
 8008224:	d82b      	bhi.n	800827e <__sflush_r+0xb2>
 8008226:	4a2a      	ldr	r2, [pc, #168]	@ (80082d0 <__sflush_r+0x104>)
 8008228:	40ca      	lsrs	r2, r1
 800822a:	07d6      	lsls	r6, r2, #31
 800822c:	d527      	bpl.n	800827e <__sflush_r+0xb2>
 800822e:	2200      	movs	r2, #0
 8008230:	6062      	str	r2, [r4, #4]
 8008232:	04d9      	lsls	r1, r3, #19
 8008234:	6922      	ldr	r2, [r4, #16]
 8008236:	6022      	str	r2, [r4, #0]
 8008238:	d504      	bpl.n	8008244 <__sflush_r+0x78>
 800823a:	1c42      	adds	r2, r0, #1
 800823c:	d101      	bne.n	8008242 <__sflush_r+0x76>
 800823e:	682b      	ldr	r3, [r5, #0]
 8008240:	b903      	cbnz	r3, 8008244 <__sflush_r+0x78>
 8008242:	6560      	str	r0, [r4, #84]	@ 0x54
 8008244:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008246:	602f      	str	r7, [r5, #0]
 8008248:	b1b9      	cbz	r1, 800827a <__sflush_r+0xae>
 800824a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800824e:	4299      	cmp	r1, r3
 8008250:	d002      	beq.n	8008258 <__sflush_r+0x8c>
 8008252:	4628      	mov	r0, r5
 8008254:	f000 fce6 	bl	8008c24 <_free_r>
 8008258:	2300      	movs	r3, #0
 800825a:	6363      	str	r3, [r4, #52]	@ 0x34
 800825c:	e00d      	b.n	800827a <__sflush_r+0xae>
 800825e:	2301      	movs	r3, #1
 8008260:	4628      	mov	r0, r5
 8008262:	47b0      	blx	r6
 8008264:	4602      	mov	r2, r0
 8008266:	1c50      	adds	r0, r2, #1
 8008268:	d1c9      	bne.n	80081fe <__sflush_r+0x32>
 800826a:	682b      	ldr	r3, [r5, #0]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d0c6      	beq.n	80081fe <__sflush_r+0x32>
 8008270:	2b1d      	cmp	r3, #29
 8008272:	d001      	beq.n	8008278 <__sflush_r+0xac>
 8008274:	2b16      	cmp	r3, #22
 8008276:	d11e      	bne.n	80082b6 <__sflush_r+0xea>
 8008278:	602f      	str	r7, [r5, #0]
 800827a:	2000      	movs	r0, #0
 800827c:	e022      	b.n	80082c4 <__sflush_r+0xf8>
 800827e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008282:	b21b      	sxth	r3, r3
 8008284:	e01b      	b.n	80082be <__sflush_r+0xf2>
 8008286:	690f      	ldr	r7, [r1, #16]
 8008288:	2f00      	cmp	r7, #0
 800828a:	d0f6      	beq.n	800827a <__sflush_r+0xae>
 800828c:	0793      	lsls	r3, r2, #30
 800828e:	680e      	ldr	r6, [r1, #0]
 8008290:	bf08      	it	eq
 8008292:	694b      	ldreq	r3, [r1, #20]
 8008294:	600f      	str	r7, [r1, #0]
 8008296:	bf18      	it	ne
 8008298:	2300      	movne	r3, #0
 800829a:	eba6 0807 	sub.w	r8, r6, r7
 800829e:	608b      	str	r3, [r1, #8]
 80082a0:	f1b8 0f00 	cmp.w	r8, #0
 80082a4:	dde9      	ble.n	800827a <__sflush_r+0xae>
 80082a6:	6a21      	ldr	r1, [r4, #32]
 80082a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80082aa:	4643      	mov	r3, r8
 80082ac:	463a      	mov	r2, r7
 80082ae:	4628      	mov	r0, r5
 80082b0:	47b0      	blx	r6
 80082b2:	2800      	cmp	r0, #0
 80082b4:	dc08      	bgt.n	80082c8 <__sflush_r+0xfc>
 80082b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082be:	81a3      	strh	r3, [r4, #12]
 80082c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80082c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082c8:	4407      	add	r7, r0
 80082ca:	eba8 0800 	sub.w	r8, r8, r0
 80082ce:	e7e7      	b.n	80082a0 <__sflush_r+0xd4>
 80082d0:	20400001 	.word	0x20400001

080082d4 <_fflush_r>:
 80082d4:	b538      	push	{r3, r4, r5, lr}
 80082d6:	690b      	ldr	r3, [r1, #16]
 80082d8:	4605      	mov	r5, r0
 80082da:	460c      	mov	r4, r1
 80082dc:	b913      	cbnz	r3, 80082e4 <_fflush_r+0x10>
 80082de:	2500      	movs	r5, #0
 80082e0:	4628      	mov	r0, r5
 80082e2:	bd38      	pop	{r3, r4, r5, pc}
 80082e4:	b118      	cbz	r0, 80082ee <_fflush_r+0x1a>
 80082e6:	6a03      	ldr	r3, [r0, #32]
 80082e8:	b90b      	cbnz	r3, 80082ee <_fflush_r+0x1a>
 80082ea:	f7fe fe7b 	bl	8006fe4 <__sinit>
 80082ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d0f3      	beq.n	80082de <_fflush_r+0xa>
 80082f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082f8:	07d0      	lsls	r0, r2, #31
 80082fa:	d404      	bmi.n	8008306 <_fflush_r+0x32>
 80082fc:	0599      	lsls	r1, r3, #22
 80082fe:	d402      	bmi.n	8008306 <_fflush_r+0x32>
 8008300:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008302:	f7fe fef2 	bl	80070ea <__retarget_lock_acquire_recursive>
 8008306:	4628      	mov	r0, r5
 8008308:	4621      	mov	r1, r4
 800830a:	f7ff ff5f 	bl	80081cc <__sflush_r>
 800830e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008310:	07da      	lsls	r2, r3, #31
 8008312:	4605      	mov	r5, r0
 8008314:	d4e4      	bmi.n	80082e0 <_fflush_r+0xc>
 8008316:	89a3      	ldrh	r3, [r4, #12]
 8008318:	059b      	lsls	r3, r3, #22
 800831a:	d4e1      	bmi.n	80082e0 <_fflush_r+0xc>
 800831c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800831e:	f7fe fee5 	bl	80070ec <__retarget_lock_release_recursive>
 8008322:	e7dd      	b.n	80082e0 <_fflush_r+0xc>

08008324 <__malloc_lock>:
 8008324:	4801      	ldr	r0, [pc, #4]	@ (800832c <__malloc_lock+0x8>)
 8008326:	f7fe bee0 	b.w	80070ea <__retarget_lock_acquire_recursive>
 800832a:	bf00      	nop
 800832c:	20040834 	.word	0x20040834

08008330 <__malloc_unlock>:
 8008330:	4801      	ldr	r0, [pc, #4]	@ (8008338 <__malloc_unlock+0x8>)
 8008332:	f7fe bedb 	b.w	80070ec <__retarget_lock_release_recursive>
 8008336:	bf00      	nop
 8008338:	20040834 	.word	0x20040834

0800833c <_Balloc>:
 800833c:	b570      	push	{r4, r5, r6, lr}
 800833e:	69c6      	ldr	r6, [r0, #28]
 8008340:	4604      	mov	r4, r0
 8008342:	460d      	mov	r5, r1
 8008344:	b976      	cbnz	r6, 8008364 <_Balloc+0x28>
 8008346:	2010      	movs	r0, #16
 8008348:	f7ff fe96 	bl	8008078 <malloc>
 800834c:	4602      	mov	r2, r0
 800834e:	61e0      	str	r0, [r4, #28]
 8008350:	b920      	cbnz	r0, 800835c <_Balloc+0x20>
 8008352:	4b18      	ldr	r3, [pc, #96]	@ (80083b4 <_Balloc+0x78>)
 8008354:	4818      	ldr	r0, [pc, #96]	@ (80083b8 <_Balloc+0x7c>)
 8008356:	216b      	movs	r1, #107	@ 0x6b
 8008358:	f000 fc32 	bl	8008bc0 <__assert_func>
 800835c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008360:	6006      	str	r6, [r0, #0]
 8008362:	60c6      	str	r6, [r0, #12]
 8008364:	69e6      	ldr	r6, [r4, #28]
 8008366:	68f3      	ldr	r3, [r6, #12]
 8008368:	b183      	cbz	r3, 800838c <_Balloc+0x50>
 800836a:	69e3      	ldr	r3, [r4, #28]
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008372:	b9b8      	cbnz	r0, 80083a4 <_Balloc+0x68>
 8008374:	2101      	movs	r1, #1
 8008376:	fa01 f605 	lsl.w	r6, r1, r5
 800837a:	1d72      	adds	r2, r6, #5
 800837c:	0092      	lsls	r2, r2, #2
 800837e:	4620      	mov	r0, r4
 8008380:	f000 fc3c 	bl	8008bfc <_calloc_r>
 8008384:	b160      	cbz	r0, 80083a0 <_Balloc+0x64>
 8008386:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800838a:	e00e      	b.n	80083aa <_Balloc+0x6e>
 800838c:	2221      	movs	r2, #33	@ 0x21
 800838e:	2104      	movs	r1, #4
 8008390:	4620      	mov	r0, r4
 8008392:	f000 fc33 	bl	8008bfc <_calloc_r>
 8008396:	69e3      	ldr	r3, [r4, #28]
 8008398:	60f0      	str	r0, [r6, #12]
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d1e4      	bne.n	800836a <_Balloc+0x2e>
 80083a0:	2000      	movs	r0, #0
 80083a2:	bd70      	pop	{r4, r5, r6, pc}
 80083a4:	6802      	ldr	r2, [r0, #0]
 80083a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80083aa:	2300      	movs	r3, #0
 80083ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083b0:	e7f7      	b.n	80083a2 <_Balloc+0x66>
 80083b2:	bf00      	nop
 80083b4:	0800f0a1 	.word	0x0800f0a1
 80083b8:	0800f132 	.word	0x0800f132

080083bc <_Bfree>:
 80083bc:	b570      	push	{r4, r5, r6, lr}
 80083be:	69c6      	ldr	r6, [r0, #28]
 80083c0:	4605      	mov	r5, r0
 80083c2:	460c      	mov	r4, r1
 80083c4:	b976      	cbnz	r6, 80083e4 <_Bfree+0x28>
 80083c6:	2010      	movs	r0, #16
 80083c8:	f7ff fe56 	bl	8008078 <malloc>
 80083cc:	4602      	mov	r2, r0
 80083ce:	61e8      	str	r0, [r5, #28]
 80083d0:	b920      	cbnz	r0, 80083dc <_Bfree+0x20>
 80083d2:	4b09      	ldr	r3, [pc, #36]	@ (80083f8 <_Bfree+0x3c>)
 80083d4:	4809      	ldr	r0, [pc, #36]	@ (80083fc <_Bfree+0x40>)
 80083d6:	218f      	movs	r1, #143	@ 0x8f
 80083d8:	f000 fbf2 	bl	8008bc0 <__assert_func>
 80083dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083e0:	6006      	str	r6, [r0, #0]
 80083e2:	60c6      	str	r6, [r0, #12]
 80083e4:	b13c      	cbz	r4, 80083f6 <_Bfree+0x3a>
 80083e6:	69eb      	ldr	r3, [r5, #28]
 80083e8:	6862      	ldr	r2, [r4, #4]
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083f0:	6021      	str	r1, [r4, #0]
 80083f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80083f6:	bd70      	pop	{r4, r5, r6, pc}
 80083f8:	0800f0a1 	.word	0x0800f0a1
 80083fc:	0800f132 	.word	0x0800f132

08008400 <__multadd>:
 8008400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008404:	690d      	ldr	r5, [r1, #16]
 8008406:	4607      	mov	r7, r0
 8008408:	460c      	mov	r4, r1
 800840a:	461e      	mov	r6, r3
 800840c:	f101 0c14 	add.w	ip, r1, #20
 8008410:	2000      	movs	r0, #0
 8008412:	f8dc 3000 	ldr.w	r3, [ip]
 8008416:	b299      	uxth	r1, r3
 8008418:	fb02 6101 	mla	r1, r2, r1, r6
 800841c:	0c1e      	lsrs	r6, r3, #16
 800841e:	0c0b      	lsrs	r3, r1, #16
 8008420:	fb02 3306 	mla	r3, r2, r6, r3
 8008424:	b289      	uxth	r1, r1
 8008426:	3001      	adds	r0, #1
 8008428:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800842c:	4285      	cmp	r5, r0
 800842e:	f84c 1b04 	str.w	r1, [ip], #4
 8008432:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008436:	dcec      	bgt.n	8008412 <__multadd+0x12>
 8008438:	b30e      	cbz	r6, 800847e <__multadd+0x7e>
 800843a:	68a3      	ldr	r3, [r4, #8]
 800843c:	42ab      	cmp	r3, r5
 800843e:	dc19      	bgt.n	8008474 <__multadd+0x74>
 8008440:	6861      	ldr	r1, [r4, #4]
 8008442:	4638      	mov	r0, r7
 8008444:	3101      	adds	r1, #1
 8008446:	f7ff ff79 	bl	800833c <_Balloc>
 800844a:	4680      	mov	r8, r0
 800844c:	b928      	cbnz	r0, 800845a <__multadd+0x5a>
 800844e:	4602      	mov	r2, r0
 8008450:	4b0c      	ldr	r3, [pc, #48]	@ (8008484 <__multadd+0x84>)
 8008452:	480d      	ldr	r0, [pc, #52]	@ (8008488 <__multadd+0x88>)
 8008454:	21ba      	movs	r1, #186	@ 0xba
 8008456:	f000 fbb3 	bl	8008bc0 <__assert_func>
 800845a:	6922      	ldr	r2, [r4, #16]
 800845c:	3202      	adds	r2, #2
 800845e:	f104 010c 	add.w	r1, r4, #12
 8008462:	0092      	lsls	r2, r2, #2
 8008464:	300c      	adds	r0, #12
 8008466:	f7fe fe47 	bl	80070f8 <memcpy>
 800846a:	4621      	mov	r1, r4
 800846c:	4638      	mov	r0, r7
 800846e:	f7ff ffa5 	bl	80083bc <_Bfree>
 8008472:	4644      	mov	r4, r8
 8008474:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008478:	3501      	adds	r5, #1
 800847a:	615e      	str	r6, [r3, #20]
 800847c:	6125      	str	r5, [r4, #16]
 800847e:	4620      	mov	r0, r4
 8008480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008484:	0800f110 	.word	0x0800f110
 8008488:	0800f132 	.word	0x0800f132

0800848c <__hi0bits>:
 800848c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008490:	4603      	mov	r3, r0
 8008492:	bf36      	itet	cc
 8008494:	0403      	lslcc	r3, r0, #16
 8008496:	2000      	movcs	r0, #0
 8008498:	2010      	movcc	r0, #16
 800849a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800849e:	bf3c      	itt	cc
 80084a0:	021b      	lslcc	r3, r3, #8
 80084a2:	3008      	addcc	r0, #8
 80084a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084a8:	bf3c      	itt	cc
 80084aa:	011b      	lslcc	r3, r3, #4
 80084ac:	3004      	addcc	r0, #4
 80084ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084b2:	bf3c      	itt	cc
 80084b4:	009b      	lslcc	r3, r3, #2
 80084b6:	3002      	addcc	r0, #2
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	db05      	blt.n	80084c8 <__hi0bits+0x3c>
 80084bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80084c0:	f100 0001 	add.w	r0, r0, #1
 80084c4:	bf08      	it	eq
 80084c6:	2020      	moveq	r0, #32
 80084c8:	4770      	bx	lr

080084ca <__lo0bits>:
 80084ca:	6803      	ldr	r3, [r0, #0]
 80084cc:	4602      	mov	r2, r0
 80084ce:	f013 0007 	ands.w	r0, r3, #7
 80084d2:	d00b      	beq.n	80084ec <__lo0bits+0x22>
 80084d4:	07d9      	lsls	r1, r3, #31
 80084d6:	d421      	bmi.n	800851c <__lo0bits+0x52>
 80084d8:	0798      	lsls	r0, r3, #30
 80084da:	bf49      	itett	mi
 80084dc:	085b      	lsrmi	r3, r3, #1
 80084de:	089b      	lsrpl	r3, r3, #2
 80084e0:	2001      	movmi	r0, #1
 80084e2:	6013      	strmi	r3, [r2, #0]
 80084e4:	bf5c      	itt	pl
 80084e6:	6013      	strpl	r3, [r2, #0]
 80084e8:	2002      	movpl	r0, #2
 80084ea:	4770      	bx	lr
 80084ec:	b299      	uxth	r1, r3
 80084ee:	b909      	cbnz	r1, 80084f4 <__lo0bits+0x2a>
 80084f0:	0c1b      	lsrs	r3, r3, #16
 80084f2:	2010      	movs	r0, #16
 80084f4:	b2d9      	uxtb	r1, r3
 80084f6:	b909      	cbnz	r1, 80084fc <__lo0bits+0x32>
 80084f8:	3008      	adds	r0, #8
 80084fa:	0a1b      	lsrs	r3, r3, #8
 80084fc:	0719      	lsls	r1, r3, #28
 80084fe:	bf04      	itt	eq
 8008500:	091b      	lsreq	r3, r3, #4
 8008502:	3004      	addeq	r0, #4
 8008504:	0799      	lsls	r1, r3, #30
 8008506:	bf04      	itt	eq
 8008508:	089b      	lsreq	r3, r3, #2
 800850a:	3002      	addeq	r0, #2
 800850c:	07d9      	lsls	r1, r3, #31
 800850e:	d403      	bmi.n	8008518 <__lo0bits+0x4e>
 8008510:	085b      	lsrs	r3, r3, #1
 8008512:	f100 0001 	add.w	r0, r0, #1
 8008516:	d003      	beq.n	8008520 <__lo0bits+0x56>
 8008518:	6013      	str	r3, [r2, #0]
 800851a:	4770      	bx	lr
 800851c:	2000      	movs	r0, #0
 800851e:	4770      	bx	lr
 8008520:	2020      	movs	r0, #32
 8008522:	4770      	bx	lr

08008524 <__i2b>:
 8008524:	b510      	push	{r4, lr}
 8008526:	460c      	mov	r4, r1
 8008528:	2101      	movs	r1, #1
 800852a:	f7ff ff07 	bl	800833c <_Balloc>
 800852e:	4602      	mov	r2, r0
 8008530:	b928      	cbnz	r0, 800853e <__i2b+0x1a>
 8008532:	4b05      	ldr	r3, [pc, #20]	@ (8008548 <__i2b+0x24>)
 8008534:	4805      	ldr	r0, [pc, #20]	@ (800854c <__i2b+0x28>)
 8008536:	f240 1145 	movw	r1, #325	@ 0x145
 800853a:	f000 fb41 	bl	8008bc0 <__assert_func>
 800853e:	2301      	movs	r3, #1
 8008540:	6144      	str	r4, [r0, #20]
 8008542:	6103      	str	r3, [r0, #16]
 8008544:	bd10      	pop	{r4, pc}
 8008546:	bf00      	nop
 8008548:	0800f110 	.word	0x0800f110
 800854c:	0800f132 	.word	0x0800f132

08008550 <__multiply>:
 8008550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008554:	4617      	mov	r7, r2
 8008556:	690a      	ldr	r2, [r1, #16]
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	429a      	cmp	r2, r3
 800855c:	bfa8      	it	ge
 800855e:	463b      	movge	r3, r7
 8008560:	4689      	mov	r9, r1
 8008562:	bfa4      	itt	ge
 8008564:	460f      	movge	r7, r1
 8008566:	4699      	movge	r9, r3
 8008568:	693d      	ldr	r5, [r7, #16]
 800856a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	6879      	ldr	r1, [r7, #4]
 8008572:	eb05 060a 	add.w	r6, r5, sl
 8008576:	42b3      	cmp	r3, r6
 8008578:	b085      	sub	sp, #20
 800857a:	bfb8      	it	lt
 800857c:	3101      	addlt	r1, #1
 800857e:	f7ff fedd 	bl	800833c <_Balloc>
 8008582:	b930      	cbnz	r0, 8008592 <__multiply+0x42>
 8008584:	4602      	mov	r2, r0
 8008586:	4b41      	ldr	r3, [pc, #260]	@ (800868c <__multiply+0x13c>)
 8008588:	4841      	ldr	r0, [pc, #260]	@ (8008690 <__multiply+0x140>)
 800858a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800858e:	f000 fb17 	bl	8008bc0 <__assert_func>
 8008592:	f100 0414 	add.w	r4, r0, #20
 8008596:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800859a:	4623      	mov	r3, r4
 800859c:	2200      	movs	r2, #0
 800859e:	4573      	cmp	r3, lr
 80085a0:	d320      	bcc.n	80085e4 <__multiply+0x94>
 80085a2:	f107 0814 	add.w	r8, r7, #20
 80085a6:	f109 0114 	add.w	r1, r9, #20
 80085aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80085ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80085b2:	9302      	str	r3, [sp, #8]
 80085b4:	1beb      	subs	r3, r5, r7
 80085b6:	3b15      	subs	r3, #21
 80085b8:	f023 0303 	bic.w	r3, r3, #3
 80085bc:	3304      	adds	r3, #4
 80085be:	3715      	adds	r7, #21
 80085c0:	42bd      	cmp	r5, r7
 80085c2:	bf38      	it	cc
 80085c4:	2304      	movcc	r3, #4
 80085c6:	9301      	str	r3, [sp, #4]
 80085c8:	9b02      	ldr	r3, [sp, #8]
 80085ca:	9103      	str	r1, [sp, #12]
 80085cc:	428b      	cmp	r3, r1
 80085ce:	d80c      	bhi.n	80085ea <__multiply+0x9a>
 80085d0:	2e00      	cmp	r6, #0
 80085d2:	dd03      	ble.n	80085dc <__multiply+0x8c>
 80085d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d055      	beq.n	8008688 <__multiply+0x138>
 80085dc:	6106      	str	r6, [r0, #16]
 80085de:	b005      	add	sp, #20
 80085e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085e4:	f843 2b04 	str.w	r2, [r3], #4
 80085e8:	e7d9      	b.n	800859e <__multiply+0x4e>
 80085ea:	f8b1 a000 	ldrh.w	sl, [r1]
 80085ee:	f1ba 0f00 	cmp.w	sl, #0
 80085f2:	d01f      	beq.n	8008634 <__multiply+0xe4>
 80085f4:	46c4      	mov	ip, r8
 80085f6:	46a1      	mov	r9, r4
 80085f8:	2700      	movs	r7, #0
 80085fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 80085fe:	f8d9 3000 	ldr.w	r3, [r9]
 8008602:	fa1f fb82 	uxth.w	fp, r2
 8008606:	b29b      	uxth	r3, r3
 8008608:	fb0a 330b 	mla	r3, sl, fp, r3
 800860c:	443b      	add	r3, r7
 800860e:	f8d9 7000 	ldr.w	r7, [r9]
 8008612:	0c12      	lsrs	r2, r2, #16
 8008614:	0c3f      	lsrs	r7, r7, #16
 8008616:	fb0a 7202 	mla	r2, sl, r2, r7
 800861a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800861e:	b29b      	uxth	r3, r3
 8008620:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008624:	4565      	cmp	r5, ip
 8008626:	f849 3b04 	str.w	r3, [r9], #4
 800862a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800862e:	d8e4      	bhi.n	80085fa <__multiply+0xaa>
 8008630:	9b01      	ldr	r3, [sp, #4]
 8008632:	50e7      	str	r7, [r4, r3]
 8008634:	9b03      	ldr	r3, [sp, #12]
 8008636:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800863a:	3104      	adds	r1, #4
 800863c:	f1b9 0f00 	cmp.w	r9, #0
 8008640:	d020      	beq.n	8008684 <__multiply+0x134>
 8008642:	6823      	ldr	r3, [r4, #0]
 8008644:	4647      	mov	r7, r8
 8008646:	46a4      	mov	ip, r4
 8008648:	f04f 0a00 	mov.w	sl, #0
 800864c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008650:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008654:	fb09 220b 	mla	r2, r9, fp, r2
 8008658:	4452      	add	r2, sl
 800865a:	b29b      	uxth	r3, r3
 800865c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008660:	f84c 3b04 	str.w	r3, [ip], #4
 8008664:	f857 3b04 	ldr.w	r3, [r7], #4
 8008668:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800866c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008670:	fb09 330a 	mla	r3, r9, sl, r3
 8008674:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008678:	42bd      	cmp	r5, r7
 800867a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800867e:	d8e5      	bhi.n	800864c <__multiply+0xfc>
 8008680:	9a01      	ldr	r2, [sp, #4]
 8008682:	50a3      	str	r3, [r4, r2]
 8008684:	3404      	adds	r4, #4
 8008686:	e79f      	b.n	80085c8 <__multiply+0x78>
 8008688:	3e01      	subs	r6, #1
 800868a:	e7a1      	b.n	80085d0 <__multiply+0x80>
 800868c:	0800f110 	.word	0x0800f110
 8008690:	0800f132 	.word	0x0800f132

08008694 <__pow5mult>:
 8008694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008698:	4615      	mov	r5, r2
 800869a:	f012 0203 	ands.w	r2, r2, #3
 800869e:	4607      	mov	r7, r0
 80086a0:	460e      	mov	r6, r1
 80086a2:	d007      	beq.n	80086b4 <__pow5mult+0x20>
 80086a4:	4c25      	ldr	r4, [pc, #148]	@ (800873c <__pow5mult+0xa8>)
 80086a6:	3a01      	subs	r2, #1
 80086a8:	2300      	movs	r3, #0
 80086aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80086ae:	f7ff fea7 	bl	8008400 <__multadd>
 80086b2:	4606      	mov	r6, r0
 80086b4:	10ad      	asrs	r5, r5, #2
 80086b6:	d03d      	beq.n	8008734 <__pow5mult+0xa0>
 80086b8:	69fc      	ldr	r4, [r7, #28]
 80086ba:	b97c      	cbnz	r4, 80086dc <__pow5mult+0x48>
 80086bc:	2010      	movs	r0, #16
 80086be:	f7ff fcdb 	bl	8008078 <malloc>
 80086c2:	4602      	mov	r2, r0
 80086c4:	61f8      	str	r0, [r7, #28]
 80086c6:	b928      	cbnz	r0, 80086d4 <__pow5mult+0x40>
 80086c8:	4b1d      	ldr	r3, [pc, #116]	@ (8008740 <__pow5mult+0xac>)
 80086ca:	481e      	ldr	r0, [pc, #120]	@ (8008744 <__pow5mult+0xb0>)
 80086cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80086d0:	f000 fa76 	bl	8008bc0 <__assert_func>
 80086d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80086d8:	6004      	str	r4, [r0, #0]
 80086da:	60c4      	str	r4, [r0, #12]
 80086dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80086e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80086e4:	b94c      	cbnz	r4, 80086fa <__pow5mult+0x66>
 80086e6:	f240 2171 	movw	r1, #625	@ 0x271
 80086ea:	4638      	mov	r0, r7
 80086ec:	f7ff ff1a 	bl	8008524 <__i2b>
 80086f0:	2300      	movs	r3, #0
 80086f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80086f6:	4604      	mov	r4, r0
 80086f8:	6003      	str	r3, [r0, #0]
 80086fa:	f04f 0900 	mov.w	r9, #0
 80086fe:	07eb      	lsls	r3, r5, #31
 8008700:	d50a      	bpl.n	8008718 <__pow5mult+0x84>
 8008702:	4631      	mov	r1, r6
 8008704:	4622      	mov	r2, r4
 8008706:	4638      	mov	r0, r7
 8008708:	f7ff ff22 	bl	8008550 <__multiply>
 800870c:	4631      	mov	r1, r6
 800870e:	4680      	mov	r8, r0
 8008710:	4638      	mov	r0, r7
 8008712:	f7ff fe53 	bl	80083bc <_Bfree>
 8008716:	4646      	mov	r6, r8
 8008718:	106d      	asrs	r5, r5, #1
 800871a:	d00b      	beq.n	8008734 <__pow5mult+0xa0>
 800871c:	6820      	ldr	r0, [r4, #0]
 800871e:	b938      	cbnz	r0, 8008730 <__pow5mult+0x9c>
 8008720:	4622      	mov	r2, r4
 8008722:	4621      	mov	r1, r4
 8008724:	4638      	mov	r0, r7
 8008726:	f7ff ff13 	bl	8008550 <__multiply>
 800872a:	6020      	str	r0, [r4, #0]
 800872c:	f8c0 9000 	str.w	r9, [r0]
 8008730:	4604      	mov	r4, r0
 8008732:	e7e4      	b.n	80086fe <__pow5mult+0x6a>
 8008734:	4630      	mov	r0, r6
 8008736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800873a:	bf00      	nop
 800873c:	0800f1d4 	.word	0x0800f1d4
 8008740:	0800f0a1 	.word	0x0800f0a1
 8008744:	0800f132 	.word	0x0800f132

08008748 <__lshift>:
 8008748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800874c:	460c      	mov	r4, r1
 800874e:	6849      	ldr	r1, [r1, #4]
 8008750:	6923      	ldr	r3, [r4, #16]
 8008752:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008756:	68a3      	ldr	r3, [r4, #8]
 8008758:	4607      	mov	r7, r0
 800875a:	4691      	mov	r9, r2
 800875c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008760:	f108 0601 	add.w	r6, r8, #1
 8008764:	42b3      	cmp	r3, r6
 8008766:	db0b      	blt.n	8008780 <__lshift+0x38>
 8008768:	4638      	mov	r0, r7
 800876a:	f7ff fde7 	bl	800833c <_Balloc>
 800876e:	4605      	mov	r5, r0
 8008770:	b948      	cbnz	r0, 8008786 <__lshift+0x3e>
 8008772:	4602      	mov	r2, r0
 8008774:	4b28      	ldr	r3, [pc, #160]	@ (8008818 <__lshift+0xd0>)
 8008776:	4829      	ldr	r0, [pc, #164]	@ (800881c <__lshift+0xd4>)
 8008778:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800877c:	f000 fa20 	bl	8008bc0 <__assert_func>
 8008780:	3101      	adds	r1, #1
 8008782:	005b      	lsls	r3, r3, #1
 8008784:	e7ee      	b.n	8008764 <__lshift+0x1c>
 8008786:	2300      	movs	r3, #0
 8008788:	f100 0114 	add.w	r1, r0, #20
 800878c:	f100 0210 	add.w	r2, r0, #16
 8008790:	4618      	mov	r0, r3
 8008792:	4553      	cmp	r3, sl
 8008794:	db33      	blt.n	80087fe <__lshift+0xb6>
 8008796:	6920      	ldr	r0, [r4, #16]
 8008798:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800879c:	f104 0314 	add.w	r3, r4, #20
 80087a0:	f019 091f 	ands.w	r9, r9, #31
 80087a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80087a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80087ac:	d02b      	beq.n	8008806 <__lshift+0xbe>
 80087ae:	f1c9 0e20 	rsb	lr, r9, #32
 80087b2:	468a      	mov	sl, r1
 80087b4:	2200      	movs	r2, #0
 80087b6:	6818      	ldr	r0, [r3, #0]
 80087b8:	fa00 f009 	lsl.w	r0, r0, r9
 80087bc:	4310      	orrs	r0, r2
 80087be:	f84a 0b04 	str.w	r0, [sl], #4
 80087c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80087c6:	459c      	cmp	ip, r3
 80087c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80087cc:	d8f3      	bhi.n	80087b6 <__lshift+0x6e>
 80087ce:	ebac 0304 	sub.w	r3, ip, r4
 80087d2:	3b15      	subs	r3, #21
 80087d4:	f023 0303 	bic.w	r3, r3, #3
 80087d8:	3304      	adds	r3, #4
 80087da:	f104 0015 	add.w	r0, r4, #21
 80087de:	4560      	cmp	r0, ip
 80087e0:	bf88      	it	hi
 80087e2:	2304      	movhi	r3, #4
 80087e4:	50ca      	str	r2, [r1, r3]
 80087e6:	b10a      	cbz	r2, 80087ec <__lshift+0xa4>
 80087e8:	f108 0602 	add.w	r6, r8, #2
 80087ec:	3e01      	subs	r6, #1
 80087ee:	4638      	mov	r0, r7
 80087f0:	612e      	str	r6, [r5, #16]
 80087f2:	4621      	mov	r1, r4
 80087f4:	f7ff fde2 	bl	80083bc <_Bfree>
 80087f8:	4628      	mov	r0, r5
 80087fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8008802:	3301      	adds	r3, #1
 8008804:	e7c5      	b.n	8008792 <__lshift+0x4a>
 8008806:	3904      	subs	r1, #4
 8008808:	f853 2b04 	ldr.w	r2, [r3], #4
 800880c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008810:	459c      	cmp	ip, r3
 8008812:	d8f9      	bhi.n	8008808 <__lshift+0xc0>
 8008814:	e7ea      	b.n	80087ec <__lshift+0xa4>
 8008816:	bf00      	nop
 8008818:	0800f110 	.word	0x0800f110
 800881c:	0800f132 	.word	0x0800f132

08008820 <__mcmp>:
 8008820:	690a      	ldr	r2, [r1, #16]
 8008822:	4603      	mov	r3, r0
 8008824:	6900      	ldr	r0, [r0, #16]
 8008826:	1a80      	subs	r0, r0, r2
 8008828:	b530      	push	{r4, r5, lr}
 800882a:	d10e      	bne.n	800884a <__mcmp+0x2a>
 800882c:	3314      	adds	r3, #20
 800882e:	3114      	adds	r1, #20
 8008830:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008834:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008838:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800883c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008840:	4295      	cmp	r5, r2
 8008842:	d003      	beq.n	800884c <__mcmp+0x2c>
 8008844:	d205      	bcs.n	8008852 <__mcmp+0x32>
 8008846:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800884a:	bd30      	pop	{r4, r5, pc}
 800884c:	42a3      	cmp	r3, r4
 800884e:	d3f3      	bcc.n	8008838 <__mcmp+0x18>
 8008850:	e7fb      	b.n	800884a <__mcmp+0x2a>
 8008852:	2001      	movs	r0, #1
 8008854:	e7f9      	b.n	800884a <__mcmp+0x2a>
	...

08008858 <__mdiff>:
 8008858:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800885c:	4689      	mov	r9, r1
 800885e:	4606      	mov	r6, r0
 8008860:	4611      	mov	r1, r2
 8008862:	4648      	mov	r0, r9
 8008864:	4614      	mov	r4, r2
 8008866:	f7ff ffdb 	bl	8008820 <__mcmp>
 800886a:	1e05      	subs	r5, r0, #0
 800886c:	d112      	bne.n	8008894 <__mdiff+0x3c>
 800886e:	4629      	mov	r1, r5
 8008870:	4630      	mov	r0, r6
 8008872:	f7ff fd63 	bl	800833c <_Balloc>
 8008876:	4602      	mov	r2, r0
 8008878:	b928      	cbnz	r0, 8008886 <__mdiff+0x2e>
 800887a:	4b3f      	ldr	r3, [pc, #252]	@ (8008978 <__mdiff+0x120>)
 800887c:	f240 2137 	movw	r1, #567	@ 0x237
 8008880:	483e      	ldr	r0, [pc, #248]	@ (800897c <__mdiff+0x124>)
 8008882:	f000 f99d 	bl	8008bc0 <__assert_func>
 8008886:	2301      	movs	r3, #1
 8008888:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800888c:	4610      	mov	r0, r2
 800888e:	b003      	add	sp, #12
 8008890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008894:	bfbc      	itt	lt
 8008896:	464b      	movlt	r3, r9
 8008898:	46a1      	movlt	r9, r4
 800889a:	4630      	mov	r0, r6
 800889c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80088a0:	bfba      	itte	lt
 80088a2:	461c      	movlt	r4, r3
 80088a4:	2501      	movlt	r5, #1
 80088a6:	2500      	movge	r5, #0
 80088a8:	f7ff fd48 	bl	800833c <_Balloc>
 80088ac:	4602      	mov	r2, r0
 80088ae:	b918      	cbnz	r0, 80088b8 <__mdiff+0x60>
 80088b0:	4b31      	ldr	r3, [pc, #196]	@ (8008978 <__mdiff+0x120>)
 80088b2:	f240 2145 	movw	r1, #581	@ 0x245
 80088b6:	e7e3      	b.n	8008880 <__mdiff+0x28>
 80088b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80088bc:	6926      	ldr	r6, [r4, #16]
 80088be:	60c5      	str	r5, [r0, #12]
 80088c0:	f109 0310 	add.w	r3, r9, #16
 80088c4:	f109 0514 	add.w	r5, r9, #20
 80088c8:	f104 0e14 	add.w	lr, r4, #20
 80088cc:	f100 0b14 	add.w	fp, r0, #20
 80088d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80088d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80088d8:	9301      	str	r3, [sp, #4]
 80088da:	46d9      	mov	r9, fp
 80088dc:	f04f 0c00 	mov.w	ip, #0
 80088e0:	9b01      	ldr	r3, [sp, #4]
 80088e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80088e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80088ea:	9301      	str	r3, [sp, #4]
 80088ec:	fa1f f38a 	uxth.w	r3, sl
 80088f0:	4619      	mov	r1, r3
 80088f2:	b283      	uxth	r3, r0
 80088f4:	1acb      	subs	r3, r1, r3
 80088f6:	0c00      	lsrs	r0, r0, #16
 80088f8:	4463      	add	r3, ip
 80088fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80088fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008902:	b29b      	uxth	r3, r3
 8008904:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008908:	4576      	cmp	r6, lr
 800890a:	f849 3b04 	str.w	r3, [r9], #4
 800890e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008912:	d8e5      	bhi.n	80088e0 <__mdiff+0x88>
 8008914:	1b33      	subs	r3, r6, r4
 8008916:	3b15      	subs	r3, #21
 8008918:	f023 0303 	bic.w	r3, r3, #3
 800891c:	3415      	adds	r4, #21
 800891e:	3304      	adds	r3, #4
 8008920:	42a6      	cmp	r6, r4
 8008922:	bf38      	it	cc
 8008924:	2304      	movcc	r3, #4
 8008926:	441d      	add	r5, r3
 8008928:	445b      	add	r3, fp
 800892a:	461e      	mov	r6, r3
 800892c:	462c      	mov	r4, r5
 800892e:	4544      	cmp	r4, r8
 8008930:	d30e      	bcc.n	8008950 <__mdiff+0xf8>
 8008932:	f108 0103 	add.w	r1, r8, #3
 8008936:	1b49      	subs	r1, r1, r5
 8008938:	f021 0103 	bic.w	r1, r1, #3
 800893c:	3d03      	subs	r5, #3
 800893e:	45a8      	cmp	r8, r5
 8008940:	bf38      	it	cc
 8008942:	2100      	movcc	r1, #0
 8008944:	440b      	add	r3, r1
 8008946:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800894a:	b191      	cbz	r1, 8008972 <__mdiff+0x11a>
 800894c:	6117      	str	r7, [r2, #16]
 800894e:	e79d      	b.n	800888c <__mdiff+0x34>
 8008950:	f854 1b04 	ldr.w	r1, [r4], #4
 8008954:	46e6      	mov	lr, ip
 8008956:	0c08      	lsrs	r0, r1, #16
 8008958:	fa1c fc81 	uxtah	ip, ip, r1
 800895c:	4471      	add	r1, lr
 800895e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008962:	b289      	uxth	r1, r1
 8008964:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008968:	f846 1b04 	str.w	r1, [r6], #4
 800896c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008970:	e7dd      	b.n	800892e <__mdiff+0xd6>
 8008972:	3f01      	subs	r7, #1
 8008974:	e7e7      	b.n	8008946 <__mdiff+0xee>
 8008976:	bf00      	nop
 8008978:	0800f110 	.word	0x0800f110
 800897c:	0800f132 	.word	0x0800f132

08008980 <__d2b>:
 8008980:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008984:	460f      	mov	r7, r1
 8008986:	2101      	movs	r1, #1
 8008988:	ec59 8b10 	vmov	r8, r9, d0
 800898c:	4616      	mov	r6, r2
 800898e:	f7ff fcd5 	bl	800833c <_Balloc>
 8008992:	4604      	mov	r4, r0
 8008994:	b930      	cbnz	r0, 80089a4 <__d2b+0x24>
 8008996:	4602      	mov	r2, r0
 8008998:	4b23      	ldr	r3, [pc, #140]	@ (8008a28 <__d2b+0xa8>)
 800899a:	4824      	ldr	r0, [pc, #144]	@ (8008a2c <__d2b+0xac>)
 800899c:	f240 310f 	movw	r1, #783	@ 0x30f
 80089a0:	f000 f90e 	bl	8008bc0 <__assert_func>
 80089a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80089a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80089ac:	b10d      	cbz	r5, 80089b2 <__d2b+0x32>
 80089ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80089b2:	9301      	str	r3, [sp, #4]
 80089b4:	f1b8 0300 	subs.w	r3, r8, #0
 80089b8:	d023      	beq.n	8008a02 <__d2b+0x82>
 80089ba:	4668      	mov	r0, sp
 80089bc:	9300      	str	r3, [sp, #0]
 80089be:	f7ff fd84 	bl	80084ca <__lo0bits>
 80089c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80089c6:	b1d0      	cbz	r0, 80089fe <__d2b+0x7e>
 80089c8:	f1c0 0320 	rsb	r3, r0, #32
 80089cc:	fa02 f303 	lsl.w	r3, r2, r3
 80089d0:	430b      	orrs	r3, r1
 80089d2:	40c2      	lsrs	r2, r0
 80089d4:	6163      	str	r3, [r4, #20]
 80089d6:	9201      	str	r2, [sp, #4]
 80089d8:	9b01      	ldr	r3, [sp, #4]
 80089da:	61a3      	str	r3, [r4, #24]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	bf0c      	ite	eq
 80089e0:	2201      	moveq	r2, #1
 80089e2:	2202      	movne	r2, #2
 80089e4:	6122      	str	r2, [r4, #16]
 80089e6:	b1a5      	cbz	r5, 8008a12 <__d2b+0x92>
 80089e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80089ec:	4405      	add	r5, r0
 80089ee:	603d      	str	r5, [r7, #0]
 80089f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80089f4:	6030      	str	r0, [r6, #0]
 80089f6:	4620      	mov	r0, r4
 80089f8:	b003      	add	sp, #12
 80089fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089fe:	6161      	str	r1, [r4, #20]
 8008a00:	e7ea      	b.n	80089d8 <__d2b+0x58>
 8008a02:	a801      	add	r0, sp, #4
 8008a04:	f7ff fd61 	bl	80084ca <__lo0bits>
 8008a08:	9b01      	ldr	r3, [sp, #4]
 8008a0a:	6163      	str	r3, [r4, #20]
 8008a0c:	3020      	adds	r0, #32
 8008a0e:	2201      	movs	r2, #1
 8008a10:	e7e8      	b.n	80089e4 <__d2b+0x64>
 8008a12:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008a16:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008a1a:	6038      	str	r0, [r7, #0]
 8008a1c:	6918      	ldr	r0, [r3, #16]
 8008a1e:	f7ff fd35 	bl	800848c <__hi0bits>
 8008a22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008a26:	e7e5      	b.n	80089f4 <__d2b+0x74>
 8008a28:	0800f110 	.word	0x0800f110
 8008a2c:	0800f132 	.word	0x0800f132

08008a30 <__sread>:
 8008a30:	b510      	push	{r4, lr}
 8008a32:	460c      	mov	r4, r1
 8008a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a38:	f000 f87e 	bl	8008b38 <_read_r>
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	bfab      	itete	ge
 8008a40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008a42:	89a3      	ldrhlt	r3, [r4, #12]
 8008a44:	181b      	addge	r3, r3, r0
 8008a46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008a4a:	bfac      	ite	ge
 8008a4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008a4e:	81a3      	strhlt	r3, [r4, #12]
 8008a50:	bd10      	pop	{r4, pc}

08008a52 <__swrite>:
 8008a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a56:	461f      	mov	r7, r3
 8008a58:	898b      	ldrh	r3, [r1, #12]
 8008a5a:	05db      	lsls	r3, r3, #23
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	460c      	mov	r4, r1
 8008a60:	4616      	mov	r6, r2
 8008a62:	d505      	bpl.n	8008a70 <__swrite+0x1e>
 8008a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a68:	2302      	movs	r3, #2
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f000 f852 	bl	8008b14 <_lseek_r>
 8008a70:	89a3      	ldrh	r3, [r4, #12]
 8008a72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a7a:	81a3      	strh	r3, [r4, #12]
 8008a7c:	4632      	mov	r2, r6
 8008a7e:	463b      	mov	r3, r7
 8008a80:	4628      	mov	r0, r5
 8008a82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a86:	f000 b879 	b.w	8008b7c <_write_r>

08008a8a <__sseek>:
 8008a8a:	b510      	push	{r4, lr}
 8008a8c:	460c      	mov	r4, r1
 8008a8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a92:	f000 f83f 	bl	8008b14 <_lseek_r>
 8008a96:	1c43      	adds	r3, r0, #1
 8008a98:	89a3      	ldrh	r3, [r4, #12]
 8008a9a:	bf15      	itete	ne
 8008a9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008a9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008aa2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008aa6:	81a3      	strheq	r3, [r4, #12]
 8008aa8:	bf18      	it	ne
 8008aaa:	81a3      	strhne	r3, [r4, #12]
 8008aac:	bd10      	pop	{r4, pc}

08008aae <__sclose>:
 8008aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ab2:	f000 b875 	b.w	8008ba0 <_close_r>

08008ab6 <_realloc_r>:
 8008ab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aba:	4607      	mov	r7, r0
 8008abc:	4614      	mov	r4, r2
 8008abe:	460d      	mov	r5, r1
 8008ac0:	b921      	cbnz	r1, 8008acc <_realloc_r+0x16>
 8008ac2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ac6:	4611      	mov	r1, r2
 8008ac8:	f7ff bb00 	b.w	80080cc <_malloc_r>
 8008acc:	b92a      	cbnz	r2, 8008ada <_realloc_r+0x24>
 8008ace:	f000 f8a9 	bl	8008c24 <_free_r>
 8008ad2:	4625      	mov	r5, r4
 8008ad4:	4628      	mov	r0, r5
 8008ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ada:	f000 f8ff 	bl	8008cdc <_malloc_usable_size_r>
 8008ade:	4284      	cmp	r4, r0
 8008ae0:	4606      	mov	r6, r0
 8008ae2:	d802      	bhi.n	8008aea <_realloc_r+0x34>
 8008ae4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ae8:	d8f4      	bhi.n	8008ad4 <_realloc_r+0x1e>
 8008aea:	4621      	mov	r1, r4
 8008aec:	4638      	mov	r0, r7
 8008aee:	f7ff faed 	bl	80080cc <_malloc_r>
 8008af2:	4680      	mov	r8, r0
 8008af4:	b908      	cbnz	r0, 8008afa <_realloc_r+0x44>
 8008af6:	4645      	mov	r5, r8
 8008af8:	e7ec      	b.n	8008ad4 <_realloc_r+0x1e>
 8008afa:	42b4      	cmp	r4, r6
 8008afc:	4622      	mov	r2, r4
 8008afe:	4629      	mov	r1, r5
 8008b00:	bf28      	it	cs
 8008b02:	4632      	movcs	r2, r6
 8008b04:	f7fe faf8 	bl	80070f8 <memcpy>
 8008b08:	4629      	mov	r1, r5
 8008b0a:	4638      	mov	r0, r7
 8008b0c:	f000 f88a 	bl	8008c24 <_free_r>
 8008b10:	e7f1      	b.n	8008af6 <_realloc_r+0x40>
	...

08008b14 <_lseek_r>:
 8008b14:	b538      	push	{r3, r4, r5, lr}
 8008b16:	4d07      	ldr	r5, [pc, #28]	@ (8008b34 <_lseek_r+0x20>)
 8008b18:	4604      	mov	r4, r0
 8008b1a:	4608      	mov	r0, r1
 8008b1c:	4611      	mov	r1, r2
 8008b1e:	2200      	movs	r2, #0
 8008b20:	602a      	str	r2, [r5, #0]
 8008b22:	461a      	mov	r2, r3
 8008b24:	f7f9 f994 	bl	8001e50 <_lseek>
 8008b28:	1c43      	adds	r3, r0, #1
 8008b2a:	d102      	bne.n	8008b32 <_lseek_r+0x1e>
 8008b2c:	682b      	ldr	r3, [r5, #0]
 8008b2e:	b103      	cbz	r3, 8008b32 <_lseek_r+0x1e>
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	bd38      	pop	{r3, r4, r5, pc}
 8008b34:	20040840 	.word	0x20040840

08008b38 <_read_r>:
 8008b38:	b538      	push	{r3, r4, r5, lr}
 8008b3a:	4d07      	ldr	r5, [pc, #28]	@ (8008b58 <_read_r+0x20>)
 8008b3c:	4604      	mov	r4, r0
 8008b3e:	4608      	mov	r0, r1
 8008b40:	4611      	mov	r1, r2
 8008b42:	2200      	movs	r2, #0
 8008b44:	602a      	str	r2, [r5, #0]
 8008b46:	461a      	mov	r2, r3
 8008b48:	f7f9 f922 	bl	8001d90 <_read>
 8008b4c:	1c43      	adds	r3, r0, #1
 8008b4e:	d102      	bne.n	8008b56 <_read_r+0x1e>
 8008b50:	682b      	ldr	r3, [r5, #0]
 8008b52:	b103      	cbz	r3, 8008b56 <_read_r+0x1e>
 8008b54:	6023      	str	r3, [r4, #0]
 8008b56:	bd38      	pop	{r3, r4, r5, pc}
 8008b58:	20040840 	.word	0x20040840

08008b5c <_sbrk_r>:
 8008b5c:	b538      	push	{r3, r4, r5, lr}
 8008b5e:	4d06      	ldr	r5, [pc, #24]	@ (8008b78 <_sbrk_r+0x1c>)
 8008b60:	2300      	movs	r3, #0
 8008b62:	4604      	mov	r4, r0
 8008b64:	4608      	mov	r0, r1
 8008b66:	602b      	str	r3, [r5, #0]
 8008b68:	f7f9 f980 	bl	8001e6c <_sbrk>
 8008b6c:	1c43      	adds	r3, r0, #1
 8008b6e:	d102      	bne.n	8008b76 <_sbrk_r+0x1a>
 8008b70:	682b      	ldr	r3, [r5, #0]
 8008b72:	b103      	cbz	r3, 8008b76 <_sbrk_r+0x1a>
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	bd38      	pop	{r3, r4, r5, pc}
 8008b78:	20040840 	.word	0x20040840

08008b7c <_write_r>:
 8008b7c:	b538      	push	{r3, r4, r5, lr}
 8008b7e:	4d07      	ldr	r5, [pc, #28]	@ (8008b9c <_write_r+0x20>)
 8008b80:	4604      	mov	r4, r0
 8008b82:	4608      	mov	r0, r1
 8008b84:	4611      	mov	r1, r2
 8008b86:	2200      	movs	r2, #0
 8008b88:	602a      	str	r2, [r5, #0]
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	f7f9 f91d 	bl	8001dca <_write>
 8008b90:	1c43      	adds	r3, r0, #1
 8008b92:	d102      	bne.n	8008b9a <_write_r+0x1e>
 8008b94:	682b      	ldr	r3, [r5, #0]
 8008b96:	b103      	cbz	r3, 8008b9a <_write_r+0x1e>
 8008b98:	6023      	str	r3, [r4, #0]
 8008b9a:	bd38      	pop	{r3, r4, r5, pc}
 8008b9c:	20040840 	.word	0x20040840

08008ba0 <_close_r>:
 8008ba0:	b538      	push	{r3, r4, r5, lr}
 8008ba2:	4d06      	ldr	r5, [pc, #24]	@ (8008bbc <_close_r+0x1c>)
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	4604      	mov	r4, r0
 8008ba8:	4608      	mov	r0, r1
 8008baa:	602b      	str	r3, [r5, #0]
 8008bac:	f7f9 f929 	bl	8001e02 <_close>
 8008bb0:	1c43      	adds	r3, r0, #1
 8008bb2:	d102      	bne.n	8008bba <_close_r+0x1a>
 8008bb4:	682b      	ldr	r3, [r5, #0]
 8008bb6:	b103      	cbz	r3, 8008bba <_close_r+0x1a>
 8008bb8:	6023      	str	r3, [r4, #0]
 8008bba:	bd38      	pop	{r3, r4, r5, pc}
 8008bbc:	20040840 	.word	0x20040840

08008bc0 <__assert_func>:
 8008bc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008bc2:	4614      	mov	r4, r2
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	4b09      	ldr	r3, [pc, #36]	@ (8008bec <__assert_func+0x2c>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4605      	mov	r5, r0
 8008bcc:	68d8      	ldr	r0, [r3, #12]
 8008bce:	b14c      	cbz	r4, 8008be4 <__assert_func+0x24>
 8008bd0:	4b07      	ldr	r3, [pc, #28]	@ (8008bf0 <__assert_func+0x30>)
 8008bd2:	9100      	str	r1, [sp, #0]
 8008bd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008bd8:	4906      	ldr	r1, [pc, #24]	@ (8008bf4 <__assert_func+0x34>)
 8008bda:	462b      	mov	r3, r5
 8008bdc:	f000 f886 	bl	8008cec <fiprintf>
 8008be0:	f000 f8a3 	bl	8008d2a <abort>
 8008be4:	4b04      	ldr	r3, [pc, #16]	@ (8008bf8 <__assert_func+0x38>)
 8008be6:	461c      	mov	r4, r3
 8008be8:	e7f3      	b.n	8008bd2 <__assert_func+0x12>
 8008bea:	bf00      	nop
 8008bec:	20040018 	.word	0x20040018
 8008bf0:	0800f195 	.word	0x0800f195
 8008bf4:	0800f1a2 	.word	0x0800f1a2
 8008bf8:	0800f1d0 	.word	0x0800f1d0

08008bfc <_calloc_r>:
 8008bfc:	b570      	push	{r4, r5, r6, lr}
 8008bfe:	fba1 5402 	umull	r5, r4, r1, r2
 8008c02:	b934      	cbnz	r4, 8008c12 <_calloc_r+0x16>
 8008c04:	4629      	mov	r1, r5
 8008c06:	f7ff fa61 	bl	80080cc <_malloc_r>
 8008c0a:	4606      	mov	r6, r0
 8008c0c:	b928      	cbnz	r0, 8008c1a <_calloc_r+0x1e>
 8008c0e:	4630      	mov	r0, r6
 8008c10:	bd70      	pop	{r4, r5, r6, pc}
 8008c12:	220c      	movs	r2, #12
 8008c14:	6002      	str	r2, [r0, #0]
 8008c16:	2600      	movs	r6, #0
 8008c18:	e7f9      	b.n	8008c0e <_calloc_r+0x12>
 8008c1a:	462a      	mov	r2, r5
 8008c1c:	4621      	mov	r1, r4
 8008c1e:	f7fe fa31 	bl	8007084 <memset>
 8008c22:	e7f4      	b.n	8008c0e <_calloc_r+0x12>

08008c24 <_free_r>:
 8008c24:	b538      	push	{r3, r4, r5, lr}
 8008c26:	4605      	mov	r5, r0
 8008c28:	2900      	cmp	r1, #0
 8008c2a:	d041      	beq.n	8008cb0 <_free_r+0x8c>
 8008c2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c30:	1f0c      	subs	r4, r1, #4
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	bfb8      	it	lt
 8008c36:	18e4      	addlt	r4, r4, r3
 8008c38:	f7ff fb74 	bl	8008324 <__malloc_lock>
 8008c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8008cb4 <_free_r+0x90>)
 8008c3e:	6813      	ldr	r3, [r2, #0]
 8008c40:	b933      	cbnz	r3, 8008c50 <_free_r+0x2c>
 8008c42:	6063      	str	r3, [r4, #4]
 8008c44:	6014      	str	r4, [r2, #0]
 8008c46:	4628      	mov	r0, r5
 8008c48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c4c:	f7ff bb70 	b.w	8008330 <__malloc_unlock>
 8008c50:	42a3      	cmp	r3, r4
 8008c52:	d908      	bls.n	8008c66 <_free_r+0x42>
 8008c54:	6820      	ldr	r0, [r4, #0]
 8008c56:	1821      	adds	r1, r4, r0
 8008c58:	428b      	cmp	r3, r1
 8008c5a:	bf01      	itttt	eq
 8008c5c:	6819      	ldreq	r1, [r3, #0]
 8008c5e:	685b      	ldreq	r3, [r3, #4]
 8008c60:	1809      	addeq	r1, r1, r0
 8008c62:	6021      	streq	r1, [r4, #0]
 8008c64:	e7ed      	b.n	8008c42 <_free_r+0x1e>
 8008c66:	461a      	mov	r2, r3
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	b10b      	cbz	r3, 8008c70 <_free_r+0x4c>
 8008c6c:	42a3      	cmp	r3, r4
 8008c6e:	d9fa      	bls.n	8008c66 <_free_r+0x42>
 8008c70:	6811      	ldr	r1, [r2, #0]
 8008c72:	1850      	adds	r0, r2, r1
 8008c74:	42a0      	cmp	r0, r4
 8008c76:	d10b      	bne.n	8008c90 <_free_r+0x6c>
 8008c78:	6820      	ldr	r0, [r4, #0]
 8008c7a:	4401      	add	r1, r0
 8008c7c:	1850      	adds	r0, r2, r1
 8008c7e:	4283      	cmp	r3, r0
 8008c80:	6011      	str	r1, [r2, #0]
 8008c82:	d1e0      	bne.n	8008c46 <_free_r+0x22>
 8008c84:	6818      	ldr	r0, [r3, #0]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	6053      	str	r3, [r2, #4]
 8008c8a:	4408      	add	r0, r1
 8008c8c:	6010      	str	r0, [r2, #0]
 8008c8e:	e7da      	b.n	8008c46 <_free_r+0x22>
 8008c90:	d902      	bls.n	8008c98 <_free_r+0x74>
 8008c92:	230c      	movs	r3, #12
 8008c94:	602b      	str	r3, [r5, #0]
 8008c96:	e7d6      	b.n	8008c46 <_free_r+0x22>
 8008c98:	6820      	ldr	r0, [r4, #0]
 8008c9a:	1821      	adds	r1, r4, r0
 8008c9c:	428b      	cmp	r3, r1
 8008c9e:	bf04      	itt	eq
 8008ca0:	6819      	ldreq	r1, [r3, #0]
 8008ca2:	685b      	ldreq	r3, [r3, #4]
 8008ca4:	6063      	str	r3, [r4, #4]
 8008ca6:	bf04      	itt	eq
 8008ca8:	1809      	addeq	r1, r1, r0
 8008caa:	6021      	streq	r1, [r4, #0]
 8008cac:	6054      	str	r4, [r2, #4]
 8008cae:	e7ca      	b.n	8008c46 <_free_r+0x22>
 8008cb0:	bd38      	pop	{r3, r4, r5, pc}
 8008cb2:	bf00      	nop
 8008cb4:	2004083c 	.word	0x2004083c

08008cb8 <__ascii_mbtowc>:
 8008cb8:	b082      	sub	sp, #8
 8008cba:	b901      	cbnz	r1, 8008cbe <__ascii_mbtowc+0x6>
 8008cbc:	a901      	add	r1, sp, #4
 8008cbe:	b142      	cbz	r2, 8008cd2 <__ascii_mbtowc+0x1a>
 8008cc0:	b14b      	cbz	r3, 8008cd6 <__ascii_mbtowc+0x1e>
 8008cc2:	7813      	ldrb	r3, [r2, #0]
 8008cc4:	600b      	str	r3, [r1, #0]
 8008cc6:	7812      	ldrb	r2, [r2, #0]
 8008cc8:	1e10      	subs	r0, r2, #0
 8008cca:	bf18      	it	ne
 8008ccc:	2001      	movne	r0, #1
 8008cce:	b002      	add	sp, #8
 8008cd0:	4770      	bx	lr
 8008cd2:	4610      	mov	r0, r2
 8008cd4:	e7fb      	b.n	8008cce <__ascii_mbtowc+0x16>
 8008cd6:	f06f 0001 	mvn.w	r0, #1
 8008cda:	e7f8      	b.n	8008cce <__ascii_mbtowc+0x16>

08008cdc <_malloc_usable_size_r>:
 8008cdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ce0:	1f18      	subs	r0, r3, #4
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	bfbc      	itt	lt
 8008ce6:	580b      	ldrlt	r3, [r1, r0]
 8008ce8:	18c0      	addlt	r0, r0, r3
 8008cea:	4770      	bx	lr

08008cec <fiprintf>:
 8008cec:	b40e      	push	{r1, r2, r3}
 8008cee:	b503      	push	{r0, r1, lr}
 8008cf0:	4601      	mov	r1, r0
 8008cf2:	ab03      	add	r3, sp, #12
 8008cf4:	4805      	ldr	r0, [pc, #20]	@ (8008d0c <fiprintf+0x20>)
 8008cf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cfa:	6800      	ldr	r0, [r0, #0]
 8008cfc:	9301      	str	r3, [sp, #4]
 8008cfe:	f000 f845 	bl	8008d8c <_vfiprintf_r>
 8008d02:	b002      	add	sp, #8
 8008d04:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d08:	b003      	add	sp, #12
 8008d0a:	4770      	bx	lr
 8008d0c:	20040018 	.word	0x20040018

08008d10 <__ascii_wctomb>:
 8008d10:	4603      	mov	r3, r0
 8008d12:	4608      	mov	r0, r1
 8008d14:	b141      	cbz	r1, 8008d28 <__ascii_wctomb+0x18>
 8008d16:	2aff      	cmp	r2, #255	@ 0xff
 8008d18:	d904      	bls.n	8008d24 <__ascii_wctomb+0x14>
 8008d1a:	228a      	movs	r2, #138	@ 0x8a
 8008d1c:	601a      	str	r2, [r3, #0]
 8008d1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d22:	4770      	bx	lr
 8008d24:	700a      	strb	r2, [r1, #0]
 8008d26:	2001      	movs	r0, #1
 8008d28:	4770      	bx	lr

08008d2a <abort>:
 8008d2a:	b508      	push	{r3, lr}
 8008d2c:	2006      	movs	r0, #6
 8008d2e:	f000 fa63 	bl	80091f8 <raise>
 8008d32:	2001      	movs	r0, #1
 8008d34:	f7f9 f821 	bl	8001d7a <_exit>

08008d38 <__sfputc_r>:
 8008d38:	6893      	ldr	r3, [r2, #8]
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	b410      	push	{r4}
 8008d40:	6093      	str	r3, [r2, #8]
 8008d42:	da08      	bge.n	8008d56 <__sfputc_r+0x1e>
 8008d44:	6994      	ldr	r4, [r2, #24]
 8008d46:	42a3      	cmp	r3, r4
 8008d48:	db01      	blt.n	8008d4e <__sfputc_r+0x16>
 8008d4a:	290a      	cmp	r1, #10
 8008d4c:	d103      	bne.n	8008d56 <__sfputc_r+0x1e>
 8008d4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d52:	f000 b933 	b.w	8008fbc <__swbuf_r>
 8008d56:	6813      	ldr	r3, [r2, #0]
 8008d58:	1c58      	adds	r0, r3, #1
 8008d5a:	6010      	str	r0, [r2, #0]
 8008d5c:	7019      	strb	r1, [r3, #0]
 8008d5e:	4608      	mov	r0, r1
 8008d60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d64:	4770      	bx	lr

08008d66 <__sfputs_r>:
 8008d66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d68:	4606      	mov	r6, r0
 8008d6a:	460f      	mov	r7, r1
 8008d6c:	4614      	mov	r4, r2
 8008d6e:	18d5      	adds	r5, r2, r3
 8008d70:	42ac      	cmp	r4, r5
 8008d72:	d101      	bne.n	8008d78 <__sfputs_r+0x12>
 8008d74:	2000      	movs	r0, #0
 8008d76:	e007      	b.n	8008d88 <__sfputs_r+0x22>
 8008d78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d7c:	463a      	mov	r2, r7
 8008d7e:	4630      	mov	r0, r6
 8008d80:	f7ff ffda 	bl	8008d38 <__sfputc_r>
 8008d84:	1c43      	adds	r3, r0, #1
 8008d86:	d1f3      	bne.n	8008d70 <__sfputs_r+0xa>
 8008d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d8c <_vfiprintf_r>:
 8008d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d90:	460d      	mov	r5, r1
 8008d92:	b09d      	sub	sp, #116	@ 0x74
 8008d94:	4614      	mov	r4, r2
 8008d96:	4698      	mov	r8, r3
 8008d98:	4606      	mov	r6, r0
 8008d9a:	b118      	cbz	r0, 8008da4 <_vfiprintf_r+0x18>
 8008d9c:	6a03      	ldr	r3, [r0, #32]
 8008d9e:	b90b      	cbnz	r3, 8008da4 <_vfiprintf_r+0x18>
 8008da0:	f7fe f920 	bl	8006fe4 <__sinit>
 8008da4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008da6:	07d9      	lsls	r1, r3, #31
 8008da8:	d405      	bmi.n	8008db6 <_vfiprintf_r+0x2a>
 8008daa:	89ab      	ldrh	r3, [r5, #12]
 8008dac:	059a      	lsls	r2, r3, #22
 8008dae:	d402      	bmi.n	8008db6 <_vfiprintf_r+0x2a>
 8008db0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008db2:	f7fe f99a 	bl	80070ea <__retarget_lock_acquire_recursive>
 8008db6:	89ab      	ldrh	r3, [r5, #12]
 8008db8:	071b      	lsls	r3, r3, #28
 8008dba:	d501      	bpl.n	8008dc0 <_vfiprintf_r+0x34>
 8008dbc:	692b      	ldr	r3, [r5, #16]
 8008dbe:	b99b      	cbnz	r3, 8008de8 <_vfiprintf_r+0x5c>
 8008dc0:	4629      	mov	r1, r5
 8008dc2:	4630      	mov	r0, r6
 8008dc4:	f000 f938 	bl	8009038 <__swsetup_r>
 8008dc8:	b170      	cbz	r0, 8008de8 <_vfiprintf_r+0x5c>
 8008dca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008dcc:	07dc      	lsls	r4, r3, #31
 8008dce:	d504      	bpl.n	8008dda <_vfiprintf_r+0x4e>
 8008dd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008dd4:	b01d      	add	sp, #116	@ 0x74
 8008dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dda:	89ab      	ldrh	r3, [r5, #12]
 8008ddc:	0598      	lsls	r0, r3, #22
 8008dde:	d4f7      	bmi.n	8008dd0 <_vfiprintf_r+0x44>
 8008de0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008de2:	f7fe f983 	bl	80070ec <__retarget_lock_release_recursive>
 8008de6:	e7f3      	b.n	8008dd0 <_vfiprintf_r+0x44>
 8008de8:	2300      	movs	r3, #0
 8008dea:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dec:	2320      	movs	r3, #32
 8008dee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008df2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008df6:	2330      	movs	r3, #48	@ 0x30
 8008df8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008fa8 <_vfiprintf_r+0x21c>
 8008dfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e00:	f04f 0901 	mov.w	r9, #1
 8008e04:	4623      	mov	r3, r4
 8008e06:	469a      	mov	sl, r3
 8008e08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e0c:	b10a      	cbz	r2, 8008e12 <_vfiprintf_r+0x86>
 8008e0e:	2a25      	cmp	r2, #37	@ 0x25
 8008e10:	d1f9      	bne.n	8008e06 <_vfiprintf_r+0x7a>
 8008e12:	ebba 0b04 	subs.w	fp, sl, r4
 8008e16:	d00b      	beq.n	8008e30 <_vfiprintf_r+0xa4>
 8008e18:	465b      	mov	r3, fp
 8008e1a:	4622      	mov	r2, r4
 8008e1c:	4629      	mov	r1, r5
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f7ff ffa1 	bl	8008d66 <__sfputs_r>
 8008e24:	3001      	adds	r0, #1
 8008e26:	f000 80a7 	beq.w	8008f78 <_vfiprintf_r+0x1ec>
 8008e2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e2c:	445a      	add	r2, fp
 8008e2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e30:	f89a 3000 	ldrb.w	r3, [sl]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f000 809f 	beq.w	8008f78 <_vfiprintf_r+0x1ec>
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008e40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e44:	f10a 0a01 	add.w	sl, sl, #1
 8008e48:	9304      	str	r3, [sp, #16]
 8008e4a:	9307      	str	r3, [sp, #28]
 8008e4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e50:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e52:	4654      	mov	r4, sl
 8008e54:	2205      	movs	r2, #5
 8008e56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e5a:	4853      	ldr	r0, [pc, #332]	@ (8008fa8 <_vfiprintf_r+0x21c>)
 8008e5c:	f7f7 f9d0 	bl	8000200 <memchr>
 8008e60:	9a04      	ldr	r2, [sp, #16]
 8008e62:	b9d8      	cbnz	r0, 8008e9c <_vfiprintf_r+0x110>
 8008e64:	06d1      	lsls	r1, r2, #27
 8008e66:	bf44      	itt	mi
 8008e68:	2320      	movmi	r3, #32
 8008e6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e6e:	0713      	lsls	r3, r2, #28
 8008e70:	bf44      	itt	mi
 8008e72:	232b      	movmi	r3, #43	@ 0x2b
 8008e74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e78:	f89a 3000 	ldrb.w	r3, [sl]
 8008e7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e7e:	d015      	beq.n	8008eac <_vfiprintf_r+0x120>
 8008e80:	9a07      	ldr	r2, [sp, #28]
 8008e82:	4654      	mov	r4, sl
 8008e84:	2000      	movs	r0, #0
 8008e86:	f04f 0c0a 	mov.w	ip, #10
 8008e8a:	4621      	mov	r1, r4
 8008e8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e90:	3b30      	subs	r3, #48	@ 0x30
 8008e92:	2b09      	cmp	r3, #9
 8008e94:	d94b      	bls.n	8008f2e <_vfiprintf_r+0x1a2>
 8008e96:	b1b0      	cbz	r0, 8008ec6 <_vfiprintf_r+0x13a>
 8008e98:	9207      	str	r2, [sp, #28]
 8008e9a:	e014      	b.n	8008ec6 <_vfiprintf_r+0x13a>
 8008e9c:	eba0 0308 	sub.w	r3, r0, r8
 8008ea0:	fa09 f303 	lsl.w	r3, r9, r3
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	9304      	str	r3, [sp, #16]
 8008ea8:	46a2      	mov	sl, r4
 8008eaa:	e7d2      	b.n	8008e52 <_vfiprintf_r+0xc6>
 8008eac:	9b03      	ldr	r3, [sp, #12]
 8008eae:	1d19      	adds	r1, r3, #4
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	9103      	str	r1, [sp, #12]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	bfbb      	ittet	lt
 8008eb8:	425b      	neglt	r3, r3
 8008eba:	f042 0202 	orrlt.w	r2, r2, #2
 8008ebe:	9307      	strge	r3, [sp, #28]
 8008ec0:	9307      	strlt	r3, [sp, #28]
 8008ec2:	bfb8      	it	lt
 8008ec4:	9204      	strlt	r2, [sp, #16]
 8008ec6:	7823      	ldrb	r3, [r4, #0]
 8008ec8:	2b2e      	cmp	r3, #46	@ 0x2e
 8008eca:	d10a      	bne.n	8008ee2 <_vfiprintf_r+0x156>
 8008ecc:	7863      	ldrb	r3, [r4, #1]
 8008ece:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ed0:	d132      	bne.n	8008f38 <_vfiprintf_r+0x1ac>
 8008ed2:	9b03      	ldr	r3, [sp, #12]
 8008ed4:	1d1a      	adds	r2, r3, #4
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	9203      	str	r2, [sp, #12]
 8008eda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ede:	3402      	adds	r4, #2
 8008ee0:	9305      	str	r3, [sp, #20]
 8008ee2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008fb8 <_vfiprintf_r+0x22c>
 8008ee6:	7821      	ldrb	r1, [r4, #0]
 8008ee8:	2203      	movs	r2, #3
 8008eea:	4650      	mov	r0, sl
 8008eec:	f7f7 f988 	bl	8000200 <memchr>
 8008ef0:	b138      	cbz	r0, 8008f02 <_vfiprintf_r+0x176>
 8008ef2:	9b04      	ldr	r3, [sp, #16]
 8008ef4:	eba0 000a 	sub.w	r0, r0, sl
 8008ef8:	2240      	movs	r2, #64	@ 0x40
 8008efa:	4082      	lsls	r2, r0
 8008efc:	4313      	orrs	r3, r2
 8008efe:	3401      	adds	r4, #1
 8008f00:	9304      	str	r3, [sp, #16]
 8008f02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f06:	4829      	ldr	r0, [pc, #164]	@ (8008fac <_vfiprintf_r+0x220>)
 8008f08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f0c:	2206      	movs	r2, #6
 8008f0e:	f7f7 f977 	bl	8000200 <memchr>
 8008f12:	2800      	cmp	r0, #0
 8008f14:	d03f      	beq.n	8008f96 <_vfiprintf_r+0x20a>
 8008f16:	4b26      	ldr	r3, [pc, #152]	@ (8008fb0 <_vfiprintf_r+0x224>)
 8008f18:	bb1b      	cbnz	r3, 8008f62 <_vfiprintf_r+0x1d6>
 8008f1a:	9b03      	ldr	r3, [sp, #12]
 8008f1c:	3307      	adds	r3, #7
 8008f1e:	f023 0307 	bic.w	r3, r3, #7
 8008f22:	3308      	adds	r3, #8
 8008f24:	9303      	str	r3, [sp, #12]
 8008f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f28:	443b      	add	r3, r7
 8008f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f2c:	e76a      	b.n	8008e04 <_vfiprintf_r+0x78>
 8008f2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f32:	460c      	mov	r4, r1
 8008f34:	2001      	movs	r0, #1
 8008f36:	e7a8      	b.n	8008e8a <_vfiprintf_r+0xfe>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	3401      	adds	r4, #1
 8008f3c:	9305      	str	r3, [sp, #20]
 8008f3e:	4619      	mov	r1, r3
 8008f40:	f04f 0c0a 	mov.w	ip, #10
 8008f44:	4620      	mov	r0, r4
 8008f46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f4a:	3a30      	subs	r2, #48	@ 0x30
 8008f4c:	2a09      	cmp	r2, #9
 8008f4e:	d903      	bls.n	8008f58 <_vfiprintf_r+0x1cc>
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d0c6      	beq.n	8008ee2 <_vfiprintf_r+0x156>
 8008f54:	9105      	str	r1, [sp, #20]
 8008f56:	e7c4      	b.n	8008ee2 <_vfiprintf_r+0x156>
 8008f58:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f5c:	4604      	mov	r4, r0
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e7f0      	b.n	8008f44 <_vfiprintf_r+0x1b8>
 8008f62:	ab03      	add	r3, sp, #12
 8008f64:	9300      	str	r3, [sp, #0]
 8008f66:	462a      	mov	r2, r5
 8008f68:	4b12      	ldr	r3, [pc, #72]	@ (8008fb4 <_vfiprintf_r+0x228>)
 8008f6a:	a904      	add	r1, sp, #16
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	f7fd fbc1 	bl	80066f4 <_printf_float>
 8008f72:	4607      	mov	r7, r0
 8008f74:	1c78      	adds	r0, r7, #1
 8008f76:	d1d6      	bne.n	8008f26 <_vfiprintf_r+0x19a>
 8008f78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f7a:	07d9      	lsls	r1, r3, #31
 8008f7c:	d405      	bmi.n	8008f8a <_vfiprintf_r+0x1fe>
 8008f7e:	89ab      	ldrh	r3, [r5, #12]
 8008f80:	059a      	lsls	r2, r3, #22
 8008f82:	d402      	bmi.n	8008f8a <_vfiprintf_r+0x1fe>
 8008f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f86:	f7fe f8b1 	bl	80070ec <__retarget_lock_release_recursive>
 8008f8a:	89ab      	ldrh	r3, [r5, #12]
 8008f8c:	065b      	lsls	r3, r3, #25
 8008f8e:	f53f af1f 	bmi.w	8008dd0 <_vfiprintf_r+0x44>
 8008f92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f94:	e71e      	b.n	8008dd4 <_vfiprintf_r+0x48>
 8008f96:	ab03      	add	r3, sp, #12
 8008f98:	9300      	str	r3, [sp, #0]
 8008f9a:	462a      	mov	r2, r5
 8008f9c:	4b05      	ldr	r3, [pc, #20]	@ (8008fb4 <_vfiprintf_r+0x228>)
 8008f9e:	a904      	add	r1, sp, #16
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	f7fd fe3f 	bl	8006c24 <_printf_i>
 8008fa6:	e7e4      	b.n	8008f72 <_vfiprintf_r+0x1e6>
 8008fa8:	0800f121 	.word	0x0800f121
 8008fac:	0800f12b 	.word	0x0800f12b
 8008fb0:	080066f5 	.word	0x080066f5
 8008fb4:	08008d67 	.word	0x08008d67
 8008fb8:	0800f127 	.word	0x0800f127

08008fbc <__swbuf_r>:
 8008fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fbe:	460e      	mov	r6, r1
 8008fc0:	4614      	mov	r4, r2
 8008fc2:	4605      	mov	r5, r0
 8008fc4:	b118      	cbz	r0, 8008fce <__swbuf_r+0x12>
 8008fc6:	6a03      	ldr	r3, [r0, #32]
 8008fc8:	b90b      	cbnz	r3, 8008fce <__swbuf_r+0x12>
 8008fca:	f7fe f80b 	bl	8006fe4 <__sinit>
 8008fce:	69a3      	ldr	r3, [r4, #24]
 8008fd0:	60a3      	str	r3, [r4, #8]
 8008fd2:	89a3      	ldrh	r3, [r4, #12]
 8008fd4:	071a      	lsls	r2, r3, #28
 8008fd6:	d501      	bpl.n	8008fdc <__swbuf_r+0x20>
 8008fd8:	6923      	ldr	r3, [r4, #16]
 8008fda:	b943      	cbnz	r3, 8008fee <__swbuf_r+0x32>
 8008fdc:	4621      	mov	r1, r4
 8008fde:	4628      	mov	r0, r5
 8008fe0:	f000 f82a 	bl	8009038 <__swsetup_r>
 8008fe4:	b118      	cbz	r0, 8008fee <__swbuf_r+0x32>
 8008fe6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008fea:	4638      	mov	r0, r7
 8008fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fee:	6823      	ldr	r3, [r4, #0]
 8008ff0:	6922      	ldr	r2, [r4, #16]
 8008ff2:	1a98      	subs	r0, r3, r2
 8008ff4:	6963      	ldr	r3, [r4, #20]
 8008ff6:	b2f6      	uxtb	r6, r6
 8008ff8:	4283      	cmp	r3, r0
 8008ffa:	4637      	mov	r7, r6
 8008ffc:	dc05      	bgt.n	800900a <__swbuf_r+0x4e>
 8008ffe:	4621      	mov	r1, r4
 8009000:	4628      	mov	r0, r5
 8009002:	f7ff f967 	bl	80082d4 <_fflush_r>
 8009006:	2800      	cmp	r0, #0
 8009008:	d1ed      	bne.n	8008fe6 <__swbuf_r+0x2a>
 800900a:	68a3      	ldr	r3, [r4, #8]
 800900c:	3b01      	subs	r3, #1
 800900e:	60a3      	str	r3, [r4, #8]
 8009010:	6823      	ldr	r3, [r4, #0]
 8009012:	1c5a      	adds	r2, r3, #1
 8009014:	6022      	str	r2, [r4, #0]
 8009016:	701e      	strb	r6, [r3, #0]
 8009018:	6962      	ldr	r2, [r4, #20]
 800901a:	1c43      	adds	r3, r0, #1
 800901c:	429a      	cmp	r2, r3
 800901e:	d004      	beq.n	800902a <__swbuf_r+0x6e>
 8009020:	89a3      	ldrh	r3, [r4, #12]
 8009022:	07db      	lsls	r3, r3, #31
 8009024:	d5e1      	bpl.n	8008fea <__swbuf_r+0x2e>
 8009026:	2e0a      	cmp	r6, #10
 8009028:	d1df      	bne.n	8008fea <__swbuf_r+0x2e>
 800902a:	4621      	mov	r1, r4
 800902c:	4628      	mov	r0, r5
 800902e:	f7ff f951 	bl	80082d4 <_fflush_r>
 8009032:	2800      	cmp	r0, #0
 8009034:	d0d9      	beq.n	8008fea <__swbuf_r+0x2e>
 8009036:	e7d6      	b.n	8008fe6 <__swbuf_r+0x2a>

08009038 <__swsetup_r>:
 8009038:	b538      	push	{r3, r4, r5, lr}
 800903a:	4b29      	ldr	r3, [pc, #164]	@ (80090e0 <__swsetup_r+0xa8>)
 800903c:	4605      	mov	r5, r0
 800903e:	6818      	ldr	r0, [r3, #0]
 8009040:	460c      	mov	r4, r1
 8009042:	b118      	cbz	r0, 800904c <__swsetup_r+0x14>
 8009044:	6a03      	ldr	r3, [r0, #32]
 8009046:	b90b      	cbnz	r3, 800904c <__swsetup_r+0x14>
 8009048:	f7fd ffcc 	bl	8006fe4 <__sinit>
 800904c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009050:	0719      	lsls	r1, r3, #28
 8009052:	d422      	bmi.n	800909a <__swsetup_r+0x62>
 8009054:	06da      	lsls	r2, r3, #27
 8009056:	d407      	bmi.n	8009068 <__swsetup_r+0x30>
 8009058:	2209      	movs	r2, #9
 800905a:	602a      	str	r2, [r5, #0]
 800905c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009060:	81a3      	strh	r3, [r4, #12]
 8009062:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009066:	e033      	b.n	80090d0 <__swsetup_r+0x98>
 8009068:	0758      	lsls	r0, r3, #29
 800906a:	d512      	bpl.n	8009092 <__swsetup_r+0x5a>
 800906c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800906e:	b141      	cbz	r1, 8009082 <__swsetup_r+0x4a>
 8009070:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009074:	4299      	cmp	r1, r3
 8009076:	d002      	beq.n	800907e <__swsetup_r+0x46>
 8009078:	4628      	mov	r0, r5
 800907a:	f7ff fdd3 	bl	8008c24 <_free_r>
 800907e:	2300      	movs	r3, #0
 8009080:	6363      	str	r3, [r4, #52]	@ 0x34
 8009082:	89a3      	ldrh	r3, [r4, #12]
 8009084:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009088:	81a3      	strh	r3, [r4, #12]
 800908a:	2300      	movs	r3, #0
 800908c:	6063      	str	r3, [r4, #4]
 800908e:	6923      	ldr	r3, [r4, #16]
 8009090:	6023      	str	r3, [r4, #0]
 8009092:	89a3      	ldrh	r3, [r4, #12]
 8009094:	f043 0308 	orr.w	r3, r3, #8
 8009098:	81a3      	strh	r3, [r4, #12]
 800909a:	6923      	ldr	r3, [r4, #16]
 800909c:	b94b      	cbnz	r3, 80090b2 <__swsetup_r+0x7a>
 800909e:	89a3      	ldrh	r3, [r4, #12]
 80090a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80090a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090a8:	d003      	beq.n	80090b2 <__swsetup_r+0x7a>
 80090aa:	4621      	mov	r1, r4
 80090ac:	4628      	mov	r0, r5
 80090ae:	f000 f83f 	bl	8009130 <__smakebuf_r>
 80090b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090b6:	f013 0201 	ands.w	r2, r3, #1
 80090ba:	d00a      	beq.n	80090d2 <__swsetup_r+0x9a>
 80090bc:	2200      	movs	r2, #0
 80090be:	60a2      	str	r2, [r4, #8]
 80090c0:	6962      	ldr	r2, [r4, #20]
 80090c2:	4252      	negs	r2, r2
 80090c4:	61a2      	str	r2, [r4, #24]
 80090c6:	6922      	ldr	r2, [r4, #16]
 80090c8:	b942      	cbnz	r2, 80090dc <__swsetup_r+0xa4>
 80090ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80090ce:	d1c5      	bne.n	800905c <__swsetup_r+0x24>
 80090d0:	bd38      	pop	{r3, r4, r5, pc}
 80090d2:	0799      	lsls	r1, r3, #30
 80090d4:	bf58      	it	pl
 80090d6:	6962      	ldrpl	r2, [r4, #20]
 80090d8:	60a2      	str	r2, [r4, #8]
 80090da:	e7f4      	b.n	80090c6 <__swsetup_r+0x8e>
 80090dc:	2000      	movs	r0, #0
 80090de:	e7f7      	b.n	80090d0 <__swsetup_r+0x98>
 80090e0:	20040018 	.word	0x20040018

080090e4 <__swhatbuf_r>:
 80090e4:	b570      	push	{r4, r5, r6, lr}
 80090e6:	460c      	mov	r4, r1
 80090e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ec:	2900      	cmp	r1, #0
 80090ee:	b096      	sub	sp, #88	@ 0x58
 80090f0:	4615      	mov	r5, r2
 80090f2:	461e      	mov	r6, r3
 80090f4:	da0d      	bge.n	8009112 <__swhatbuf_r+0x2e>
 80090f6:	89a3      	ldrh	r3, [r4, #12]
 80090f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80090fc:	f04f 0100 	mov.w	r1, #0
 8009100:	bf14      	ite	ne
 8009102:	2340      	movne	r3, #64	@ 0x40
 8009104:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009108:	2000      	movs	r0, #0
 800910a:	6031      	str	r1, [r6, #0]
 800910c:	602b      	str	r3, [r5, #0]
 800910e:	b016      	add	sp, #88	@ 0x58
 8009110:	bd70      	pop	{r4, r5, r6, pc}
 8009112:	466a      	mov	r2, sp
 8009114:	f000 f89c 	bl	8009250 <_fstat_r>
 8009118:	2800      	cmp	r0, #0
 800911a:	dbec      	blt.n	80090f6 <__swhatbuf_r+0x12>
 800911c:	9901      	ldr	r1, [sp, #4]
 800911e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009122:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009126:	4259      	negs	r1, r3
 8009128:	4159      	adcs	r1, r3
 800912a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800912e:	e7eb      	b.n	8009108 <__swhatbuf_r+0x24>

08009130 <__smakebuf_r>:
 8009130:	898b      	ldrh	r3, [r1, #12]
 8009132:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009134:	079d      	lsls	r5, r3, #30
 8009136:	4606      	mov	r6, r0
 8009138:	460c      	mov	r4, r1
 800913a:	d507      	bpl.n	800914c <__smakebuf_r+0x1c>
 800913c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009140:	6023      	str	r3, [r4, #0]
 8009142:	6123      	str	r3, [r4, #16]
 8009144:	2301      	movs	r3, #1
 8009146:	6163      	str	r3, [r4, #20]
 8009148:	b003      	add	sp, #12
 800914a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800914c:	ab01      	add	r3, sp, #4
 800914e:	466a      	mov	r2, sp
 8009150:	f7ff ffc8 	bl	80090e4 <__swhatbuf_r>
 8009154:	9f00      	ldr	r7, [sp, #0]
 8009156:	4605      	mov	r5, r0
 8009158:	4639      	mov	r1, r7
 800915a:	4630      	mov	r0, r6
 800915c:	f7fe ffb6 	bl	80080cc <_malloc_r>
 8009160:	b948      	cbnz	r0, 8009176 <__smakebuf_r+0x46>
 8009162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009166:	059a      	lsls	r2, r3, #22
 8009168:	d4ee      	bmi.n	8009148 <__smakebuf_r+0x18>
 800916a:	f023 0303 	bic.w	r3, r3, #3
 800916e:	f043 0302 	orr.w	r3, r3, #2
 8009172:	81a3      	strh	r3, [r4, #12]
 8009174:	e7e2      	b.n	800913c <__smakebuf_r+0xc>
 8009176:	89a3      	ldrh	r3, [r4, #12]
 8009178:	6020      	str	r0, [r4, #0]
 800917a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800917e:	81a3      	strh	r3, [r4, #12]
 8009180:	9b01      	ldr	r3, [sp, #4]
 8009182:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009186:	b15b      	cbz	r3, 80091a0 <__smakebuf_r+0x70>
 8009188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800918c:	4630      	mov	r0, r6
 800918e:	f000 f83b 	bl	8009208 <_isatty_r>
 8009192:	b128      	cbz	r0, 80091a0 <__smakebuf_r+0x70>
 8009194:	89a3      	ldrh	r3, [r4, #12]
 8009196:	f023 0303 	bic.w	r3, r3, #3
 800919a:	f043 0301 	orr.w	r3, r3, #1
 800919e:	81a3      	strh	r3, [r4, #12]
 80091a0:	89a3      	ldrh	r3, [r4, #12]
 80091a2:	431d      	orrs	r5, r3
 80091a4:	81a5      	strh	r5, [r4, #12]
 80091a6:	e7cf      	b.n	8009148 <__smakebuf_r+0x18>

080091a8 <_raise_r>:
 80091a8:	291f      	cmp	r1, #31
 80091aa:	b538      	push	{r3, r4, r5, lr}
 80091ac:	4605      	mov	r5, r0
 80091ae:	460c      	mov	r4, r1
 80091b0:	d904      	bls.n	80091bc <_raise_r+0x14>
 80091b2:	2316      	movs	r3, #22
 80091b4:	6003      	str	r3, [r0, #0]
 80091b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091ba:	bd38      	pop	{r3, r4, r5, pc}
 80091bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80091be:	b112      	cbz	r2, 80091c6 <_raise_r+0x1e>
 80091c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091c4:	b94b      	cbnz	r3, 80091da <_raise_r+0x32>
 80091c6:	4628      	mov	r0, r5
 80091c8:	f000 f840 	bl	800924c <_getpid_r>
 80091cc:	4622      	mov	r2, r4
 80091ce:	4601      	mov	r1, r0
 80091d0:	4628      	mov	r0, r5
 80091d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091d6:	f000 b827 	b.w	8009228 <_kill_r>
 80091da:	2b01      	cmp	r3, #1
 80091dc:	d00a      	beq.n	80091f4 <_raise_r+0x4c>
 80091de:	1c59      	adds	r1, r3, #1
 80091e0:	d103      	bne.n	80091ea <_raise_r+0x42>
 80091e2:	2316      	movs	r3, #22
 80091e4:	6003      	str	r3, [r0, #0]
 80091e6:	2001      	movs	r0, #1
 80091e8:	e7e7      	b.n	80091ba <_raise_r+0x12>
 80091ea:	2100      	movs	r1, #0
 80091ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80091f0:	4620      	mov	r0, r4
 80091f2:	4798      	blx	r3
 80091f4:	2000      	movs	r0, #0
 80091f6:	e7e0      	b.n	80091ba <_raise_r+0x12>

080091f8 <raise>:
 80091f8:	4b02      	ldr	r3, [pc, #8]	@ (8009204 <raise+0xc>)
 80091fa:	4601      	mov	r1, r0
 80091fc:	6818      	ldr	r0, [r3, #0]
 80091fe:	f7ff bfd3 	b.w	80091a8 <_raise_r>
 8009202:	bf00      	nop
 8009204:	20040018 	.word	0x20040018

08009208 <_isatty_r>:
 8009208:	b538      	push	{r3, r4, r5, lr}
 800920a:	4d06      	ldr	r5, [pc, #24]	@ (8009224 <_isatty_r+0x1c>)
 800920c:	2300      	movs	r3, #0
 800920e:	4604      	mov	r4, r0
 8009210:	4608      	mov	r0, r1
 8009212:	602b      	str	r3, [r5, #0]
 8009214:	f7f8 fe11 	bl	8001e3a <_isatty>
 8009218:	1c43      	adds	r3, r0, #1
 800921a:	d102      	bne.n	8009222 <_isatty_r+0x1a>
 800921c:	682b      	ldr	r3, [r5, #0]
 800921e:	b103      	cbz	r3, 8009222 <_isatty_r+0x1a>
 8009220:	6023      	str	r3, [r4, #0]
 8009222:	bd38      	pop	{r3, r4, r5, pc}
 8009224:	20040840 	.word	0x20040840

08009228 <_kill_r>:
 8009228:	b538      	push	{r3, r4, r5, lr}
 800922a:	4d07      	ldr	r5, [pc, #28]	@ (8009248 <_kill_r+0x20>)
 800922c:	2300      	movs	r3, #0
 800922e:	4604      	mov	r4, r0
 8009230:	4608      	mov	r0, r1
 8009232:	4611      	mov	r1, r2
 8009234:	602b      	str	r3, [r5, #0]
 8009236:	f7f8 fd90 	bl	8001d5a <_kill>
 800923a:	1c43      	adds	r3, r0, #1
 800923c:	d102      	bne.n	8009244 <_kill_r+0x1c>
 800923e:	682b      	ldr	r3, [r5, #0]
 8009240:	b103      	cbz	r3, 8009244 <_kill_r+0x1c>
 8009242:	6023      	str	r3, [r4, #0]
 8009244:	bd38      	pop	{r3, r4, r5, pc}
 8009246:	bf00      	nop
 8009248:	20040840 	.word	0x20040840

0800924c <_getpid_r>:
 800924c:	f7f8 bd7d 	b.w	8001d4a <_getpid>

08009250 <_fstat_r>:
 8009250:	b538      	push	{r3, r4, r5, lr}
 8009252:	4d07      	ldr	r5, [pc, #28]	@ (8009270 <_fstat_r+0x20>)
 8009254:	2300      	movs	r3, #0
 8009256:	4604      	mov	r4, r0
 8009258:	4608      	mov	r0, r1
 800925a:	4611      	mov	r1, r2
 800925c:	602b      	str	r3, [r5, #0]
 800925e:	f7f8 fddc 	bl	8001e1a <_fstat>
 8009262:	1c43      	adds	r3, r0, #1
 8009264:	d102      	bne.n	800926c <_fstat_r+0x1c>
 8009266:	682b      	ldr	r3, [r5, #0]
 8009268:	b103      	cbz	r3, 800926c <_fstat_r+0x1c>
 800926a:	6023      	str	r3, [r4, #0]
 800926c:	bd38      	pop	{r3, r4, r5, pc}
 800926e:	bf00      	nop
 8009270:	20040840 	.word	0x20040840

08009274 <cosf>:
 8009274:	ee10 3a10 	vmov	r3, s0
 8009278:	b507      	push	{r0, r1, r2, lr}
 800927a:	4a1e      	ldr	r2, [pc, #120]	@ (80092f4 <cosf+0x80>)
 800927c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009280:	4293      	cmp	r3, r2
 8009282:	d806      	bhi.n	8009292 <cosf+0x1e>
 8009284:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80092f8 <cosf+0x84>
 8009288:	b003      	add	sp, #12
 800928a:	f85d eb04 	ldr.w	lr, [sp], #4
 800928e:	f000 b87b 	b.w	8009388 <__kernel_cosf>
 8009292:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009296:	d304      	bcc.n	80092a2 <cosf+0x2e>
 8009298:	ee30 0a40 	vsub.f32	s0, s0, s0
 800929c:	b003      	add	sp, #12
 800929e:	f85d fb04 	ldr.w	pc, [sp], #4
 80092a2:	4668      	mov	r0, sp
 80092a4:	f000 f910 	bl	80094c8 <__ieee754_rem_pio2f>
 80092a8:	f000 0003 	and.w	r0, r0, #3
 80092ac:	2801      	cmp	r0, #1
 80092ae:	d009      	beq.n	80092c4 <cosf+0x50>
 80092b0:	2802      	cmp	r0, #2
 80092b2:	d010      	beq.n	80092d6 <cosf+0x62>
 80092b4:	b9b0      	cbnz	r0, 80092e4 <cosf+0x70>
 80092b6:	eddd 0a01 	vldr	s1, [sp, #4]
 80092ba:	ed9d 0a00 	vldr	s0, [sp]
 80092be:	f000 f863 	bl	8009388 <__kernel_cosf>
 80092c2:	e7eb      	b.n	800929c <cosf+0x28>
 80092c4:	eddd 0a01 	vldr	s1, [sp, #4]
 80092c8:	ed9d 0a00 	vldr	s0, [sp]
 80092cc:	f000 f8b4 	bl	8009438 <__kernel_sinf>
 80092d0:	eeb1 0a40 	vneg.f32	s0, s0
 80092d4:	e7e2      	b.n	800929c <cosf+0x28>
 80092d6:	eddd 0a01 	vldr	s1, [sp, #4]
 80092da:	ed9d 0a00 	vldr	s0, [sp]
 80092de:	f000 f853 	bl	8009388 <__kernel_cosf>
 80092e2:	e7f5      	b.n	80092d0 <cosf+0x5c>
 80092e4:	eddd 0a01 	vldr	s1, [sp, #4]
 80092e8:	ed9d 0a00 	vldr	s0, [sp]
 80092ec:	2001      	movs	r0, #1
 80092ee:	f000 f8a3 	bl	8009438 <__kernel_sinf>
 80092f2:	e7d3      	b.n	800929c <cosf+0x28>
 80092f4:	3f490fd8 	.word	0x3f490fd8
 80092f8:	00000000 	.word	0x00000000

080092fc <sinf>:
 80092fc:	ee10 3a10 	vmov	r3, s0
 8009300:	b507      	push	{r0, r1, r2, lr}
 8009302:	4a1f      	ldr	r2, [pc, #124]	@ (8009380 <sinf+0x84>)
 8009304:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009308:	4293      	cmp	r3, r2
 800930a:	d807      	bhi.n	800931c <sinf+0x20>
 800930c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8009384 <sinf+0x88>
 8009310:	2000      	movs	r0, #0
 8009312:	b003      	add	sp, #12
 8009314:	f85d eb04 	ldr.w	lr, [sp], #4
 8009318:	f000 b88e 	b.w	8009438 <__kernel_sinf>
 800931c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009320:	d304      	bcc.n	800932c <sinf+0x30>
 8009322:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009326:	b003      	add	sp, #12
 8009328:	f85d fb04 	ldr.w	pc, [sp], #4
 800932c:	4668      	mov	r0, sp
 800932e:	f000 f8cb 	bl	80094c8 <__ieee754_rem_pio2f>
 8009332:	f000 0003 	and.w	r0, r0, #3
 8009336:	2801      	cmp	r0, #1
 8009338:	d00a      	beq.n	8009350 <sinf+0x54>
 800933a:	2802      	cmp	r0, #2
 800933c:	d00f      	beq.n	800935e <sinf+0x62>
 800933e:	b9c0      	cbnz	r0, 8009372 <sinf+0x76>
 8009340:	eddd 0a01 	vldr	s1, [sp, #4]
 8009344:	ed9d 0a00 	vldr	s0, [sp]
 8009348:	2001      	movs	r0, #1
 800934a:	f000 f875 	bl	8009438 <__kernel_sinf>
 800934e:	e7ea      	b.n	8009326 <sinf+0x2a>
 8009350:	eddd 0a01 	vldr	s1, [sp, #4]
 8009354:	ed9d 0a00 	vldr	s0, [sp]
 8009358:	f000 f816 	bl	8009388 <__kernel_cosf>
 800935c:	e7e3      	b.n	8009326 <sinf+0x2a>
 800935e:	eddd 0a01 	vldr	s1, [sp, #4]
 8009362:	ed9d 0a00 	vldr	s0, [sp]
 8009366:	2001      	movs	r0, #1
 8009368:	f000 f866 	bl	8009438 <__kernel_sinf>
 800936c:	eeb1 0a40 	vneg.f32	s0, s0
 8009370:	e7d9      	b.n	8009326 <sinf+0x2a>
 8009372:	eddd 0a01 	vldr	s1, [sp, #4]
 8009376:	ed9d 0a00 	vldr	s0, [sp]
 800937a:	f000 f805 	bl	8009388 <__kernel_cosf>
 800937e:	e7f5      	b.n	800936c <sinf+0x70>
 8009380:	3f490fd8 	.word	0x3f490fd8
 8009384:	00000000 	.word	0x00000000

08009388 <__kernel_cosf>:
 8009388:	ee10 3a10 	vmov	r3, s0
 800938c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009390:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009394:	eef0 6a40 	vmov.f32	s13, s0
 8009398:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800939c:	d204      	bcs.n	80093a8 <__kernel_cosf+0x20>
 800939e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80093a2:	ee17 2a90 	vmov	r2, s15
 80093a6:	b342      	cbz	r2, 80093fa <__kernel_cosf+0x72>
 80093a8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80093ac:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8009418 <__kernel_cosf+0x90>
 80093b0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800941c <__kernel_cosf+0x94>
 80093b4:	4a1a      	ldr	r2, [pc, #104]	@ (8009420 <__kernel_cosf+0x98>)
 80093b6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80093ba:	4293      	cmp	r3, r2
 80093bc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009424 <__kernel_cosf+0x9c>
 80093c0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80093c4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8009428 <__kernel_cosf+0xa0>
 80093c8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80093cc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800942c <__kernel_cosf+0xa4>
 80093d0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80093d4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8009430 <__kernel_cosf+0xa8>
 80093d8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80093dc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80093e0:	ee26 6a07 	vmul.f32	s12, s12, s14
 80093e4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80093e8:	eee7 0a06 	vfma.f32	s1, s14, s12
 80093ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093f0:	d804      	bhi.n	80093fc <__kernel_cosf+0x74>
 80093f2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80093f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80093fa:	4770      	bx	lr
 80093fc:	4a0d      	ldr	r2, [pc, #52]	@ (8009434 <__kernel_cosf+0xac>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	bf9a      	itte	ls
 8009402:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8009406:	ee07 3a10 	vmovls	s14, r3
 800940a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800940e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009412:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009416:	e7ec      	b.n	80093f2 <__kernel_cosf+0x6a>
 8009418:	ad47d74e 	.word	0xad47d74e
 800941c:	310f74f6 	.word	0x310f74f6
 8009420:	3e999999 	.word	0x3e999999
 8009424:	b493f27c 	.word	0xb493f27c
 8009428:	37d00d01 	.word	0x37d00d01
 800942c:	bab60b61 	.word	0xbab60b61
 8009430:	3d2aaaab 	.word	0x3d2aaaab
 8009434:	3f480000 	.word	0x3f480000

08009438 <__kernel_sinf>:
 8009438:	ee10 3a10 	vmov	r3, s0
 800943c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009440:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009444:	d204      	bcs.n	8009450 <__kernel_sinf+0x18>
 8009446:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800944a:	ee17 3a90 	vmov	r3, s15
 800944e:	b35b      	cbz	r3, 80094a8 <__kernel_sinf+0x70>
 8009450:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009454:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80094ac <__kernel_sinf+0x74>
 8009458:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80094b0 <__kernel_sinf+0x78>
 800945c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009460:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80094b4 <__kernel_sinf+0x7c>
 8009464:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009468:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80094b8 <__kernel_sinf+0x80>
 800946c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009470:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80094bc <__kernel_sinf+0x84>
 8009474:	ee60 6a07 	vmul.f32	s13, s0, s14
 8009478:	eee6 7a07 	vfma.f32	s15, s12, s14
 800947c:	b930      	cbnz	r0, 800948c <__kernel_sinf+0x54>
 800947e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80094c0 <__kernel_sinf+0x88>
 8009482:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009486:	eea6 0a26 	vfma.f32	s0, s12, s13
 800948a:	4770      	bx	lr
 800948c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009490:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8009494:	eee0 7a86 	vfma.f32	s15, s1, s12
 8009498:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800949c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80094c4 <__kernel_sinf+0x8c>
 80094a0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80094a4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80094a8:	4770      	bx	lr
 80094aa:	bf00      	nop
 80094ac:	2f2ec9d3 	.word	0x2f2ec9d3
 80094b0:	b2d72f34 	.word	0xb2d72f34
 80094b4:	3638ef1b 	.word	0x3638ef1b
 80094b8:	b9500d01 	.word	0xb9500d01
 80094bc:	3c088889 	.word	0x3c088889
 80094c0:	be2aaaab 	.word	0xbe2aaaab
 80094c4:	3e2aaaab 	.word	0x3e2aaaab

080094c8 <__ieee754_rem_pio2f>:
 80094c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094ca:	ee10 6a10 	vmov	r6, s0
 80094ce:	4b88      	ldr	r3, [pc, #544]	@ (80096f0 <__ieee754_rem_pio2f+0x228>)
 80094d0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80094d4:	429d      	cmp	r5, r3
 80094d6:	b087      	sub	sp, #28
 80094d8:	4604      	mov	r4, r0
 80094da:	d805      	bhi.n	80094e8 <__ieee754_rem_pio2f+0x20>
 80094dc:	2300      	movs	r3, #0
 80094de:	ed80 0a00 	vstr	s0, [r0]
 80094e2:	6043      	str	r3, [r0, #4]
 80094e4:	2000      	movs	r0, #0
 80094e6:	e022      	b.n	800952e <__ieee754_rem_pio2f+0x66>
 80094e8:	4b82      	ldr	r3, [pc, #520]	@ (80096f4 <__ieee754_rem_pio2f+0x22c>)
 80094ea:	429d      	cmp	r5, r3
 80094ec:	d83a      	bhi.n	8009564 <__ieee754_rem_pio2f+0x9c>
 80094ee:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80094f2:	2e00      	cmp	r6, #0
 80094f4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80096f8 <__ieee754_rem_pio2f+0x230>
 80094f8:	4a80      	ldr	r2, [pc, #512]	@ (80096fc <__ieee754_rem_pio2f+0x234>)
 80094fa:	f023 030f 	bic.w	r3, r3, #15
 80094fe:	dd18      	ble.n	8009532 <__ieee754_rem_pio2f+0x6a>
 8009500:	4293      	cmp	r3, r2
 8009502:	ee70 7a47 	vsub.f32	s15, s0, s14
 8009506:	bf09      	itett	eq
 8009508:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8009700 <__ieee754_rem_pio2f+0x238>
 800950c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8009704 <__ieee754_rem_pio2f+0x23c>
 8009510:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8009708 <__ieee754_rem_pio2f+0x240>
 8009514:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8009518:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800951c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009520:	ed80 7a00 	vstr	s14, [r0]
 8009524:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009528:	edc0 7a01 	vstr	s15, [r0, #4]
 800952c:	2001      	movs	r0, #1
 800952e:	b007      	add	sp, #28
 8009530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009532:	4293      	cmp	r3, r2
 8009534:	ee70 7a07 	vadd.f32	s15, s0, s14
 8009538:	bf09      	itett	eq
 800953a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8009700 <__ieee754_rem_pio2f+0x238>
 800953e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8009704 <__ieee754_rem_pio2f+0x23c>
 8009542:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8009708 <__ieee754_rem_pio2f+0x240>
 8009546:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800954a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800954e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009552:	ed80 7a00 	vstr	s14, [r0]
 8009556:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800955a:	edc0 7a01 	vstr	s15, [r0, #4]
 800955e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009562:	e7e4      	b.n	800952e <__ieee754_rem_pio2f+0x66>
 8009564:	4b69      	ldr	r3, [pc, #420]	@ (800970c <__ieee754_rem_pio2f+0x244>)
 8009566:	429d      	cmp	r5, r3
 8009568:	d873      	bhi.n	8009652 <__ieee754_rem_pio2f+0x18a>
 800956a:	f000 f8dd 	bl	8009728 <fabsf>
 800956e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8009710 <__ieee754_rem_pio2f+0x248>
 8009572:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009576:	eee0 7a07 	vfma.f32	s15, s0, s14
 800957a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800957e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009582:	ee17 0a90 	vmov	r0, s15
 8009586:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80096f8 <__ieee754_rem_pio2f+0x230>
 800958a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800958e:	281f      	cmp	r0, #31
 8009590:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009704 <__ieee754_rem_pio2f+0x23c>
 8009594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009598:	eeb1 6a47 	vneg.f32	s12, s14
 800959c:	ee70 6a67 	vsub.f32	s13, s0, s15
 80095a0:	ee16 1a90 	vmov	r1, s13
 80095a4:	dc09      	bgt.n	80095ba <__ieee754_rem_pio2f+0xf2>
 80095a6:	4a5b      	ldr	r2, [pc, #364]	@ (8009714 <__ieee754_rem_pio2f+0x24c>)
 80095a8:	1e47      	subs	r7, r0, #1
 80095aa:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80095ae:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80095b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d107      	bne.n	80095ca <__ieee754_rem_pio2f+0x102>
 80095ba:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80095be:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80095c2:	2a08      	cmp	r2, #8
 80095c4:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80095c8:	dc14      	bgt.n	80095f4 <__ieee754_rem_pio2f+0x12c>
 80095ca:	6021      	str	r1, [r4, #0]
 80095cc:	ed94 7a00 	vldr	s14, [r4]
 80095d0:	ee30 0a47 	vsub.f32	s0, s0, s14
 80095d4:	2e00      	cmp	r6, #0
 80095d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80095da:	ed84 0a01 	vstr	s0, [r4, #4]
 80095de:	daa6      	bge.n	800952e <__ieee754_rem_pio2f+0x66>
 80095e0:	eeb1 7a47 	vneg.f32	s14, s14
 80095e4:	eeb1 0a40 	vneg.f32	s0, s0
 80095e8:	ed84 7a00 	vstr	s14, [r4]
 80095ec:	ed84 0a01 	vstr	s0, [r4, #4]
 80095f0:	4240      	negs	r0, r0
 80095f2:	e79c      	b.n	800952e <__ieee754_rem_pio2f+0x66>
 80095f4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8009700 <__ieee754_rem_pio2f+0x238>
 80095f8:	eef0 6a40 	vmov.f32	s13, s0
 80095fc:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009600:	ee70 7a66 	vsub.f32	s15, s0, s13
 8009604:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009608:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009708 <__ieee754_rem_pio2f+0x240>
 800960c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8009610:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8009614:	ee15 2a90 	vmov	r2, s11
 8009618:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800961c:	1a5b      	subs	r3, r3, r1
 800961e:	2b19      	cmp	r3, #25
 8009620:	dc04      	bgt.n	800962c <__ieee754_rem_pio2f+0x164>
 8009622:	edc4 5a00 	vstr	s11, [r4]
 8009626:	eeb0 0a66 	vmov.f32	s0, s13
 800962a:	e7cf      	b.n	80095cc <__ieee754_rem_pio2f+0x104>
 800962c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8009718 <__ieee754_rem_pio2f+0x250>
 8009630:	eeb0 0a66 	vmov.f32	s0, s13
 8009634:	eea6 0a25 	vfma.f32	s0, s12, s11
 8009638:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800963c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800971c <__ieee754_rem_pio2f+0x254>
 8009640:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009644:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8009648:	ee30 7a67 	vsub.f32	s14, s0, s15
 800964c:	ed84 7a00 	vstr	s14, [r4]
 8009650:	e7bc      	b.n	80095cc <__ieee754_rem_pio2f+0x104>
 8009652:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8009656:	d306      	bcc.n	8009666 <__ieee754_rem_pio2f+0x19e>
 8009658:	ee70 7a40 	vsub.f32	s15, s0, s0
 800965c:	edc0 7a01 	vstr	s15, [r0, #4]
 8009660:	edc0 7a00 	vstr	s15, [r0]
 8009664:	e73e      	b.n	80094e4 <__ieee754_rem_pio2f+0x1c>
 8009666:	15ea      	asrs	r2, r5, #23
 8009668:	3a86      	subs	r2, #134	@ 0x86
 800966a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800966e:	ee07 3a90 	vmov	s15, r3
 8009672:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009676:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8009720 <__ieee754_rem_pio2f+0x258>
 800967a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800967e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009682:	ed8d 7a03 	vstr	s14, [sp, #12]
 8009686:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800968a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800968e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009692:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009696:	ed8d 7a04 	vstr	s14, [sp, #16]
 800969a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800969e:	eef5 7a40 	vcmp.f32	s15, #0.0
 80096a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096a6:	edcd 7a05 	vstr	s15, [sp, #20]
 80096aa:	d11e      	bne.n	80096ea <__ieee754_rem_pio2f+0x222>
 80096ac:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80096b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096b4:	bf0c      	ite	eq
 80096b6:	2301      	moveq	r3, #1
 80096b8:	2302      	movne	r3, #2
 80096ba:	491a      	ldr	r1, [pc, #104]	@ (8009724 <__ieee754_rem_pio2f+0x25c>)
 80096bc:	9101      	str	r1, [sp, #4]
 80096be:	2102      	movs	r1, #2
 80096c0:	9100      	str	r1, [sp, #0]
 80096c2:	a803      	add	r0, sp, #12
 80096c4:	4621      	mov	r1, r4
 80096c6:	f000 f837 	bl	8009738 <__kernel_rem_pio2f>
 80096ca:	2e00      	cmp	r6, #0
 80096cc:	f6bf af2f 	bge.w	800952e <__ieee754_rem_pio2f+0x66>
 80096d0:	edd4 7a00 	vldr	s15, [r4]
 80096d4:	eef1 7a67 	vneg.f32	s15, s15
 80096d8:	edc4 7a00 	vstr	s15, [r4]
 80096dc:	edd4 7a01 	vldr	s15, [r4, #4]
 80096e0:	eef1 7a67 	vneg.f32	s15, s15
 80096e4:	edc4 7a01 	vstr	s15, [r4, #4]
 80096e8:	e782      	b.n	80095f0 <__ieee754_rem_pio2f+0x128>
 80096ea:	2303      	movs	r3, #3
 80096ec:	e7e5      	b.n	80096ba <__ieee754_rem_pio2f+0x1f2>
 80096ee:	bf00      	nop
 80096f0:	3f490fd8 	.word	0x3f490fd8
 80096f4:	4016cbe3 	.word	0x4016cbe3
 80096f8:	3fc90f80 	.word	0x3fc90f80
 80096fc:	3fc90fd0 	.word	0x3fc90fd0
 8009700:	37354400 	.word	0x37354400
 8009704:	37354443 	.word	0x37354443
 8009708:	2e85a308 	.word	0x2e85a308
 800970c:	43490f80 	.word	0x43490f80
 8009710:	3f22f984 	.word	0x3f22f984
 8009714:	0800f3d4 	.word	0x0800f3d4
 8009718:	2e85a300 	.word	0x2e85a300
 800971c:	248d3132 	.word	0x248d3132
 8009720:	43800000 	.word	0x43800000
 8009724:	0800f454 	.word	0x0800f454

08009728 <fabsf>:
 8009728:	ee10 3a10 	vmov	r3, s0
 800972c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009730:	ee00 3a10 	vmov	s0, r3
 8009734:	4770      	bx	lr
	...

08009738 <__kernel_rem_pio2f>:
 8009738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800973c:	ed2d 8b04 	vpush	{d8-d9}
 8009740:	b0d9      	sub	sp, #356	@ 0x164
 8009742:	4690      	mov	r8, r2
 8009744:	9001      	str	r0, [sp, #4]
 8009746:	4ab6      	ldr	r2, [pc, #728]	@ (8009a20 <__kernel_rem_pio2f+0x2e8>)
 8009748:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800974a:	f118 0f04 	cmn.w	r8, #4
 800974e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8009752:	460f      	mov	r7, r1
 8009754:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8009758:	db26      	blt.n	80097a8 <__kernel_rem_pio2f+0x70>
 800975a:	f1b8 0203 	subs.w	r2, r8, #3
 800975e:	bf48      	it	mi
 8009760:	f108 0204 	addmi.w	r2, r8, #4
 8009764:	10d2      	asrs	r2, r2, #3
 8009766:	1c55      	adds	r5, r2, #1
 8009768:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800976a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8009a30 <__kernel_rem_pio2f+0x2f8>
 800976e:	00e8      	lsls	r0, r5, #3
 8009770:	eba2 060b 	sub.w	r6, r2, fp
 8009774:	9002      	str	r0, [sp, #8]
 8009776:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800977a:	eb0a 0c0b 	add.w	ip, sl, fp
 800977e:	ac1c      	add	r4, sp, #112	@ 0x70
 8009780:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8009784:	2000      	movs	r0, #0
 8009786:	4560      	cmp	r0, ip
 8009788:	dd10      	ble.n	80097ac <__kernel_rem_pio2f+0x74>
 800978a:	a91c      	add	r1, sp, #112	@ 0x70
 800978c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8009790:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8009794:	2600      	movs	r6, #0
 8009796:	4556      	cmp	r6, sl
 8009798:	dc24      	bgt.n	80097e4 <__kernel_rem_pio2f+0xac>
 800979a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800979e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8009a30 <__kernel_rem_pio2f+0x2f8>
 80097a2:	4684      	mov	ip, r0
 80097a4:	2400      	movs	r4, #0
 80097a6:	e016      	b.n	80097d6 <__kernel_rem_pio2f+0x9e>
 80097a8:	2200      	movs	r2, #0
 80097aa:	e7dc      	b.n	8009766 <__kernel_rem_pio2f+0x2e>
 80097ac:	42c6      	cmn	r6, r0
 80097ae:	bf5d      	ittte	pl
 80097b0:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80097b4:	ee07 1a90 	vmovpl	s15, r1
 80097b8:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80097bc:	eef0 7a47 	vmovmi.f32	s15, s14
 80097c0:	ece4 7a01 	vstmia	r4!, {s15}
 80097c4:	3001      	adds	r0, #1
 80097c6:	e7de      	b.n	8009786 <__kernel_rem_pio2f+0x4e>
 80097c8:	ecfe 6a01 	vldmia	lr!, {s13}
 80097cc:	ed3c 7a01 	vldmdb	ip!, {s14}
 80097d0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80097d4:	3401      	adds	r4, #1
 80097d6:	455c      	cmp	r4, fp
 80097d8:	ddf6      	ble.n	80097c8 <__kernel_rem_pio2f+0x90>
 80097da:	ece9 7a01 	vstmia	r9!, {s15}
 80097de:	3601      	adds	r6, #1
 80097e0:	3004      	adds	r0, #4
 80097e2:	e7d8      	b.n	8009796 <__kernel_rem_pio2f+0x5e>
 80097e4:	a908      	add	r1, sp, #32
 80097e6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80097ea:	9104      	str	r1, [sp, #16]
 80097ec:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80097ee:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8009a2c <__kernel_rem_pio2f+0x2f4>
 80097f2:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8009a28 <__kernel_rem_pio2f+0x2f0>
 80097f6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80097fa:	9203      	str	r2, [sp, #12]
 80097fc:	4654      	mov	r4, sl
 80097fe:	00a2      	lsls	r2, r4, #2
 8009800:	9205      	str	r2, [sp, #20]
 8009802:	aa58      	add	r2, sp, #352	@ 0x160
 8009804:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8009808:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800980c:	a944      	add	r1, sp, #272	@ 0x110
 800980e:	aa08      	add	r2, sp, #32
 8009810:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8009814:	4694      	mov	ip, r2
 8009816:	4626      	mov	r6, r4
 8009818:	2e00      	cmp	r6, #0
 800981a:	dc4c      	bgt.n	80098b6 <__kernel_rem_pio2f+0x17e>
 800981c:	4628      	mov	r0, r5
 800981e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009822:	f000 fa35 	bl	8009c90 <scalbnf>
 8009826:	eeb0 8a40 	vmov.f32	s16, s0
 800982a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800982e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8009832:	f000 f9e9 	bl	8009c08 <floorf>
 8009836:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800983a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800983e:	2d00      	cmp	r5, #0
 8009840:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009844:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8009848:	ee17 9a90 	vmov	r9, s15
 800984c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009850:	ee38 8a67 	vsub.f32	s16, s16, s15
 8009854:	dd41      	ble.n	80098da <__kernel_rem_pio2f+0x1a2>
 8009856:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800985a:	a908      	add	r1, sp, #32
 800985c:	f1c5 0e08 	rsb	lr, r5, #8
 8009860:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8009864:	fa46 f00e 	asr.w	r0, r6, lr
 8009868:	4481      	add	r9, r0
 800986a:	fa00 f00e 	lsl.w	r0, r0, lr
 800986e:	1a36      	subs	r6, r6, r0
 8009870:	f1c5 0007 	rsb	r0, r5, #7
 8009874:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8009878:	4106      	asrs	r6, r0
 800987a:	2e00      	cmp	r6, #0
 800987c:	dd3c      	ble.n	80098f8 <__kernel_rem_pio2f+0x1c0>
 800987e:	f04f 0e00 	mov.w	lr, #0
 8009882:	f109 0901 	add.w	r9, r9, #1
 8009886:	4670      	mov	r0, lr
 8009888:	4574      	cmp	r4, lr
 800988a:	dc68      	bgt.n	800995e <__kernel_rem_pio2f+0x226>
 800988c:	2d00      	cmp	r5, #0
 800988e:	dd03      	ble.n	8009898 <__kernel_rem_pio2f+0x160>
 8009890:	2d01      	cmp	r5, #1
 8009892:	d074      	beq.n	800997e <__kernel_rem_pio2f+0x246>
 8009894:	2d02      	cmp	r5, #2
 8009896:	d07d      	beq.n	8009994 <__kernel_rem_pio2f+0x25c>
 8009898:	2e02      	cmp	r6, #2
 800989a:	d12d      	bne.n	80098f8 <__kernel_rem_pio2f+0x1c0>
 800989c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80098a0:	ee30 8a48 	vsub.f32	s16, s0, s16
 80098a4:	b340      	cbz	r0, 80098f8 <__kernel_rem_pio2f+0x1c0>
 80098a6:	4628      	mov	r0, r5
 80098a8:	9306      	str	r3, [sp, #24]
 80098aa:	f000 f9f1 	bl	8009c90 <scalbnf>
 80098ae:	9b06      	ldr	r3, [sp, #24]
 80098b0:	ee38 8a40 	vsub.f32	s16, s16, s0
 80098b4:	e020      	b.n	80098f8 <__kernel_rem_pio2f+0x1c0>
 80098b6:	ee60 7a28 	vmul.f32	s15, s0, s17
 80098ba:	3e01      	subs	r6, #1
 80098bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80098c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098c4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80098c8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80098cc:	ecac 0a01 	vstmia	ip!, {s0}
 80098d0:	ed30 0a01 	vldmdb	r0!, {s0}
 80098d4:	ee37 0a80 	vadd.f32	s0, s15, s0
 80098d8:	e79e      	b.n	8009818 <__kernel_rem_pio2f+0xe0>
 80098da:	d105      	bne.n	80098e8 <__kernel_rem_pio2f+0x1b0>
 80098dc:	1e60      	subs	r0, r4, #1
 80098de:	a908      	add	r1, sp, #32
 80098e0:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80098e4:	11f6      	asrs	r6, r6, #7
 80098e6:	e7c8      	b.n	800987a <__kernel_rem_pio2f+0x142>
 80098e8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80098ec:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80098f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098f4:	da31      	bge.n	800995a <__kernel_rem_pio2f+0x222>
 80098f6:	2600      	movs	r6, #0
 80098f8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80098fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009900:	f040 8098 	bne.w	8009a34 <__kernel_rem_pio2f+0x2fc>
 8009904:	1e60      	subs	r0, r4, #1
 8009906:	2200      	movs	r2, #0
 8009908:	4550      	cmp	r0, sl
 800990a:	da4b      	bge.n	80099a4 <__kernel_rem_pio2f+0x26c>
 800990c:	2a00      	cmp	r2, #0
 800990e:	d065      	beq.n	80099dc <__kernel_rem_pio2f+0x2a4>
 8009910:	3c01      	subs	r4, #1
 8009912:	ab08      	add	r3, sp, #32
 8009914:	3d08      	subs	r5, #8
 8009916:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d0f8      	beq.n	8009910 <__kernel_rem_pio2f+0x1d8>
 800991e:	4628      	mov	r0, r5
 8009920:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009924:	f000 f9b4 	bl	8009c90 <scalbnf>
 8009928:	1c63      	adds	r3, r4, #1
 800992a:	aa44      	add	r2, sp, #272	@ 0x110
 800992c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8009a2c <__kernel_rem_pio2f+0x2f4>
 8009930:	0099      	lsls	r1, r3, #2
 8009932:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009936:	4623      	mov	r3, r4
 8009938:	2b00      	cmp	r3, #0
 800993a:	f280 80a9 	bge.w	8009a90 <__kernel_rem_pio2f+0x358>
 800993e:	4623      	mov	r3, r4
 8009940:	2b00      	cmp	r3, #0
 8009942:	f2c0 80c7 	blt.w	8009ad4 <__kernel_rem_pio2f+0x39c>
 8009946:	aa44      	add	r2, sp, #272	@ 0x110
 8009948:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800994c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8009a24 <__kernel_rem_pio2f+0x2ec>
 8009950:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8009a30 <__kernel_rem_pio2f+0x2f8>
 8009954:	2000      	movs	r0, #0
 8009956:	1ae2      	subs	r2, r4, r3
 8009958:	e0b1      	b.n	8009abe <__kernel_rem_pio2f+0x386>
 800995a:	2602      	movs	r6, #2
 800995c:	e78f      	b.n	800987e <__kernel_rem_pio2f+0x146>
 800995e:	f852 1b04 	ldr.w	r1, [r2], #4
 8009962:	b948      	cbnz	r0, 8009978 <__kernel_rem_pio2f+0x240>
 8009964:	b121      	cbz	r1, 8009970 <__kernel_rem_pio2f+0x238>
 8009966:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800996a:	f842 1c04 	str.w	r1, [r2, #-4]
 800996e:	2101      	movs	r1, #1
 8009970:	f10e 0e01 	add.w	lr, lr, #1
 8009974:	4608      	mov	r0, r1
 8009976:	e787      	b.n	8009888 <__kernel_rem_pio2f+0x150>
 8009978:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800997c:	e7f5      	b.n	800996a <__kernel_rem_pio2f+0x232>
 800997e:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8009982:	aa08      	add	r2, sp, #32
 8009984:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8009988:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800998c:	a908      	add	r1, sp, #32
 800998e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8009992:	e781      	b.n	8009898 <__kernel_rem_pio2f+0x160>
 8009994:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8009998:	aa08      	add	r2, sp, #32
 800999a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800999e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80099a2:	e7f3      	b.n	800998c <__kernel_rem_pio2f+0x254>
 80099a4:	a908      	add	r1, sp, #32
 80099a6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80099aa:	3801      	subs	r0, #1
 80099ac:	430a      	orrs	r2, r1
 80099ae:	e7ab      	b.n	8009908 <__kernel_rem_pio2f+0x1d0>
 80099b0:	3201      	adds	r2, #1
 80099b2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80099b6:	2e00      	cmp	r6, #0
 80099b8:	d0fa      	beq.n	80099b0 <__kernel_rem_pio2f+0x278>
 80099ba:	9905      	ldr	r1, [sp, #20]
 80099bc:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80099c0:	eb0d 0001 	add.w	r0, sp, r1
 80099c4:	18e6      	adds	r6, r4, r3
 80099c6:	a91c      	add	r1, sp, #112	@ 0x70
 80099c8:	f104 0c01 	add.w	ip, r4, #1
 80099cc:	384c      	subs	r0, #76	@ 0x4c
 80099ce:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80099d2:	4422      	add	r2, r4
 80099d4:	4562      	cmp	r2, ip
 80099d6:	da04      	bge.n	80099e2 <__kernel_rem_pio2f+0x2aa>
 80099d8:	4614      	mov	r4, r2
 80099da:	e710      	b.n	80097fe <__kernel_rem_pio2f+0xc6>
 80099dc:	9804      	ldr	r0, [sp, #16]
 80099de:	2201      	movs	r2, #1
 80099e0:	e7e7      	b.n	80099b2 <__kernel_rem_pio2f+0x27a>
 80099e2:	9903      	ldr	r1, [sp, #12]
 80099e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80099e8:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80099ec:	9105      	str	r1, [sp, #20]
 80099ee:	ee07 1a90 	vmov	s15, r1
 80099f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099f6:	2400      	movs	r4, #0
 80099f8:	ece6 7a01 	vstmia	r6!, {s15}
 80099fc:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8009a30 <__kernel_rem_pio2f+0x2f8>
 8009a00:	46b1      	mov	r9, r6
 8009a02:	455c      	cmp	r4, fp
 8009a04:	dd04      	ble.n	8009a10 <__kernel_rem_pio2f+0x2d8>
 8009a06:	ece0 7a01 	vstmia	r0!, {s15}
 8009a0a:	f10c 0c01 	add.w	ip, ip, #1
 8009a0e:	e7e1      	b.n	80099d4 <__kernel_rem_pio2f+0x29c>
 8009a10:	ecfe 6a01 	vldmia	lr!, {s13}
 8009a14:	ed39 7a01 	vldmdb	r9!, {s14}
 8009a18:	3401      	adds	r4, #1
 8009a1a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009a1e:	e7f0      	b.n	8009a02 <__kernel_rem_pio2f+0x2ca>
 8009a20:	0800f798 	.word	0x0800f798
 8009a24:	0800f76c 	.word	0x0800f76c
 8009a28:	43800000 	.word	0x43800000
 8009a2c:	3b800000 	.word	0x3b800000
 8009a30:	00000000 	.word	0x00000000
 8009a34:	9b02      	ldr	r3, [sp, #8]
 8009a36:	eeb0 0a48 	vmov.f32	s0, s16
 8009a3a:	eba3 0008 	sub.w	r0, r3, r8
 8009a3e:	f000 f927 	bl	8009c90 <scalbnf>
 8009a42:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8009a28 <__kernel_rem_pio2f+0x2f0>
 8009a46:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8009a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a4e:	db19      	blt.n	8009a84 <__kernel_rem_pio2f+0x34c>
 8009a50:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8009a2c <__kernel_rem_pio2f+0x2f4>
 8009a54:	ee60 7a27 	vmul.f32	s15, s0, s15
 8009a58:	aa08      	add	r2, sp, #32
 8009a5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009a5e:	3508      	adds	r5, #8
 8009a60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a64:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8009a68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009a6c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009a70:	ee10 3a10 	vmov	r3, s0
 8009a74:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8009a78:	ee17 3a90 	vmov	r3, s15
 8009a7c:	3401      	adds	r4, #1
 8009a7e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8009a82:	e74c      	b.n	800991e <__kernel_rem_pio2f+0x1e6>
 8009a84:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009a88:	aa08      	add	r2, sp, #32
 8009a8a:	ee10 3a10 	vmov	r3, s0
 8009a8e:	e7f6      	b.n	8009a7e <__kernel_rem_pio2f+0x346>
 8009a90:	a808      	add	r0, sp, #32
 8009a92:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8009a96:	9001      	str	r0, [sp, #4]
 8009a98:	ee07 0a90 	vmov	s15, r0
 8009a9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009aa0:	3b01      	subs	r3, #1
 8009aa2:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009aa6:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009aaa:	ed62 7a01 	vstmdb	r2!, {s15}
 8009aae:	e743      	b.n	8009938 <__kernel_rem_pio2f+0x200>
 8009ab0:	ecfc 6a01 	vldmia	ip!, {s13}
 8009ab4:	ecb5 7a01 	vldmia	r5!, {s14}
 8009ab8:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009abc:	3001      	adds	r0, #1
 8009abe:	4550      	cmp	r0, sl
 8009ac0:	dc01      	bgt.n	8009ac6 <__kernel_rem_pio2f+0x38e>
 8009ac2:	4290      	cmp	r0, r2
 8009ac4:	ddf4      	ble.n	8009ab0 <__kernel_rem_pio2f+0x378>
 8009ac6:	a858      	add	r0, sp, #352	@ 0x160
 8009ac8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009acc:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8009ad0:	3b01      	subs	r3, #1
 8009ad2:	e735      	b.n	8009940 <__kernel_rem_pio2f+0x208>
 8009ad4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8009ad6:	2b02      	cmp	r3, #2
 8009ad8:	dc09      	bgt.n	8009aee <__kernel_rem_pio2f+0x3b6>
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	dc27      	bgt.n	8009b2e <__kernel_rem_pio2f+0x3f6>
 8009ade:	d040      	beq.n	8009b62 <__kernel_rem_pio2f+0x42a>
 8009ae0:	f009 0007 	and.w	r0, r9, #7
 8009ae4:	b059      	add	sp, #356	@ 0x164
 8009ae6:	ecbd 8b04 	vpop	{d8-d9}
 8009aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aee:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8009af0:	2b03      	cmp	r3, #3
 8009af2:	d1f5      	bne.n	8009ae0 <__kernel_rem_pio2f+0x3a8>
 8009af4:	aa30      	add	r2, sp, #192	@ 0xc0
 8009af6:	1f0b      	subs	r3, r1, #4
 8009af8:	4413      	add	r3, r2
 8009afa:	461a      	mov	r2, r3
 8009afc:	4620      	mov	r0, r4
 8009afe:	2800      	cmp	r0, #0
 8009b00:	dc50      	bgt.n	8009ba4 <__kernel_rem_pio2f+0x46c>
 8009b02:	4622      	mov	r2, r4
 8009b04:	2a01      	cmp	r2, #1
 8009b06:	dc5d      	bgt.n	8009bc4 <__kernel_rem_pio2f+0x48c>
 8009b08:	ab30      	add	r3, sp, #192	@ 0xc0
 8009b0a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8009a30 <__kernel_rem_pio2f+0x2f8>
 8009b0e:	440b      	add	r3, r1
 8009b10:	2c01      	cmp	r4, #1
 8009b12:	dc67      	bgt.n	8009be4 <__kernel_rem_pio2f+0x4ac>
 8009b14:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8009b18:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8009b1c:	2e00      	cmp	r6, #0
 8009b1e:	d167      	bne.n	8009bf0 <__kernel_rem_pio2f+0x4b8>
 8009b20:	edc7 6a00 	vstr	s13, [r7]
 8009b24:	ed87 7a01 	vstr	s14, [r7, #4]
 8009b28:	edc7 7a02 	vstr	s15, [r7, #8]
 8009b2c:	e7d8      	b.n	8009ae0 <__kernel_rem_pio2f+0x3a8>
 8009b2e:	ab30      	add	r3, sp, #192	@ 0xc0
 8009b30:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8009a30 <__kernel_rem_pio2f+0x2f8>
 8009b34:	440b      	add	r3, r1
 8009b36:	4622      	mov	r2, r4
 8009b38:	2a00      	cmp	r2, #0
 8009b3a:	da24      	bge.n	8009b86 <__kernel_rem_pio2f+0x44e>
 8009b3c:	b34e      	cbz	r6, 8009b92 <__kernel_rem_pio2f+0x45a>
 8009b3e:	eef1 7a47 	vneg.f32	s15, s14
 8009b42:	edc7 7a00 	vstr	s15, [r7]
 8009b46:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8009b4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009b4e:	aa31      	add	r2, sp, #196	@ 0xc4
 8009b50:	2301      	movs	r3, #1
 8009b52:	429c      	cmp	r4, r3
 8009b54:	da20      	bge.n	8009b98 <__kernel_rem_pio2f+0x460>
 8009b56:	b10e      	cbz	r6, 8009b5c <__kernel_rem_pio2f+0x424>
 8009b58:	eef1 7a67 	vneg.f32	s15, s15
 8009b5c:	edc7 7a01 	vstr	s15, [r7, #4]
 8009b60:	e7be      	b.n	8009ae0 <__kernel_rem_pio2f+0x3a8>
 8009b62:	ab30      	add	r3, sp, #192	@ 0xc0
 8009b64:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8009a30 <__kernel_rem_pio2f+0x2f8>
 8009b68:	440b      	add	r3, r1
 8009b6a:	2c00      	cmp	r4, #0
 8009b6c:	da05      	bge.n	8009b7a <__kernel_rem_pio2f+0x442>
 8009b6e:	b10e      	cbz	r6, 8009b74 <__kernel_rem_pio2f+0x43c>
 8009b70:	eef1 7a67 	vneg.f32	s15, s15
 8009b74:	edc7 7a00 	vstr	s15, [r7]
 8009b78:	e7b2      	b.n	8009ae0 <__kernel_rem_pio2f+0x3a8>
 8009b7a:	ed33 7a01 	vldmdb	r3!, {s14}
 8009b7e:	3c01      	subs	r4, #1
 8009b80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009b84:	e7f1      	b.n	8009b6a <__kernel_rem_pio2f+0x432>
 8009b86:	ed73 7a01 	vldmdb	r3!, {s15}
 8009b8a:	3a01      	subs	r2, #1
 8009b8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b90:	e7d2      	b.n	8009b38 <__kernel_rem_pio2f+0x400>
 8009b92:	eef0 7a47 	vmov.f32	s15, s14
 8009b96:	e7d4      	b.n	8009b42 <__kernel_rem_pio2f+0x40a>
 8009b98:	ecb2 7a01 	vldmia	r2!, {s14}
 8009b9c:	3301      	adds	r3, #1
 8009b9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009ba2:	e7d6      	b.n	8009b52 <__kernel_rem_pio2f+0x41a>
 8009ba4:	ed72 7a01 	vldmdb	r2!, {s15}
 8009ba8:	edd2 6a01 	vldr	s13, [r2, #4]
 8009bac:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009bb0:	3801      	subs	r0, #1
 8009bb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009bb6:	ed82 7a00 	vstr	s14, [r2]
 8009bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bbe:	edc2 7a01 	vstr	s15, [r2, #4]
 8009bc2:	e79c      	b.n	8009afe <__kernel_rem_pio2f+0x3c6>
 8009bc4:	ed73 7a01 	vldmdb	r3!, {s15}
 8009bc8:	edd3 6a01 	vldr	s13, [r3, #4]
 8009bcc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009bd0:	3a01      	subs	r2, #1
 8009bd2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009bd6:	ed83 7a00 	vstr	s14, [r3]
 8009bda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bde:	edc3 7a01 	vstr	s15, [r3, #4]
 8009be2:	e78f      	b.n	8009b04 <__kernel_rem_pio2f+0x3cc>
 8009be4:	ed33 7a01 	vldmdb	r3!, {s14}
 8009be8:	3c01      	subs	r4, #1
 8009bea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009bee:	e78f      	b.n	8009b10 <__kernel_rem_pio2f+0x3d8>
 8009bf0:	eef1 6a66 	vneg.f32	s13, s13
 8009bf4:	eeb1 7a47 	vneg.f32	s14, s14
 8009bf8:	edc7 6a00 	vstr	s13, [r7]
 8009bfc:	ed87 7a01 	vstr	s14, [r7, #4]
 8009c00:	eef1 7a67 	vneg.f32	s15, s15
 8009c04:	e790      	b.n	8009b28 <__kernel_rem_pio2f+0x3f0>
 8009c06:	bf00      	nop

08009c08 <floorf>:
 8009c08:	ee10 3a10 	vmov	r3, s0
 8009c0c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009c10:	3a7f      	subs	r2, #127	@ 0x7f
 8009c12:	2a16      	cmp	r2, #22
 8009c14:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009c18:	dc2b      	bgt.n	8009c72 <floorf+0x6a>
 8009c1a:	2a00      	cmp	r2, #0
 8009c1c:	da12      	bge.n	8009c44 <floorf+0x3c>
 8009c1e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009c84 <floorf+0x7c>
 8009c22:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009c26:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c2e:	dd06      	ble.n	8009c3e <floorf+0x36>
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	da24      	bge.n	8009c7e <floorf+0x76>
 8009c34:	2900      	cmp	r1, #0
 8009c36:	4b14      	ldr	r3, [pc, #80]	@ (8009c88 <floorf+0x80>)
 8009c38:	bf08      	it	eq
 8009c3a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8009c3e:	ee00 3a10 	vmov	s0, r3
 8009c42:	4770      	bx	lr
 8009c44:	4911      	ldr	r1, [pc, #68]	@ (8009c8c <floorf+0x84>)
 8009c46:	4111      	asrs	r1, r2
 8009c48:	420b      	tst	r3, r1
 8009c4a:	d0fa      	beq.n	8009c42 <floorf+0x3a>
 8009c4c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8009c84 <floorf+0x7c>
 8009c50:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009c54:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c5c:	ddef      	ble.n	8009c3e <floorf+0x36>
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	bfbe      	ittt	lt
 8009c62:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8009c66:	fa40 f202 	asrlt.w	r2, r0, r2
 8009c6a:	189b      	addlt	r3, r3, r2
 8009c6c:	ea23 0301 	bic.w	r3, r3, r1
 8009c70:	e7e5      	b.n	8009c3e <floorf+0x36>
 8009c72:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009c76:	d3e4      	bcc.n	8009c42 <floorf+0x3a>
 8009c78:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009c7c:	4770      	bx	lr
 8009c7e:	2300      	movs	r3, #0
 8009c80:	e7dd      	b.n	8009c3e <floorf+0x36>
 8009c82:	bf00      	nop
 8009c84:	7149f2ca 	.word	0x7149f2ca
 8009c88:	bf800000 	.word	0xbf800000
 8009c8c:	007fffff 	.word	0x007fffff

08009c90 <scalbnf>:
 8009c90:	ee10 3a10 	vmov	r3, s0
 8009c94:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8009c98:	d02b      	beq.n	8009cf2 <scalbnf+0x62>
 8009c9a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009c9e:	d302      	bcc.n	8009ca6 <scalbnf+0x16>
 8009ca0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009ca4:	4770      	bx	lr
 8009ca6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8009caa:	d123      	bne.n	8009cf4 <scalbnf+0x64>
 8009cac:	4b24      	ldr	r3, [pc, #144]	@ (8009d40 <scalbnf+0xb0>)
 8009cae:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8009d44 <scalbnf+0xb4>
 8009cb2:	4298      	cmp	r0, r3
 8009cb4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009cb8:	db17      	blt.n	8009cea <scalbnf+0x5a>
 8009cba:	ee10 3a10 	vmov	r3, s0
 8009cbe:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009cc2:	3a19      	subs	r2, #25
 8009cc4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8009cc8:	4288      	cmp	r0, r1
 8009cca:	dd15      	ble.n	8009cf8 <scalbnf+0x68>
 8009ccc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8009d48 <scalbnf+0xb8>
 8009cd0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8009d4c <scalbnf+0xbc>
 8009cd4:	ee10 3a10 	vmov	r3, s0
 8009cd8:	eeb0 7a67 	vmov.f32	s14, s15
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	bfb8      	it	lt
 8009ce0:	eef0 7a66 	vmovlt.f32	s15, s13
 8009ce4:	ee27 0a87 	vmul.f32	s0, s15, s14
 8009ce8:	4770      	bx	lr
 8009cea:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009d50 <scalbnf+0xc0>
 8009cee:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009cf2:	4770      	bx	lr
 8009cf4:	0dd2      	lsrs	r2, r2, #23
 8009cf6:	e7e5      	b.n	8009cc4 <scalbnf+0x34>
 8009cf8:	4410      	add	r0, r2
 8009cfa:	28fe      	cmp	r0, #254	@ 0xfe
 8009cfc:	dce6      	bgt.n	8009ccc <scalbnf+0x3c>
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	dd06      	ble.n	8009d10 <scalbnf+0x80>
 8009d02:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009d06:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009d0a:	ee00 3a10 	vmov	s0, r3
 8009d0e:	4770      	bx	lr
 8009d10:	f110 0f16 	cmn.w	r0, #22
 8009d14:	da09      	bge.n	8009d2a <scalbnf+0x9a>
 8009d16:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8009d50 <scalbnf+0xc0>
 8009d1a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8009d54 <scalbnf+0xc4>
 8009d1e:	ee10 3a10 	vmov	r3, s0
 8009d22:	eeb0 7a67 	vmov.f32	s14, s15
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	e7d9      	b.n	8009cde <scalbnf+0x4e>
 8009d2a:	3019      	adds	r0, #25
 8009d2c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009d30:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009d34:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8009d58 <scalbnf+0xc8>
 8009d38:	ee07 3a90 	vmov	s15, r3
 8009d3c:	e7d7      	b.n	8009cee <scalbnf+0x5e>
 8009d3e:	bf00      	nop
 8009d40:	ffff3cb0 	.word	0xffff3cb0
 8009d44:	4c000000 	.word	0x4c000000
 8009d48:	7149f2ca 	.word	0x7149f2ca
 8009d4c:	f149f2ca 	.word	0xf149f2ca
 8009d50:	0da24260 	.word	0x0da24260
 8009d54:	8da24260 	.word	0x8da24260
 8009d58:	33000000 	.word	0x33000000

08009d5c <_init>:
 8009d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d5e:	bf00      	nop
 8009d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d62:	bc08      	pop	{r3}
 8009d64:	469e      	mov	lr, r3
 8009d66:	4770      	bx	lr

08009d68 <_fini>:
 8009d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d6a:	bf00      	nop
 8009d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d6e:	bc08      	pop	{r3}
 8009d70:	469e      	mov	lr, r3
 8009d72:	4770      	bx	lr
