;redcode
;assert 1
	SPL 0, #-22
	SUB #172, @960
	SLT 210, 60
	MOV -817, <-96
	JMN @129, 104
	JMN @129, 104
	MOV -11, <-50
	SPL 0, <-742
	SPL -0, <-642
	MOV -9, <-20
	DJN -1, @-20
	MOV -1, <-21
	MOV -1, <-21
	SLT -207, <-18
	JMZ -9, @-18
	JMZ -9, @-18
	JMP @172, #960
	SUB @129, 106
	ADD 130, 109
	ADD -130, 9
	SUB #121, @106
	JMZ -9, @-18
	SUB @1, 2
	ADD 0, @0
	SUB @1, 2
	SUB #4, -6
	MOV 994, 90
	JMN 110, 200
	SLT 210, 60
	JMZ -9, @-18
	JMZ 290, 60
	ADD @110, 9
	SLT @121, 106
	ADD 0, 900
	DAT #900, #600
	MOV -1, <-21
	DJN @771, 506
	SLT @121, 106
	SLT @121, 106
	MOV -817, <-96
	MOV -817, <-96
	MOV -817, <-96
	MOV 994, 90
	MOV 994, 90
	MOV -817, <-96
	MOV 994, 91
	MOV 994, 90
	SPL 0, #-22
	SPL -110, 200
	SPL 0, #-22
	SPL 49, #60
	SLT 210, 60
