

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Tue Apr  9 10:34:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.250 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_518_1  |        ?|        ?|         ?|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     340|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|    1074|    2669|    -|
|Memory           |        0|     -|      24|       3|    -|
|Multiplexer      |        -|     -|       -|     148|    -|
|Register         |        -|     -|     402|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1500|    3160|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |        0|   0|  1074|  2669|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        0|   0|  1074|  2669|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |blkYuv_U    |tpgBackground_blkYuv_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    |blkYuv_1_U  |tpgBackground_blkYuv_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    |whiYuv_U    |tpgBackground_whiYuv_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                  |        0| 24|   3|    0|     9|   24|     3|           72|
    +------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1196_fu_643_p2       |         +|   0|  0|  21|          14|           3|
    |add_ln1328_fu_659_p2       |         +|   0|  0|  21|          14|           4|
    |add_ln1329_fu_681_p2       |         +|   0|  0|  21|          14|           4|
    |add_ln1404_fu_720_p2       |         +|   0|  0|  24|          17|           2|
    |add_ln1496_fu_701_p2       |         +|   0|  0|  18|          11|           2|
    |add_ln214_fu_675_p2        |         +|   0|  0|  17|          10|           3|
    |add_ln518_fu_759_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln705_fu_813_p2        |         +|   0|  0|  15|           8|           8|
    |sub40_i_fu_707_p2          |         +|   0|  0|  24|          17|           2|
    |cmp4_i276_fu_494_p2        |      icmp|   0|  0|  11|           8|           1|
    |cmp59_not_fu_783_p2        |      icmp|   0|  0|  13|          16|          16|
    |cmp6_i279_fu_500_p2        |      icmp|   0|  0|  11|           8|           1|
    |cmp8_fu_614_p2             |      icmp|   0|  0|  11|           8|           1|
    |icmp_fu_488_p2             |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln1404_1_fu_799_p2    |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1404_fu_793_p2      |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln518_fu_754_p2       |      icmp|   0|  0|  13|          16|          16|
    |ult_fu_788_p2              |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |outpix_val_V_68_fu_713_p3  |    select|   0|  0|   9|           1|           2|
    |pix_val_V_fu_628_p3        |    select|   0|  0|   9|           1|           1|
    |select_ln1161_fu_726_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln1162_fu_506_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1458_fu_733_p3    |    select|   0|  0|   8|           1|           2|
    |select_ln1473_fu_740_p3    |    select|   0|  0|   8|           1|           1|
    |rev265_fu_825_p2           |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 340|         241|         110|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  31|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |hBarSel_0_2_loc_0_fu_230  |   9|          2|    8|         16|
    |hBarSel_0_3_loc_0_fu_254  |   9|          2|    8|         16|
    |hBarSel_0_loc_0_fu_242    |   9|          2|    8|         16|
    |hBarSel_1_2_loc_0_fu_226  |   9|          2|    8|         16|
    |hBarSel_1_3_loc_0_fu_250  |   9|          2|    8|         16|
    |hBarSel_1_loc_0_fu_238    |   9|          2|    8|         16|
    |ovrlayYUV_write           |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |srcYUV_read               |   9|          2|    1|          2|
    |vBarSel_1_loc_0_fu_234    |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_246      |   9|          2|    8|         16|
    |y_fu_222                  |   9|          2|   16|         32|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 148|         32|   85|        174|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1404_reg_1058                                              |  17|   0|   17|          0|
    |add_ln1496_reg_1043                                              |  11|   0|   11|          0|
    |add_ln214_reg_1038                                               |  10|   0|   10|          0|
    |ap_CS_fsm                                                        |   5|   0|    5|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidth_reg_1032                                                |  11|   0|   11|          0|
    |cmp4_i276_reg_957                                                |   1|   0|    1|          0|
    |cmp59_not_reg_1116                                               |   1|   0|    1|          0|
    |cmp6_i279_reg_967                                                |   1|   0|    1|          0|
    |cmp8_reg_997                                                     |   1|   0|    1|          0|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel_0                                                        |   3|   0|    3|          0|
    |hBarSel_0_1                                                      |   8|   0|    8|          0|
    |hBarSel_0_2                                                      |   3|   0|    3|          0|
    |hBarSel_0_2_loc_0_fu_230                                         |   8|   0|    8|          0|
    |hBarSel_0_3_loc_0_fu_254                                         |   8|   0|    8|          0|
    |hBarSel_0_loc_0_fu_242                                           |   8|   0|    8|          0|
    |hBarSel_1                                                        |   3|   0|    3|          0|
    |hBarSel_1_1                                                      |   8|   0|    8|          0|
    |hBarSel_1_2                                                      |   3|   0|    3|          0|
    |hBarSel_1_2_loc_0_fu_226                                         |   8|   0|    8|          0|
    |hBarSel_1_3_loc_0_fu_250                                         |   8|   0|    8|          0|
    |hBarSel_1_loc_0_fu_238                                           |   8|   0|    8|          0|
    |icmp_ln1404_1_reg_1131                                           |   1|   0|    1|          0|
    |icmp_ln1404_reg_1126                                             |   1|   0|    1|          0|
    |icmp_reg_952                                                     |   1|   0|    1|          0|
    |outpix_val_V_1_fu_202                                            |   8|   0|    8|          0|
    |outpix_val_V_1_load_reg_1091                                     |   8|   0|    8|          0|
    |outpix_val_V_2_fu_206                                            |   8|   0|    8|          0|
    |outpix_val_V_2_load_reg_1096                                     |   8|   0|    8|          0|
    |outpix_val_V_3_fu_210                                            |   8|   0|    8|          0|
    |outpix_val_V_3_load_reg_1101                                     |   8|   0|    8|          0|
    |outpix_val_V_4_fu_214                                            |   8|   0|    8|          0|
    |outpix_val_V_4_load_reg_1106                                     |   8|   0|    8|          0|
    |outpix_val_V_5_fu_218                                            |   8|   0|    8|          0|
    |outpix_val_V_5_load_reg_1111                                     |   8|   0|    8|          0|
    |outpix_val_V_68_reg_1053                                         |   7|   0|    8|          1|
    |outpix_val_V_fu_198                                              |   8|   0|    8|          0|
    |outpix_val_V_load_reg_1086                                       |   8|   0|    8|          0|
    |p_0_0_0_0_0243485_lcssa498_fu_174                                |   8|   0|    8|          0|
    |p_0_1_0_0_0245487_lcssa501_fu_178                                |   8|   0|    8|          0|
    |p_0_2_0_0_0247489_lcssa504_fu_182                                |   8|   0|    8|          0|
    |p_0_3_0_0_0249491_lcssa507_fu_186                                |   8|   0|    8|          0|
    |p_0_4_0_0_0251493_lcssa510_fu_190                                |   8|   0|    8|          0|
    |p_0_5_0_0_0253495_lcssa513_fu_194                                |   8|   0|    8|          0|
    |pix_val_V_reg_1027                                               |   1|   0|    8|          7|
    |rampStart                                                        |   8|   0|    8|          0|
    |rev265_reg_1136                                                  |   1|   0|    1|          0|
    |select_ln1161_reg_1063                                           |   8|   0|    8|          0|
    |select_ln1458_reg_1068                                           |   8|   0|    8|          0|
    |select_ln1473_reg_1073                                           |   8|   0|    8|          0|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |sub40_i_reg_1048                                                 |  17|   0|   17|          0|
    |ult_reg_1121                                                     |   1|   0|    1|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   8|   0|    8|          0|
    |vBarSel_1_loc_0_fu_234                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_246                                             |   8|   0|    8|          0|
    |y_1_reg_1078                                                     |  16|   0|   16|          0|
    |y_fu_222                                                         |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 402|   0|  410|          8|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|   tpgBackground|  return value|
|srcYUV_dout               |   in|   48|     ap_fifo|          srcYUV|       pointer|
|srcYUV_num_data_valid     |   in|    5|     ap_fifo|          srcYUV|       pointer|
|srcYUV_fifo_cap           |   in|    5|     ap_fifo|          srcYUV|       pointer|
|srcYUV_empty_n            |   in|    1|     ap_fifo|          srcYUV|       pointer|
|srcYUV_read               |  out|    1|     ap_fifo|          srcYUV|       pointer|
|height                    |   in|   16|   ap_stable|          height|       pointer|
|width                     |   in|   16|   ap_stable|           width|       pointer|
|passthruStartX            |   in|   16|   ap_stable|  passthruStartX|       pointer|
|passthruStartY            |   in|   16|   ap_stable|  passthruStartY|       pointer|
|passthruEndX              |   in|   16|   ap_stable|    passthruEndX|       pointer|
|passthruEndY              |   in|   16|   ap_stable|    passthruEndY|       pointer|
|enableInput               |   in|    8|   ap_stable|     enableInput|       pointer|
|bckgndId                  |   in|    8|   ap_stable|        bckgndId|       pointer|
|motionSpeed               |   in|    8|   ap_stable|     motionSpeed|       pointer|
|colorFormat               |   in|    8|   ap_stable|     colorFormat|       pointer|
|ovrlayYUV_din             |  out|   48|     ap_fifo|       ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid  |   in|    5|     ap_fifo|       ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap        |   in|    5|     ap_fifo|       ovrlayYUV|       pointer|
|ovrlayYUV_full_n          |   in|    1|     ap_fifo|       ovrlayYUV|       pointer|
|ovrlayYUV_write           |  out|    1|     ap_fifo|       ovrlayYUV|       pointer|
|s                         |   in|   32|     ap_none|               s|       pointer|
+--------------------------+-----+-----+------------+----------------+--------------+

