

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu Aug  8 20:04:05 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  263561|  267433|  263561|  267433|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                         |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop               |  263560|  267432| 23960 ~ 24312 |          -|          -|    11|    no    |
        | + Col_Loop              |   23958|   24310|  2178 ~ 2210  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    2176|    2208|   136 ~ 138   |          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     132|     132|             44|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      42|      42|             14|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      12|      12|              2|          -|          -|     6|    no    |
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|      40|   1245|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        1|      -|       8|      2|    -|
|Multiplexer      |        -|      -|       -|    167|    -|
|Register         |        -|      -|     247|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     425|   1883|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U11  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_10s_1hbi_U12  |cnn_mul_mul_10s_1hbi  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_2_bias_V_U     |conv_2_conv_2_biag8j  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv_2_weights_V_U  |conv_2_conv_2_weifYi  |        1|  0|   0|    0|   864|   10|     1|         8640|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        1|  8|   2|    0|   880|   18|     2|         8768|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln1117_fu_498_p2     |     *    |      0|   0|   13|           4|           4|
    |mul_ln203_fu_372_p2      |     *    |      0|   0|   13|           4|           3|
    |add_ln1116_1_fu_616_p2   |     +    |      0|   0|   15|           7|           7|
    |add_ln1116_2_fu_629_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1116_fu_524_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_1_fu_639_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_fu_565_p2     |     +    |      0|   0|   15|           8|           8|
    |add_ln203_6_fu_435_p2    |     +    |      0|   0|   12|          12|          12|
    |add_ln203_fu_394_p2      |     +    |      0|   0|   15|           7|           7|
    |add_ln26_1_fu_555_p2     |     +    |      0|   0|   13|           4|           4|
    |add_ln26_fu_488_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln899_fu_837_p2      |     +    |      0|   0|   19|           7|          14|
    |add_ln908_fu_887_p2      |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_968_p2      |     +    |      0|   0|    8|          11|          11|
    |c_fu_384_p2              |     +    |      0|   0|   13|           4|           1|
    |ch_fu_602_p2             |     +    |      0|   0|   12|           3|           1|
    |f_fu_417_p2              |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_763_p2      |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_927_p2            |     +    |      0|   0|   71|          64|          64|
    |r_fu_348_p2              |     +    |      0|   0|   13|           4|           1|
    |ret_V_fu_676_p2          |     +    |      0|   0|   36|          29|          29|
    |tmp_V_4_fu_696_p2        |     +    |      0|   0|   19|          14|          14|
    |wc_fu_514_p2             |     +    |      0|   0|   10|           2|           1|
    |wr_fu_456_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_1_fu_549_p2   |     -    |      0|   0|   15|           7|           7|
    |sub_ln1116_fu_478_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_590_p2     |     -    |      0|   0|   13|          11|          11|
    |sub_ln894_fu_753_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_789_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_902_p2      |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_963_p2      |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_715_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_817_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_851_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1024_p2     |    and   |      0|   0|    2|           1|           1|
    |ap_condition_248         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_258         |    and   |      0|   0|    2|           1|           1|
    |p_Result_21_fu_805_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_745_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_378_p2      |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln14_fu_411_p2      |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln18_fu_450_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_508_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln24_fu_596_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_702_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_811_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_779_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_342_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln908_fu_871_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_1_fu_1014_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1008_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_799_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_892_p2     |   lshr   |      0|   0|  101|          32|          32|
    |ap_condition_254         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_262         |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_857_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1020_p2      |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_917_p3            |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_955_p3   |  select  |      0|   0|   10|           1|          10|
    |tmp_V_5_fu_720_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_911_p2      |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_831_p2      |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1245|         608|         646|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  56|         13|    1|         13|
    |c_0_reg_245        |   9|          2|    4|          8|
    |ch_0_reg_326       |   9|          2|    3|          6|
    |conv_out_0_V_d0    |  15|          3|   14|         42|
    |conv_out_1_V_d0    |  15|          3|   14|         42|
    |f_0_reg_257        |   9|          2|    5|         10|
    |p_Val2_19_reg_314  |   9|          2|   14|         28|
    |p_Val2_s_reg_268   |   9|          2|   14|         28|
    |r_0_reg_233        |   9|          2|    4|          8|
    |w_sum_1_reg_291    |   9|          2|   14|         28|
    |wc_0_reg_303       |   9|          2|    2|          4|
    |wr_0_reg_280       |   9|          2|    2|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 167|         37|   91|        221|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  12|   0|   12|          0|
    |c_0_reg_245                 |   4|   0|    4|          0|
    |c_reg_1057                  |   4|   0|    4|          0|
    |ch_0_reg_326                |   3|   0|    3|          0|
    |ch_reg_1139                 |   3|   0|    3|          0|
    |conv_out_0_V_addr_reg_1085  |  11|   0|   11|          0|
    |conv_out_1_V_addr_reg_1090  |  10|   0|   10|          0|
    |f_0_reg_257                 |   5|   0|    5|          0|
    |f_reg_1070                  |   5|   0|    5|          0|
    |icmp_ln885_reg_1168         |   1|   0|    1|          0|
    |icmp_ln908_reg_1194         |   1|   0|    1|          0|
    |icmp_ln924_1_reg_1214       |   1|   0|    1|          0|
    |icmp_ln924_reg_1209         |   1|   0|    1|          0|
    |mul_ln1117_reg_1108         |   8|   0|    8|          0|
    |mul_ln203_reg_1049          |   7|   0|    7|          0|
    |or_ln_reg_1189              |   1|   0|   32|         31|
    |p_Result_24_reg_1172        |   1|   0|    1|          0|
    |p_Val2_19_reg_314           |  14|   0|   14|          0|
    |p_Val2_s_reg_268            |  14|   0|   14|          0|
    |r_0_reg_233                 |   4|   0|    4|          0|
    |r_reg_1040                  |   4|   0|    4|          0|
    |sext_ln1116_reg_1103        |   6|   0|    6|          0|
    |sub_ln1116_1_reg_1126       |   6|   0|    7|          1|
    |sub_ln1117_reg_1131         |  10|   0|   11|          1|
    |sub_ln894_reg_1183          |  32|   0|   32|          0|
    |tmp_V_4_reg_1159            |  14|   0|   14|          0|
    |tmp_V_5_reg_1177            |  14|   0|   14|          0|
    |trunc_ln203_reg_1045        |   1|   0|    1|          0|
    |trunc_ln893_reg_1199        |  11|   0|   11|          0|
    |w_sum_1_reg_291             |  14|   0|   14|          0|
    |wc_0_reg_303                |   2|   0|    2|          0|
    |wc_reg_1121                 |   2|   0|    2|          0|
    |wr_0_reg_280                |   2|   0|    2|          0|
    |wr_reg_1098                 |   2|   0|    2|          0|
    |zext_ln14_reg_1062          |   7|   0|   12|          5|
    |zext_ln203_11_reg_1080      |   5|   0|   11|          6|
    |zext_ln26_reg_1075          |   5|   0|   64|         59|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 247|   0|  350|        103|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_V_address0       | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0            | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0             |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_0_V_address0  | out |   11|  ap_memory | conv_out_0_V |     array    |
|conv_out_0_V_ce0       | out |    1|  ap_memory | conv_out_0_V |     array    |
|conv_out_0_V_we0       | out |    1|  ap_memory | conv_out_0_V |     array    |
|conv_out_0_V_d0        | out |   14|  ap_memory | conv_out_0_V |     array    |
|conv_out_1_V_address0  | out |   10|  ap_memory | conv_out_1_V |     array    |
|conv_out_1_V_ce0       | out |    1|  ap_memory | conv_out_1_V |     array    |
|conv_out_1_V_we0       | out |    1|  ap_memory | conv_out_1_V |     array    |
|conv_out_1_V_d0        | out |   14|  ap_memory | conv_out_1_V |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 9 6 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 15 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 17 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %9, label %Row_Loop_begin" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str981) nounwind" [cnn_ap_lp/conv_2.cpp:9]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str981)" [cnn_ap_lp/conv_2.cpp:9]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i4 %r_0 to i1" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 21 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_11 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %r_0, i32 1, i32 3)" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 22 'partselect' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %tmp_11 to i7" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 23 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.49ns)   --->   "%mul_ln203 = mul i7 11, %zext_ln203" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 24 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 25 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_2.cpp:41]   --->   Operation 26 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 27 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 28 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 29 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 30 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2982) nounwind" [cnn_ap_lp/conv_2.cpp:12]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2982)" [cnn_ap_lp/conv_2.cpp:12]   --->   Operation 33 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i4 %c_0 to i7" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 34 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %mul_ln203, %zext_ln203_10" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 35 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203, i4 0)" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 36 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %tmp_12 to i12" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 37 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 38 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str981, i32 %tmp)" [cnn_ap_lp/conv_2.cpp:40]   --->   Operation 39 'specregionend' 'empty_57' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 40 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 41 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 43 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 44 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3983) nounwind" [cnn_ap_lp/conv_2.cpp:15]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3983)" [cnn_ap_lp/conv_2.cpp:15]   --->   Operation 47 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 48 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i5 %f_0 to i11" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 49 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i5 %f_0 to i12" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 50 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.63ns)   --->   "%add_ln203_6 = add i12 %zext_ln14, %zext_ln203_12" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 51 'add' 'add_ln203_6' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i12 %add_ln203_6 to i64" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 52 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [1056 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln203_13" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 53 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [880 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln203_13" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 54 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 55 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2982, i32 %tmp_8)" [cnn_ap_lp/conv_2.cpp:39]   --->   Operation 56 'specregionend' 'empty_56' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 57 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Filter2_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 58 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 59 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 60 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 61 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 62 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 63 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop_begin" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4984) nounwind" [cnn_ap_lp/conv_2.cpp:19]   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4984)" [cnn_ap_lp/conv_2.cpp:19]   --->   Operation 66 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i2 %wr_0 to i5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 67 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 68 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i4 %tmp_4 to i5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 69 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_1, %zext_ln1116" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 70 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 71 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 72 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %add_ln26 to i8" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 73 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (3.49ns)   --->   "%mul_ln1117 = mul i8 %zext_ln1117, 13" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 74 'mul' 'mul_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 75 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i8]* @conv_2_bias_V, i64 0, i64 %zext_ln26" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 76 'getelementptr' 'conv_2_bias_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 77 'load' 'p_Val2_15' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%w_sum_1 = phi i14 [ %p_Val2_s, %W_Row_Loop_begin ], [ %p_Val2_19, %W_Col_Loop_end ]"   --->   Operation 78 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 79 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 80 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 82 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 83 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5985) nounwind" [cnn_ap_lp/conv_2.cpp:22]   --->   Operation 85 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5985)" [cnn_ap_lp/conv_2.cpp:22]   --->   Operation 86 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i2 %wc_0 to i6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 87 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %zext_ln1116_2, %sext_ln1116" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 88 'add' 'add_ln1116' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 89 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 90 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 91 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.87ns)   --->   "%sub_ln1116_1 = sub i7 %p_shl, %tmp_17" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 92 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0, %zext_ln21" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 93 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i4 %add_ln26_1 to i8" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 94 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %zext_ln1117_1, %mul_ln1117" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 95 'add' 'add_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117, i3 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 96 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_18 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117, i1 false)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 97 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %tmp_18 to i11" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 98 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.63ns)   --->   "%sub_ln1117 = sub i11 %p_shl1_cast, %zext_ln1117_2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 99 'sub' 'sub_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.76ns)   --->   "br label %6" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 100 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4984, i32 %tmp_s)" [cnn_ap_lp/conv_2.cpp:29]   --->   Operation 101 'specregionend' 'empty_54' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 102 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.76>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_Val2_19 = phi i14 [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 103 'phi' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %ch, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 104 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 105 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 106 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 107 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i3 %ch_0 to i7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 109 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i3 %ch_0 to i11" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 110 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.87ns)   --->   "%add_ln1116_1 = add i7 %zext_ln1116_3, %sub_ln1116_1" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 111 'add' 'add_ln1116_1' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_24_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1116_1, i4 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 112 'bitconcatenate' 'tmp_24_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.63ns)   --->   "%add_ln1116_2 = add i11 %zext_ln203_11, %tmp_24_cast" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 113 'add' 'add_ln1116_2' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i11 %add_ln1116_2 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 114 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%conv_2_weights_V_add = getelementptr [864 x i10]* @conv_2_weights_V, i64 0, i64 %zext_ln1116_5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 115 'getelementptr' 'conv_2_weights_V_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.63ns)   --->   "%add_ln1117_1 = add i11 %zext_ln1116_4, %sub_ln1117" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 116 'add' 'add_ln1117_1' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %add_ln1117_1 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 117 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_3" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 118 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 119 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 120 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 120 'load' 'input_V_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5985, i32 %tmp_1)" [cnn_ap_lp/conv_2.cpp:28]   --->   Operation 121 'specregionend' 'empty_53' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 122 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.0>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6986) nounwind" [cnn_ap_lp/conv_2.cpp:25]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 124 'load' 'conv_2_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %conv_2_weights_V_loa to i25" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 125 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 126 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i25" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 127 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1116_1, %sext_ln1118" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 128 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i25 %r_V to i28" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 129 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_19, i8 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 130 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 131 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_1 to i29" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 132 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln728, %zext_ln703" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 133 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 134 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "br label %6" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 7.27>
ST_9 : Operation 136 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 136 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_15 to i14" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 137 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.81ns)   --->   "%tmp_V_4 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 138 'add' 'tmp_V_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_4, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 139 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 14.4>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_4, i32 13)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 141 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 142 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.70ns)   --->   "%tmp_V_5 = select i1 %p_Result_24, i14 %tmp_V, i14 %tmp_V_4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 143 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_5, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 144 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 145 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 146 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 147 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 148 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 149 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 150 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_14, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 151 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 152 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 153 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 154 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 155 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_21 = and i14 %tmp_V_5, %lshr_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 156 'and' 'p_Result_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i14 %p_Result_21, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 157 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 158 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 159 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_15, true" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 160 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 161 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_5, i14 %add_ln899)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 162 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_22, %xor_ln899" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 163 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 164 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 165 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_10 : Operation 166 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 166 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 167 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 16.8>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_5 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 168 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_5 to i32" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 169 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 170 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 171 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 172 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 173 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 174 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 175 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 176 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 177 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 178 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 179 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 180 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 181 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_16, i11 1023, i11 1022" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 182 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 183 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 184 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 184 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_24, i11 %add_ln915)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 185 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_3, i32 52, i32 63)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 186 'partset' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_26 to double" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 187 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 188 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 189 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln5, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 190 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 191 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 6.43>
ST_12 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 192 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 193 'dcmp' 'tmp_2' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_2" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 194 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %and_ln924, label %7, label %.critedge" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 195 'br' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %trunc_ln203, label %branch3, label %branch2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 196 'br' <Predicate = (!icmp_ln885 & and_ln924)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (3.25ns)   --->   "store i14 %tmp_V_4, i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 197 'store' <Predicate = (!icmp_ln885 & and_ln924 & !trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "br label %8" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 198 'br' <Predicate = (!icmp_ln885 & and_ln924 & !trunc_ln203)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (3.25ns)   --->   "store i14 %tmp_V_4, i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 199 'store' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "br label %8" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 200 'br' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "br label %Filter2_Loop_end" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 201 'br' <Predicate = (!icmp_ln885 & and_ln924)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %trunc_ln203, label %branch1, label %branch0" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 202 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 203 'store' <Predicate = (!and_ln924 & !trunc_ln203) | (icmp_ln885 & !trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "br label %.critedge4" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 204 'br' <Predicate = (!and_ln924 & !trunc_ln203) | (icmp_ln885 & !trunc_ln203)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 205 'store' <Predicate = (!and_ln924 & trunc_ln203) | (icmp_ln885 & trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "br label %.critedge4" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 206 'br' <Predicate = (!and_ln924 & trunc_ln203) | (icmp_ln885 & trunc_ln203)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 207 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3983, i32 %tmp_9)" [cnn_ap_lp/conv_2.cpp:38]   --->   Operation 208 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 0111111111111]
r_0                  (phi              ) [ 0010111111111]
icmp_ln8             (icmp             ) [ 0011111111111]
empty                (speclooptripcount) [ 0000000000000]
r                    (add              ) [ 0111111111111]
br_ln8               (br               ) [ 0000000000000]
specloopname_ln9     (specloopname     ) [ 0000000000000]
tmp                  (specregionbegin  ) [ 0001111111111]
trunc_ln203          (trunc            ) [ 0001111111111]
tmp_11               (partselect       ) [ 0000000000000]
zext_ln203           (zext             ) [ 0000000000000]
mul_ln203            (mul              ) [ 0001111111111]
br_ln11              (br               ) [ 0011111111111]
ret_ln41             (ret              ) [ 0000000000000]
c_0                  (phi              ) [ 0001011110000]
icmp_ln11            (icmp             ) [ 0011111111111]
empty_48             (speclooptripcount) [ 0000000000000]
c                    (add              ) [ 0011111111111]
br_ln11              (br               ) [ 0000000000000]
specloopname_ln12    (specloopname     ) [ 0000000000000]
tmp_8                (specregionbegin  ) [ 0000111111111]
zext_ln203_10        (zext             ) [ 0000000000000]
add_ln203            (add              ) [ 0000000000000]
tmp_12               (bitconcatenate   ) [ 0000000000000]
zext_ln14            (zext             ) [ 0000111111111]
br_ln14              (br               ) [ 0011111111111]
empty_57             (specregionend    ) [ 0000000000000]
br_ln8               (br               ) [ 0111111111111]
f_0                  (phi              ) [ 0000100000000]
icmp_ln14            (icmp             ) [ 0011111111111]
empty_49             (speclooptripcount) [ 0000000000000]
f                    (add              ) [ 0011111111111]
br_ln14              (br               ) [ 0000000000000]
specloopname_ln15    (specloopname     ) [ 0000000000000]
tmp_9                (specregionbegin  ) [ 0000011111111]
zext_ln26            (zext             ) [ 0000011110000]
zext_ln203_11        (zext             ) [ 0000011110000]
zext_ln203_12        (zext             ) [ 0000000000000]
add_ln203_6          (add              ) [ 0000000000000]
zext_ln203_13        (zext             ) [ 0000000000000]
conv_out_0_V_addr    (getelementptr    ) [ 0000011111111]
conv_out_1_V_addr    (getelementptr    ) [ 0000011111111]
br_ln18              (br               ) [ 0011111111111]
empty_56             (specregionend    ) [ 0000000000000]
br_ln11              (br               ) [ 0011111111111]
p_Val2_s             (phi              ) [ 0000011111000]
wr_0                 (phi              ) [ 0000010000000]
zext_ln18            (zext             ) [ 0000000000000]
icmp_ln18            (icmp             ) [ 0011111111111]
empty_50             (speclooptripcount) [ 0000000000000]
wr                   (add              ) [ 0011111111111]
br_ln18              (br               ) [ 0000000000000]
specloopname_ln19    (specloopname     ) [ 0000000000000]
tmp_s                (specregionbegin  ) [ 0000001110000]
zext_ln1116          (zext             ) [ 0000000000000]
tmp_4                (bitconcatenate   ) [ 0000000000000]
zext_ln1116_1        (zext             ) [ 0000000000000]
sub_ln1116           (sub              ) [ 0000000000000]
sext_ln1116          (sext             ) [ 0000001110000]
add_ln26             (add              ) [ 0000000000000]
zext_ln1117          (zext             ) [ 0000000000000]
mul_ln1117           (mul              ) [ 0000001110000]
br_ln21              (br               ) [ 0011111111111]
conv_2_bias_V_addr   (getelementptr    ) [ 0000000001000]
w_sum_1              (phi              ) [ 0011111111111]
wc_0                 (phi              ) [ 0000001000000]
zext_ln21            (zext             ) [ 0000000000000]
icmp_ln21            (icmp             ) [ 0011111111111]
empty_51             (speclooptripcount) [ 0000000000000]
wc                   (add              ) [ 0011111111111]
br_ln21              (br               ) [ 0000000000000]
specloopname_ln22    (specloopname     ) [ 0000000000000]
tmp_1                (specregionbegin  ) [ 0000000110000]
zext_ln1116_2        (zext             ) [ 0000000000000]
add_ln1116           (add              ) [ 0000000000000]
trunc_ln1116         (trunc            ) [ 0000000000000]
p_shl                (bitconcatenate   ) [ 0000000000000]
tmp_17               (bitconcatenate   ) [ 0000000000000]
sub_ln1116_1         (sub              ) [ 0000000110000]
add_ln26_1           (add              ) [ 0000000000000]
zext_ln1117_1        (zext             ) [ 0000000000000]
add_ln1117           (add              ) [ 0000000000000]
p_shl1_cast          (bitconcatenate   ) [ 0000000000000]
tmp_18               (bitconcatenate   ) [ 0000000000000]
zext_ln1117_2        (zext             ) [ 0000000000000]
sub_ln1117           (sub              ) [ 0000000110000]
br_ln24              (br               ) [ 0011111111111]
empty_54             (specregionend    ) [ 0000000000000]
br_ln18              (br               ) [ 0011111111111]
p_Val2_19            (phi              ) [ 0011111111111]
ch_0                 (phi              ) [ 0000000100000]
icmp_ln24            (icmp             ) [ 0011111111111]
empty_52             (speclooptripcount) [ 0000000000000]
ch                   (add              ) [ 0011111111111]
br_ln24              (br               ) [ 0000000000000]
zext_ln1116_3        (zext             ) [ 0000000000000]
zext_ln1116_4        (zext             ) [ 0000000000000]
add_ln1116_1         (add              ) [ 0000000000000]
tmp_24_cast          (bitconcatenate   ) [ 0000000000000]
add_ln1116_2         (add              ) [ 0000000000000]
zext_ln1116_5        (zext             ) [ 0000000000000]
conv_2_weights_V_add (getelementptr    ) [ 0000000010000]
add_ln1117_1         (add              ) [ 0000000000000]
zext_ln1117_3        (zext             ) [ 0000000000000]
input_V_addr         (getelementptr    ) [ 0000000010000]
empty_53             (specregionend    ) [ 0000000000000]
br_ln21              (br               ) [ 0011111111111]
specloopname_ln25    (specloopname     ) [ 0000000000000]
conv_2_weights_V_loa (load             ) [ 0000000000000]
sext_ln1116_1        (sext             ) [ 0000000000000]
input_V_load         (load             ) [ 0000000000000]
sext_ln1118          (sext             ) [ 0000000000000]
r_V                  (mul              ) [ 0000000000000]
sext_ln1118_1        (sext             ) [ 0000000000000]
lhs_V                (bitconcatenate   ) [ 0000000000000]
zext_ln728           (zext             ) [ 0000000000000]
zext_ln703           (zext             ) [ 0000000000000]
ret_V                (add              ) [ 0000000000000]
w_sum_V              (partselect       ) [ 0011111111111]
br_ln24              (br               ) [ 0011111111111]
p_Val2_15            (load             ) [ 0000000000000]
sext_ln1265          (sext             ) [ 0000000000000]
tmp_V_4              (add              ) [ 0000000000111]
icmp_ln885           (icmp             ) [ 0011111111111]
br_ln34              (br               ) [ 0000000000000]
p_Result_24          (bitselect        ) [ 0000000000010]
tmp_V                (sub              ) [ 0000000000000]
tmp_V_5              (select           ) [ 0000000000010]
p_Result_s           (partselect       ) [ 0000000000000]
p_Result_25          (bitconcatenate   ) [ 0000000000000]
l                    (cttz             ) [ 0000000000000]
sub_ln894            (sub              ) [ 0000000000010]
trunc_ln894          (trunc            ) [ 0000000000000]
lsb_index            (add              ) [ 0000000000000]
tmp_14               (partselect       ) [ 0000000000000]
icmp_ln897           (icmp             ) [ 0000000000000]
trunc_ln897          (trunc            ) [ 0000000000000]
sub_ln897            (sub              ) [ 0000000000000]
zext_ln897           (zext             ) [ 0000000000000]
lshr_ln897           (lshr             ) [ 0000000000000]
p_Result_21          (and              ) [ 0000000000000]
icmp_ln897_1         (icmp             ) [ 0000000000000]
a                    (and              ) [ 0000000000000]
tmp_15               (bitselect        ) [ 0000000000000]
xor_ln899            (xor              ) [ 0000000000000]
add_ln899            (add              ) [ 0000000000000]
p_Result_22          (bitselect        ) [ 0000000000000]
and_ln899            (and              ) [ 0000000000000]
or_ln899             (or               ) [ 0000000000000]
or_ln                (bitconcatenate   ) [ 0000000000010]
icmp_ln908           (icmp             ) [ 0000000000010]
trunc_ln893          (trunc            ) [ 0000000000010]
m                    (zext             ) [ 0000000000000]
zext_ln907_1         (zext             ) [ 0000000000000]
add_ln908            (add              ) [ 0000000000000]
lshr_ln908           (lshr             ) [ 0000000000000]
zext_ln908           (zext             ) [ 0000000000000]
sub_ln908            (sub              ) [ 0000000000000]
zext_ln908_1         (zext             ) [ 0000000000000]
shl_ln908            (shl              ) [ 0000000000000]
m_1                  (select           ) [ 0000000000000]
zext_ln911           (zext             ) [ 0000000000000]
m_2                  (add              ) [ 0000000000000]
m_5                  (partselect       ) [ 0000000000000]
m_6                  (zext             ) [ 0000000000000]
tmp_16               (bitselect        ) [ 0000000000000]
select_ln915         (select           ) [ 0000000000000]
sub_ln915            (sub              ) [ 0000000000000]
add_ln915            (add              ) [ 0000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000]
p_Result_26          (partset          ) [ 0000000000000]
bitcast_ln729        (bitcast          ) [ 0011111111001]
trunc_ln5            (partselect       ) [ 0000000000000]
icmp_ln924           (icmp             ) [ 0011111111001]
icmp_ln924_1         (icmp             ) [ 0011111111001]
or_ln924             (or               ) [ 0000000000000]
tmp_2                (dcmp             ) [ 0000000000000]
and_ln924            (and              ) [ 0011111111111]
br_ln34              (br               ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
store_ln35           (store            ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
store_ln35           (store            ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
br_ln37              (br               ) [ 0000000000000]
store_ln37           (store            ) [ 0000000000000]
br_ln37              (br               ) [ 0000000000000]
store_ln37           (store            ) [ 0000000000000]
br_ln37              (br               ) [ 0000000000000]
br_ln0               (br               ) [ 0000000000000]
empty_55             (specregionend    ) [ 0000000000000]
br_ln14              (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str981"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2982"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3983"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4984"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5985"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6986"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="conv_out_0_V_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_V_addr/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="conv_out_1_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_V_addr/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="conv_2_bias_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="1"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="conv_2_weights_V_add_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_V_add/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="input_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="11" slack="0"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_V_loa/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="5"/>
<pin id="223" dir="0" index="1" bw="14" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 store_ln37/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="5"/>
<pin id="228" dir="0" index="1" bw="14" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 store_ln37/12 "/>
</bind>
</comp>

<comp id="233" class="1005" name="r_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="r_0_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="c_0_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="c_0_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="257" class="1005" name="f_0_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="1"/>
<pin id="259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="f_0_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="268" class="1005" name="p_Val2_s_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="1"/>
<pin id="270" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Val2_s_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="14" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="280" class="1005" name="wr_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="wr_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="2" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="w_sum_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="1"/>
<pin id="293" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="w_sum_1_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="14" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="303" class="1005" name="wc_0_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="wc_0_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_Val2_19_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="1"/>
<pin id="316" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Val2_19_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="14" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_19/7 "/>
</bind>
</comp>

<comp id="326" class="1005" name="ch_0_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="1"/>
<pin id="328" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="ch_0_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln8_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="r_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln203_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_11_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="0" index="3" bw="3" slack="0"/>
<pin id="363" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln203_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mul_ln203_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="3" slack="0"/>
<pin id="375" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln203/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln11_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="c_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln203_10_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln203_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="1"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_12_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln14_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln14_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="f_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln26_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln203_11_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln203_12_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln203_6_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="1"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln203_13_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln18_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln18_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="wr_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln1116_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln1116_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln1116_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln1116_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln26_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="4" slack="3"/>
<pin id="491" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln1117_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="mul_ln1117_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="5" slack="0"/>
<pin id="501" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1117/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln21_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln21_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="wc_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln1116_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln1116_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="5" slack="1"/>
<pin id="527" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln1116_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_shl_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_17_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sub_ln1116_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="0" index="1" bw="7" slack="0"/>
<pin id="552" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_1/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln26_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="3"/>
<pin id="557" dir="0" index="1" bw="2" slack="0"/>
<pin id="558" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln1117_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln1117_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="1"/>
<pin id="568" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_shl1_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_18_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="9" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln1117_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sub_ln1117_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="0" index="1" bw="9" slack="0"/>
<pin id="593" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln24_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="0" index="1" bw="3" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="ch_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln1116_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="0"/>
<pin id="610" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln1116_4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln1116_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="0"/>
<pin id="618" dir="0" index="1" bw="7" slack="1"/>
<pin id="619" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_24_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="0" index="1" bw="7" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_cast/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln1116_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="3"/>
<pin id="631" dir="0" index="1" bw="11" slack="0"/>
<pin id="632" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln1116_5_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_5/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln1117_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="0" index="1" bw="11" slack="1"/>
<pin id="642" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln1117_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln1116_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sext_ln1118_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="14" slack="0"/>
<pin id="655" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sext_ln1118_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="24" slack="0"/>
<pin id="659" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="lhs_V_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="22" slack="0"/>
<pin id="662" dir="0" index="1" bw="14" slack="1"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln728_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="22" slack="0"/>
<pin id="670" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln703_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="24" slack="0"/>
<pin id="674" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="ret_V_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="22" slack="0"/>
<pin id="678" dir="0" index="1" bw="28" slack="0"/>
<pin id="679" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="w_sum_V_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="14" slack="0"/>
<pin id="684" dir="0" index="1" bw="29" slack="0"/>
<pin id="685" dir="0" index="2" bw="5" slack="0"/>
<pin id="686" dir="0" index="3" bw="6" slack="0"/>
<pin id="687" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln1265_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_V_4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="14" slack="1"/>
<pin id="699" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln885_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="14" slack="0"/>
<pin id="704" dir="0" index="1" bw="14" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_Result_24_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="14" slack="1"/>
<pin id="711" dir="0" index="2" bw="5" slack="0"/>
<pin id="712" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_V_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="14" slack="1"/>
<pin id="718" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_V_5_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="14" slack="0"/>
<pin id="723" dir="0" index="2" bw="14" slack="1"/>
<pin id="724" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/10 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_Result_s_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="14" slack="0"/>
<pin id="729" dir="0" index="1" bw="14" slack="0"/>
<pin id="730" dir="0" index="2" bw="5" slack="0"/>
<pin id="731" dir="0" index="3" bw="1" slack="0"/>
<pin id="732" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="737" class="1004" name="p_Result_25_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="0" index="2" bw="14" slack="0"/>
<pin id="741" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/10 "/>
</bind>
</comp>

<comp id="745" class="1004" name="l_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/10 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sub_ln894_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/10 "/>
</bind>
</comp>

<comp id="759" class="1004" name="trunc_ln894_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/10 "/>
</bind>
</comp>

<comp id="763" class="1004" name="lsb_index_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_14_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="31" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="1" slack="0"/>
<pin id="773" dir="0" index="3" bw="6" slack="0"/>
<pin id="774" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln897_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="31" slack="0"/>
<pin id="781" dir="0" index="1" bw="31" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/10 "/>
</bind>
</comp>

<comp id="785" class="1004" name="trunc_ln897_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sub_ln897_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="0"/>
<pin id="791" dir="0" index="1" bw="4" slack="0"/>
<pin id="792" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/10 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln897_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="4" slack="0"/>
<pin id="797" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="lshr_ln897_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="4" slack="0"/>
<pin id="802" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/10 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_Result_21_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="14" slack="0"/>
<pin id="807" dir="0" index="1" bw="14" slack="0"/>
<pin id="808" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_21/10 "/>
</bind>
</comp>

<comp id="811" class="1004" name="icmp_ln897_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="14" slack="0"/>
<pin id="813" dir="0" index="1" bw="14" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="a_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_15_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="0"/>
<pin id="826" dir="0" index="2" bw="6" slack="0"/>
<pin id="827" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="831" class="1004" name="xor_ln899_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/10 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln899_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="0"/>
<pin id="839" dir="0" index="1" bw="14" slack="0"/>
<pin id="840" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/10 "/>
</bind>
</comp>

<comp id="843" class="1004" name="p_Result_22_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="14" slack="0"/>
<pin id="846" dir="0" index="2" bw="14" slack="0"/>
<pin id="847" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/10 "/>
</bind>
</comp>

<comp id="851" class="1004" name="and_ln899_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/10 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln899_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="or_ln_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="0" index="2" bw="1" slack="0"/>
<pin id="867" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/10 "/>
</bind>
</comp>

<comp id="871" class="1004" name="icmp_ln908_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="0" index="1" bw="32" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="trunc_ln893_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/10 "/>
</bind>
</comp>

<comp id="881" class="1004" name="m_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="14" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/11 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln907_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="14" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_1/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln908_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="7" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="1"/>
<pin id="890" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/11 "/>
</bind>
</comp>

<comp id="892" class="1004" name="lshr_ln908_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="0"/>
<pin id="894" dir="0" index="1" bw="32" slack="0"/>
<pin id="895" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/11 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln908_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/11 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sub_ln908_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="1"/>
<pin id="905" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/11 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln908_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="shl_ln908_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="14" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/11 "/>
</bind>
</comp>

<comp id="917" class="1004" name="m_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="0" index="1" bw="64" slack="0"/>
<pin id="920" dir="0" index="2" bw="64" slack="0"/>
<pin id="921" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/11 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln911_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/11 "/>
</bind>
</comp>

<comp id="927" class="1004" name="m_2_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="64" slack="0"/>
<pin id="930" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/11 "/>
</bind>
</comp>

<comp id="933" class="1004" name="m_5_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="63" slack="0"/>
<pin id="935" dir="0" index="1" bw="64" slack="0"/>
<pin id="936" dir="0" index="2" bw="1" slack="0"/>
<pin id="937" dir="0" index="3" bw="7" slack="0"/>
<pin id="938" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="m_6_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="63" slack="0"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/11 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_16_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="64" slack="0"/>
<pin id="950" dir="0" index="2" bw="7" slack="0"/>
<pin id="951" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="955" class="1004" name="select_ln915_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="11" slack="0"/>
<pin id="958" dir="0" index="2" bw="11" slack="0"/>
<pin id="959" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/11 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sub_ln915_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="4" slack="0"/>
<pin id="965" dir="0" index="1" bw="11" slack="1"/>
<pin id="966" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/11 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln915_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="11" slack="0"/>
<pin id="970" dir="0" index="1" bw="11" slack="0"/>
<pin id="971" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_3_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="12" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="1"/>
<pin id="977" dir="0" index="2" bw="11" slack="0"/>
<pin id="978" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="981" class="1004" name="p_Result_26_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="0"/>
<pin id="983" dir="0" index="1" bw="63" slack="0"/>
<pin id="984" dir="0" index="2" bw="12" slack="0"/>
<pin id="985" dir="0" index="3" bw="7" slack="0"/>
<pin id="986" dir="0" index="4" bw="7" slack="0"/>
<pin id="987" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/11 "/>
</bind>
</comp>

<comp id="993" class="1004" name="bitcast_ln729_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="64" slack="0"/>
<pin id="995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/11 "/>
</bind>
</comp>

<comp id="998" class="1004" name="trunc_ln5_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="52" slack="0"/>
<pin id="1000" dir="0" index="1" bw="64" slack="0"/>
<pin id="1001" dir="0" index="2" bw="1" slack="0"/>
<pin id="1002" dir="0" index="3" bw="7" slack="0"/>
<pin id="1003" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/11 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="icmp_ln924_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="11" slack="0"/>
<pin id="1010" dir="0" index="1" bw="11" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/11 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="icmp_ln924_1_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="52" slack="0"/>
<pin id="1016" dir="0" index="1" bw="52" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_1/11 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="or_ln924_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="0" index="1" bw="1" slack="1"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/12 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="and_ln924_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/12 "/>
</bind>
</comp>

<comp id="1030" class="1007" name="r_V_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="10" slack="0"/>
<pin id="1032" dir="0" index="1" bw="14" slack="0"/>
<pin id="1033" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="r_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="4" slack="0"/>
<pin id="1042" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1045" class="1005" name="trunc_ln203_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="7"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="mul_ln203_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="7" slack="1"/>
<pin id="1051" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln203 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="c_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="4" slack="0"/>
<pin id="1059" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1062" class="1005" name="zext_ln14_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="12" slack="1"/>
<pin id="1064" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="f_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="5" slack="0"/>
<pin id="1072" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1075" class="1005" name="zext_ln26_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="64" slack="1"/>
<pin id="1077" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="zext_ln203_11_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="11" slack="3"/>
<pin id="1082" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln203_11 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="conv_out_0_V_addr_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="11" slack="5"/>
<pin id="1087" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_0_V_addr "/>
</bind>
</comp>

<comp id="1090" class="1005" name="conv_out_1_V_addr_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="10" slack="5"/>
<pin id="1092" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_1_V_addr "/>
</bind>
</comp>

<comp id="1098" class="1005" name="wr_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="2" slack="0"/>
<pin id="1100" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1103" class="1005" name="sext_ln1116_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="6" slack="1"/>
<pin id="1105" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="mul_ln1117_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="1"/>
<pin id="1110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1117 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="conv_2_bias_V_addr_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="4" slack="1"/>
<pin id="1115" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_V_addr "/>
</bind>
</comp>

<comp id="1121" class="1005" name="wc_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="2" slack="0"/>
<pin id="1123" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1126" class="1005" name="sub_ln1116_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="7" slack="1"/>
<pin id="1128" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1116_1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="sub_ln1117_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="11" slack="1"/>
<pin id="1133" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="ch_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="3" slack="0"/>
<pin id="1141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1144" class="1005" name="conv_2_weights_V_add_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="10" slack="1"/>
<pin id="1146" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_V_add "/>
</bind>
</comp>

<comp id="1149" class="1005" name="input_V_addr_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="10" slack="1"/>
<pin id="1151" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1154" class="1005" name="w_sum_V_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="14" slack="1"/>
<pin id="1156" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_V_4_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="14" slack="1"/>
<pin id="1161" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="icmp_ln885_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="3"/>
<pin id="1170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="p_Result_24_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="1"/>
<pin id="1174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="tmp_V_5_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="14" slack="1"/>
<pin id="1179" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="sub_ln894_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="1"/>
<pin id="1185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="or_ln_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1194" class="1005" name="icmp_ln908_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="1"/>
<pin id="1196" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="trunc_ln893_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="11" slack="1"/>
<pin id="1201" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="bitcast_ln729_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="64" slack="1"/>
<pin id="1206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="icmp_ln924_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="1"/>
<pin id="1211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="icmp_ln924_1_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="1"/>
<pin id="1216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="195" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="202" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="301"><net_src comp="268" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="324"><net_src comp="291" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="318" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="166" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="237" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="237" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="18" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="237" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="237" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="28" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="32" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="249" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="249" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="18" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="249" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="36" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="10" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="261" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="42" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="261" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="261" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="261" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="261" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="449"><net_src comp="284" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="284" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="284" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="60" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="284" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="284" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="54" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="462" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="446" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="233" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="66" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="307" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="307" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="56" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="307" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="60" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="307" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="70" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="72" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="546"><net_src comp="74" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="524" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="76" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="533" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="541" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="245" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="504" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="78" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="72" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="80" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="565" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="570" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="330" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="82" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="330" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="86" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="330" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="330" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="608" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="626"><net_src comp="36" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="10" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="621" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="643"><net_src comp="612" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="652"><net_src comp="209" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="215" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="665"><net_src comp="90" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="314" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="92" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="657" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="668" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="688"><net_src comp="94" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="96" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="98" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="695"><net_src comp="189" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="268" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="52" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="100" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="102" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="52" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="725"><net_src comp="708" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="733"><net_src comp="104" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="720" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="102" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="106" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="742"><net_src comp="108" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="110" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="727" pin="4"/><net_sink comp="737" pin=2"/></net>

<net id="750"><net_src comp="112" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="737" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="114" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="116" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="745" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="118" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="753" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="775"><net_src comp="120" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="28" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="122" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="783"><net_src comp="769" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="124" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="753" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="126" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="785" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="128" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="720" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="52" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="779" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="130" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="763" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="122" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="823" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="114" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="132" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="759" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="134" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="720" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="837" pin="2"/><net_sink comp="843" pin=2"/></net>

<net id="855"><net_src comp="843" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="831" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="817" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="136" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="124" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="857" pin="2"/><net_sink comp="863" pin=2"/></net>

<net id="875"><net_src comp="763" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="106" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="880"><net_src comp="745" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="891"><net_src comp="138" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="896"><net_src comp="884" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="887" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="901"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="140" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="881" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="907" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="898" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="923"><net_src comp="911" pin="2"/><net_sink comp="917" pin=2"/></net>

<net id="931"><net_src comp="924" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="917" pin="3"/><net_sink comp="927" pin=1"/></net>

<net id="939"><net_src comp="142" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="927" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="28" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="144" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="946"><net_src comp="933" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="952"><net_src comp="146" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="927" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="140" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="960"><net_src comp="947" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="148" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="150" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="967"><net_src comp="152" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="955" pin="3"/><net_sink comp="968" pin=1"/></net>

<net id="979"><net_src comp="154" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="968" pin="2"/><net_sink comp="974" pin=2"/></net>

<net id="988"><net_src comp="156" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="943" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="974" pin="3"/><net_sink comp="981" pin=2"/></net>

<net id="991"><net_src comp="158" pin="0"/><net_sink comp="981" pin=3"/></net>

<net id="992"><net_src comp="144" pin="0"/><net_sink comp="981" pin=4"/></net>

<net id="996"><net_src comp="981" pin="5"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1004"><net_src comp="160" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="927" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1006"><net_src comp="28" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1007"><net_src comp="158" pin="0"/><net_sink comp="998" pin=3"/></net>

<net id="1012"><net_src comp="968" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="162" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="998" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="164" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1028"><net_src comp="1020" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="337" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="649" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="653" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1036"><net_src comp="1030" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="1043"><net_src comp="348" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1048"><net_src comp="354" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="372" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1060"><net_src comp="384" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1065"><net_src comp="407" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1073"><net_src comp="417" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1078"><net_src comp="423" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="1083"><net_src comp="427" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1088"><net_src comp="168" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1093"><net_src comp="175" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1101"><net_src comp="456" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1106"><net_src comp="484" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1111"><net_src comp="498" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1116"><net_src comp="182" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1124"><net_src comp="514" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1129"><net_src comp="549" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1134"><net_src comp="590" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1142"><net_src comp="602" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1147"><net_src comp="195" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1152"><net_src comp="202" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1157"><net_src comp="682" pin="4"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1162"><net_src comp="696" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1165"><net_src comp="1159" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1166"><net_src comp="1159" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1167"><net_src comp="1159" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1171"><net_src comp="702" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1175"><net_src comp="708" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1180"><net_src comp="720" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1186"><net_src comp="753" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1192"><net_src comp="863" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1197"><net_src comp="871" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1202"><net_src comp="877" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1207"><net_src comp="993" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1212"><net_src comp="1008" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1217"><net_src comp="1014" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="1020" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0_V | {12 }
	Port: conv_out_1_V | {12 }
	Port: conv_2_weights_V | {}
	Port: conv_2_bias_V | {}
 - Input state : 
	Port: conv_2 : input_V | {7 8 }
	Port: conv_2 : conv_2_weights_V | {7 8 }
	Port: conv_2 : conv_2_bias_V | {5 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		trunc_ln203 : 1
		tmp_11 : 1
		zext_ln203 : 2
		mul_ln203 : 3
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln203_10 : 1
		add_ln203 : 2
		tmp_12 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln203_11 : 1
		zext_ln203_12 : 1
		add_ln203_6 : 2
		zext_ln203_13 : 3
		conv_out_0_V_addr : 4
		conv_out_1_V_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln1116 : 1
		tmp_4 : 1
		zext_ln1116_1 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln26 : 2
		zext_ln1117 : 3
		mul_ln1117 : 4
		p_Val2_15 : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln1116_2 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl : 4
		tmp_17 : 3
		sub_ln1116_1 : 5
		add_ln26_1 : 2
		zext_ln1117_1 : 3
		add_ln1117 : 4
		p_shl1_cast : 5
		tmp_18 : 5
		zext_ln1117_2 : 6
		sub_ln1117 : 7
	State 7
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln1116_3 : 1
		zext_ln1116_4 : 1
		add_ln1116_1 : 2
		tmp_24_cast : 3
		add_ln1116_2 : 4
		zext_ln1116_5 : 5
		conv_2_weights_V_add : 6
		add_ln1117_1 : 2
		zext_ln1117_3 : 3
		input_V_addr : 4
		conv_2_weights_V_loa : 7
		input_V_load : 5
	State 8
		sext_ln1116_1 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_1 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
	State 9
		sext_ln1265 : 1
		tmp_V_4 : 2
		icmp_ln885 : 3
		br_ln34 : 4
	State 10
		tmp_V_5 : 1
		p_Result_s : 2
		p_Result_25 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_14 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_21 : 10
		icmp_ln897_1 : 10
		a : 11
		tmp_15 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_22 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 11
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_1 : 1
		shl_ln908 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_16 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_3 : 8
		p_Result_26 : 9
		bitcast_ln729 : 10
		trunc_ln5 : 5
		icmp_ln924 : 8
		icmp_ln924_1 : 6
		tmp_2 : 11
	State 12
		and_ln924 : 1
		br_ln34 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_337      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |       r_fu_348       |    0    |    0    |    13   |
|          |       c_fu_384       |    0    |    0    |    13   |
|          |   add_ln203_fu_394   |    0    |    0    |    15   |
|          |       f_fu_417       |    0    |    0    |    15   |
|          |  add_ln203_6_fu_435  |    0    |    0    |    13   |
|          |       wr_fu_456      |    0    |    0    |    10   |
|          |    add_ln26_fu_488   |    0    |    0    |    13   |
|          |       wc_fu_514      |    0    |    0    |    10   |
|          |   add_ln1116_fu_524  |    0    |    0    |    15   |
|          |   add_ln26_1_fu_555  |    0    |    0    |    13   |
|    add   |   add_ln1117_fu_565  |    0    |    0    |    15   |
|          |       ch_fu_602      |    0    |    0    |    12   |
|          |  add_ln1116_1_fu_616 |    0    |    0    |    15   |
|          |  add_ln1116_2_fu_629 |    0    |    0    |    13   |
|          |  add_ln1117_1_fu_639 |    0    |    0    |    13   |
|          |     ret_V_fu_676     |    0    |    0    |    35   |
|          |    tmp_V_4_fu_696    |    0    |    0    |    19   |
|          |   lsb_index_fu_763   |    0    |    0    |    39   |
|          |   add_ln899_fu_837   |    0    |    0    |    19   |
|          |   add_ln908_fu_887   |    0    |    0    |    39   |
|          |      m_2_fu_927      |    0    |    0    |    71   |
|          |   add_ln915_fu_968   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_478  |    0    |    0    |    13   |
|          |  sub_ln1116_1_fu_549 |    0    |    0    |    15   |
|          |   sub_ln1117_fu_590  |    0    |    0    |    13   |
|    sub   |     tmp_V_fu_715     |    0    |    0    |    19   |
|          |   sub_ln894_fu_753   |    0    |    0    |    39   |
|          |   sub_ln897_fu_789   |    0    |    0    |    13   |
|          |   sub_ln908_fu_902   |    0    |    0    |    39   |
|          |   sub_ln915_fu_963   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_342   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_378   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_411   |    0    |    0    |    11   |
|          |   icmp_ln18_fu_450   |    0    |    0    |    8    |
|          |   icmp_ln21_fu_508   |    0    |    0    |    8    |
|   icmp   |   icmp_ln24_fu_596   |    0    |    0    |    9    |
|          |   icmp_ln885_fu_702  |    0    |    0    |    13   |
|          |   icmp_ln897_fu_779  |    0    |    0    |    18   |
|          |  icmp_ln897_1_fu_811 |    0    |    0    |    13   |
|          |   icmp_ln908_fu_871  |    0    |    0    |    18   |
|          |  icmp_ln924_fu_1008  |    0    |    0    |    13   |
|          | icmp_ln924_1_fu_1014 |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_799  |    0    |    0    |    11   |
|          |   lshr_ln908_fu_892  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_911   |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_5_fu_720    |    0    |    0    |    14   |
|  select  |      m_1_fu_917      |    0    |    0    |    64   |
|          |  select_ln915_fu_955 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_745       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|          |   mul_ln203_fu_372   |    0    |    0    |    17   |
|    mul   |   mul_ln1117_fu_498  |    0    |    0    |    17   |
|          |      r_V_fu_1030     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_21_fu_805  |    0    |    0    |    14   |
|    and   |       a_fu_817       |    0    |    0    |    2    |
|          |   and_ln899_fu_851   |    0    |    0    |    2    |
|          |   and_ln924_fu_1024  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln899_fu_857   |    0    |    0    |    2    |
|          |   or_ln924_fu_1020   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln899_fu_831   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln203_fu_354  |    0    |    0    |    0    |
|          |  trunc_ln1116_fu_529 |    0    |    0    |    0    |
|   trunc  |  trunc_ln894_fu_759  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_785  |    0    |    0    |    0    |
|          |  trunc_ln893_fu_877  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_11_fu_358    |    0    |    0    |    0    |
|          |    w_sum_V_fu_682    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_727  |    0    |    0    |    0    |
|          |     tmp_14_fu_769    |    0    |    0    |    0    |
|          |      m_5_fu_933      |    0    |    0    |    0    |
|          |   trunc_ln5_fu_998   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_368  |    0    |    0    |    0    |
|          | zext_ln203_10_fu_390 |    0    |    0    |    0    |
|          |   zext_ln14_fu_407   |    0    |    0    |    0    |
|          |   zext_ln26_fu_423   |    0    |    0    |    0    |
|          | zext_ln203_11_fu_427 |    0    |    0    |    0    |
|          | zext_ln203_12_fu_431 |    0    |    0    |    0    |
|          | zext_ln203_13_fu_440 |    0    |    0    |    0    |
|          |   zext_ln18_fu_446   |    0    |    0    |    0    |
|          |  zext_ln1116_fu_462  |    0    |    0    |    0    |
|          | zext_ln1116_1_fu_474 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_494  |    0    |    0    |    0    |
|          |   zext_ln21_fu_504   |    0    |    0    |    0    |
|          | zext_ln1116_2_fu_520 |    0    |    0    |    0    |
|   zext   | zext_ln1117_1_fu_561 |    0    |    0    |    0    |
|          | zext_ln1117_2_fu_586 |    0    |    0    |    0    |
|          | zext_ln1116_3_fu_608 |    0    |    0    |    0    |
|          | zext_ln1116_4_fu_612 |    0    |    0    |    0    |
|          | zext_ln1116_5_fu_634 |    0    |    0    |    0    |
|          | zext_ln1117_3_fu_644 |    0    |    0    |    0    |
|          |   zext_ln728_fu_668  |    0    |    0    |    0    |
|          |   zext_ln703_fu_672  |    0    |    0    |    0    |
|          |   zext_ln897_fu_795  |    0    |    0    |    0    |
|          |       m_fu_881       |    0    |    0    |    0    |
|          |  zext_ln907_1_fu_884 |    0    |    0    |    0    |
|          |   zext_ln908_fu_898  |    0    |    0    |    0    |
|          |  zext_ln908_1_fu_907 |    0    |    0    |    0    |
|          |   zext_ln911_fu_924  |    0    |    0    |    0    |
|          |      m_6_fu_943      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_12_fu_399    |    0    |    0    |    0    |
|          |     tmp_4_fu_466     |    0    |    0    |    0    |
|          |     p_shl_fu_533     |    0    |    0    |    0    |
|          |     tmp_17_fu_541    |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_570  |    0    |    0    |    0    |
|bitconcatenate|     tmp_18_fu_578    |    0    |    0    |    0    |
|          |  tmp_24_cast_fu_621  |    0    |    0    |    0    |
|          |     lhs_V_fu_660     |    0    |    0    |    0    |
|          |  p_Result_25_fu_737  |    0    |    0    |    0    |
|          |     or_ln_fu_863     |    0    |    0    |    0    |
|          |     tmp_3_fu_974     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_484  |    0    |    0    |    0    |
|          | sext_ln1116_1_fu_649 |    0    |    0    |    0    |
|   sext   |  sext_ln1118_fu_653  |    0    |    0    |    0    |
|          | sext_ln1118_1_fu_657 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_692  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_24_fu_708  |    0    |    0    |    0    |
| bitselect|     tmp_15_fu_823    |    0    |    0    |    0    |
|          |  p_Result_22_fu_843  |    0    |    0    |    0    |
|          |     tmp_16_fu_947    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_26_fu_981  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   170   |   1612  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bitcast_ln729_reg_1204   |   64   |
|         c_0_reg_245         |    4   |
|          c_reg_1057         |    4   |
|         ch_0_reg_326        |    3   |
|         ch_reg_1139         |    3   |
| conv_2_bias_V_addr_reg_1113 |    4   |
|conv_2_weights_V_add_reg_1144|   10   |
|  conv_out_0_V_addr_reg_1085 |   11   |
|  conv_out_1_V_addr_reg_1090 |   10   |
|         f_0_reg_257         |    5   |
|          f_reg_1070         |    5   |
|     icmp_ln885_reg_1168     |    1   |
|     icmp_ln908_reg_1194     |    1   |
|    icmp_ln924_1_reg_1214    |    1   |
|     icmp_ln924_reg_1209     |    1   |
|    input_V_addr_reg_1149    |   10   |
|     mul_ln1117_reg_1108     |    8   |
|      mul_ln203_reg_1049     |    7   |
|        or_ln_reg_1189       |   32   |
|     p_Result_24_reg_1172    |    1   |
|      p_Val2_19_reg_314      |   14   |
|       p_Val2_s_reg_268      |   14   |
|         r_0_reg_233         |    4   |
|          r_reg_1040         |    4   |
|     sext_ln1116_reg_1103    |    6   |
|    sub_ln1116_1_reg_1126    |    7   |
|     sub_ln1117_reg_1131     |   11   |
|      sub_ln894_reg_1183     |   32   |
|       tmp_V_4_reg_1159      |   14   |
|       tmp_V_5_reg_1177      |   14   |
|     trunc_ln203_reg_1045    |    1   |
|     trunc_ln893_reg_1199    |   11   |
|       w_sum_1_reg_291       |   14   |
|       w_sum_V_reg_1154      |   14   |
|         wc_0_reg_303        |    2   |
|         wc_reg_1121         |    2   |
|         wr_0_reg_280        |    2   |
|         wr_reg_1098         |    2   |
|      zext_ln14_reg_1062     |   12   |
|    zext_ln203_11_reg_1080   |   11   |
|      zext_ln26_reg_1075     |   64   |
+-----------------------------+--------+
|            Total            |   440  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_189 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_209 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_215 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_221 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_226 |  p1  |   2  |  14  |   28   ||    9    |
|    r_0_reg_233    |  p0  |   2  |   4  |    8   ||    9    |
|    c_0_reg_245    |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_268 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_337    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   276  ||  15.921 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   170  |  1612  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |   440  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   610  |  1693  |
+-----------+--------+--------+--------+--------+
