Classic Timing Analyzer report for shift_register_4bits_parallel
Wed Sep 27 08:15:08 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.091 ns                                       ; D[2]      ; temp[2] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.558 ns                                       ; Q[0]~reg0 ; Q[0]    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.064 ns                                       ; load      ; temp[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]   ; temp[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]   ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[2]   ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[1]   ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[3]   ; Q[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[0]~reg0 ; Q[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 3.091 ns   ; D[2] ; temp[2]   ; clk      ;
; N/A   ; None         ; 3.084 ns   ; D[1] ; temp[1]   ; clk      ;
; N/A   ; None         ; 3.065 ns   ; D[3] ; temp[3]   ; clk      ;
; N/A   ; None         ; 3.060 ns   ; D[0] ; temp[0]   ; clk      ;
; N/A   ; None         ; -0.522 ns  ; load ; Q[0]~reg0 ; clk      ;
; N/A   ; None         ; -0.526 ns  ; load ; temp[2]   ; clk      ;
; N/A   ; None         ; -0.527 ns  ; load ; temp[1]   ; clk      ;
; N/A   ; None         ; -0.528 ns  ; load ; temp[3]   ; clk      ;
; N/A   ; None         ; -0.559 ns  ; rst  ; temp[0]   ; clk      ;
; N/A   ; None         ; -0.569 ns  ; rst  ; Q[0]~reg0 ; clk      ;
; N/A   ; None         ; -0.601 ns  ; rst  ; temp[3]   ; clk      ;
; N/A   ; None         ; -0.603 ns  ; rst  ; temp[1]   ; clk      ;
; N/A   ; None         ; -0.604 ns  ; rst  ; temp[2]   ; clk      ;
; N/A   ; None         ; -0.834 ns  ; load ; temp[0]   ; clk      ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 6.558 ns   ; Q[0]~reg0 ; Q[0] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; 1.064 ns  ; load ; temp[0]   ; clk      ;
; N/A           ; None        ; 0.834 ns  ; rst  ; temp[2]   ; clk      ;
; N/A           ; None        ; 0.833 ns  ; rst  ; temp[1]   ; clk      ;
; N/A           ; None        ; 0.831 ns  ; rst  ; temp[3]   ; clk      ;
; N/A           ; None        ; 0.799 ns  ; rst  ; Q[0]~reg0 ; clk      ;
; N/A           ; None        ; 0.789 ns  ; rst  ; temp[0]   ; clk      ;
; N/A           ; None        ; 0.758 ns  ; load ; temp[3]   ; clk      ;
; N/A           ; None        ; 0.757 ns  ; load ; temp[1]   ; clk      ;
; N/A           ; None        ; 0.756 ns  ; load ; temp[2]   ; clk      ;
; N/A           ; None        ; 0.752 ns  ; load ; Q[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.830 ns ; D[0] ; temp[0]   ; clk      ;
; N/A           ; None        ; -2.835 ns ; D[3] ; temp[3]   ; clk      ;
; N/A           ; None        ; -2.854 ns ; D[1] ; temp[1]   ; clk      ;
; N/A           ; None        ; -2.861 ns ; D[2] ; temp[2]   ; clk      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Sep 27 08:15:07 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift_register_4bits_parallel -c shift_register_4bits_parallel --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "temp[0]" and destination register "temp[1]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.553 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y50_N1; Fanout = 1; REG Node = 'temp[0]'
            Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X43_Y50_N6; Fanout = 1; COMB Node = 'temp~2'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X43_Y50_N7; Fanout = 1; REG Node = 'temp[1]'
            Info: Total cell delay = 0.234 ns ( 42.31 % )
            Info: Total interconnect delay = 0.319 ns ( 57.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.906 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.266 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X43_Y50_N7; Fanout = 1; REG Node = 'temp[1]'
                Info: Total cell delay = 1.526 ns ( 52.51 % )
                Info: Total interconnect delay = 1.380 ns ( 47.49 % )
            Info: - Longest clock path from clock "clk" to source register is 2.906 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.266 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X43_Y50_N1; Fanout = 1; REG Node = 'temp[0]'
                Info: Total cell delay = 1.526 ns ( 52.51 % )
                Info: Total interconnect delay = 1.380 ns ( 47.49 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "temp[2]" (data pin = "D[2]", clock pin = "clk") is 3.091 ns
    Info: + Longest pin to register delay is 6.033 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E15; Fanout = 1; PIN Node = 'D[2]'
        Info: 2: + IC(4.844 ns) + CELL(0.275 ns) = 5.949 ns; Loc. = LCCOMB_X43_Y50_N12; Fanout = 1; COMB Node = 'temp~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.033 ns; Loc. = LCFF_X43_Y50_N13; Fanout = 1; REG Node = 'temp[2]'
        Info: Total cell delay = 1.189 ns ( 19.71 % )
        Info: Total interconnect delay = 4.844 ns ( 80.29 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.266 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X43_Y50_N13; Fanout = 1; REG Node = 'temp[2]'
        Info: Total cell delay = 1.526 ns ( 52.51 % )
        Info: Total interconnect delay = 1.380 ns ( 47.49 % )
Info: tco from clock "clk" to destination pin "Q[0]" through register "Q[0]~reg0" is 6.558 ns
    Info: + Longest clock path from clock "clk" to source register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.266 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X43_Y50_N17; Fanout = 2; REG Node = 'Q[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.51 % )
        Info: Total interconnect delay = 1.380 ns ( 47.49 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.402 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y50_N17; Fanout = 2; REG Node = 'Q[0]~reg0'
        Info: 2: + IC(0.624 ns) + CELL(2.778 ns) = 3.402 ns; Loc. = PIN_D15; Fanout = 0; PIN Node = 'Q[0]'
        Info: Total cell delay = 2.778 ns ( 81.66 % )
        Info: Total interconnect delay = 0.624 ns ( 18.34 % )
Info: th for register "temp[0]" (data pin = "load", clock pin = "clk") is 1.064 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.266 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X43_Y50_N1; Fanout = 1; REG Node = 'temp[0]'
        Info: Total cell delay = 1.526 ns ( 52.51 % )
        Info: Total interconnect delay = 1.380 ns ( 47.49 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.108 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 5; PIN Node = 'load'
        Info: 2: + IC(0.915 ns) + CELL(0.150 ns) = 2.024 ns; Loc. = LCCOMB_X43_Y50_N0; Fanout = 1; COMB Node = 'temp~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.108 ns; Loc. = LCFF_X43_Y50_N1; Fanout = 1; REG Node = 'temp[0]'
        Info: Total cell delay = 1.193 ns ( 56.59 % )
        Info: Total interconnect delay = 0.915 ns ( 43.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Wed Sep 27 08:15:08 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


