- ğŸ‘‹ Hi, Iâ€™m @BlueDagger05
- ğŸ‘€ Iâ€™m interested in front end and back end aspect of RTL design and Verification
- ğŸŒ± Iâ€™m currently learning VHDL, Verliog, System Verilog and UVM
- ğŸ’ï¸ Iâ€™m looking to collaborate on RTL design and Verification
- ğŸ“« How to reach me : feeel free to mail me at nileshdchn@gmail.com
- âš¡ Fun fact: One of the key difference between verilog(weakly-typed) and VHDL(strongly-typed) is we need operator overloading to 
                use unary operator to add integer value to enum data type (STD_LOGIC) unlike in verilog.

<!---
BlueDagger05/BlueDagger05 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
