
---------- Begin Simulation Statistics ----------
final_tick                                32338219500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95524                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   148184                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1046.86                       # Real time elapsed on the host
host_tick_rate                               30890729                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032338                       # Number of seconds simulated
sim_ticks                                 32338219500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87485372                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85228644                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.646764                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.646764                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7513259                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5757025                       # number of floating regfile writes
system.cpu.idleCycles                          134489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               554929                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11991309                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.661360                       # Inst execution rate
system.cpu.iew.exec_refs                     45779918                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13742472                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4214929                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34731737                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                943                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2634                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13989332                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           185155062                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32037446                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1341436                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             172127278                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10886                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2386680                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 487087                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2401340                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1907                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       291056                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         263873                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 229118607                       # num instructions consuming a value
system.cpu.iew.wb_count                     171012629                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561080                       # average fanout of values written-back
system.cpu.iew.wb_producers                 128553946                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.644126                       # insts written-back per cycle
system.cpu.iew.wb_sent                      171484500                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                290201155                       # number of integer regfile reads
system.cpu.int_regfile_writes               138027865                       # number of integer regfile writes
system.cpu.ipc                               1.546158                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.546158                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2085439      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120066086     69.21%     70.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   70      0.00%     70.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43944      0.03%     70.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677325      0.97%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1419      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8953      0.01%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               130982      0.08%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19729      0.01%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357259      1.94%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5053      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           48502      0.03%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          24433      0.01%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32088591     18.50%     91.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12661202      7.30%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          115663      0.07%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1134059      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173468715                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7359248                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14303813                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6890942                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7480896                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2898828                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016711                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1203436     41.51%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    162      0.01%     41.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1042      0.04%     41.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412395     14.23%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   55      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1271244     43.85%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9062      0.31%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               606      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              824      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              166922856                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          400181535                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    164121687                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         207702917                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  185153649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 173468715                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1413                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30026856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            107140                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            210                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     55135135                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      64541951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.687689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.202735                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13129054     20.34%     20.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9786471     15.16%     35.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10649110     16.50%     52.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10668608     16.53%     68.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5765384      8.93%     77.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5337846      8.27%     85.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5696339      8.83%     94.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1623712      2.52%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1885427      2.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        64541951                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.682101                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2943502                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1040190                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34731737                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13989332                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                71206622                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         64676440                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        92870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            907                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                17776164                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12922106                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            485585                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8990209                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8980034                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.886821                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2157736                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22884                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11530                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11354                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1976                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        30021002                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            484838                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     60518909                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.563300                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.512066                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12102453     20.00%     20.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14272493     23.58%     43.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12690407     20.97%     64.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6991963     11.55%     76.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1463755      2.42%     78.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3955702      6.54%     85.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1323608      2.19%     87.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          824468      1.36%     88.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6894060     11.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     60518909                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6894060                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34481075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34481075                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34481075                       # number of overall hits
system.cpu.dcache.overall_hits::total        34481075                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       163306                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163306                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       163306                       # number of overall misses
system.cpu.dcache.overall_misses::total        163306                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6668977492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6668977492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6668977492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6668977492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34644381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34644381                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34644381                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34644381                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004714                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40837.308439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40837.308439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40837.308439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40837.308439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27011                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.170573                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.677419                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72687                       # number of writebacks
system.cpu.dcache.writebacks::total             72687                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        72028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        72028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        72028                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        72028                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91278                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4081941493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4081941493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4081941493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4081941493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44719.883137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44719.883137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44719.883137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44719.883137                       # average overall mshr miss latency
system.cpu.dcache.replacements                  90766                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21183864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21183864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       122843                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        122843                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3738680000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3738680000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21306707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21306707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30434.619799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30434.619799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        72016                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        72016                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50827                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50827                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1192519500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1192519500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23462.323175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23462.323175                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40463                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40463                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2930297492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2930297492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72419.185231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72419.185231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2889421993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2889421993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71430.174606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71430.174606                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.471178                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34572353                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            378.758879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.471178                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69380040                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69380040                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10078853                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27610395                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19146431                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7219185                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 487087                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8574943                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1748                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              192787069                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8752                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32035938                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13742485                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3303                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16750                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10823007                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      122773985                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    17776164                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11149300                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53222238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  977570                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  980                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6896                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10467440                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                106126                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           64541951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.062919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.499499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32511554     50.37%     50.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1298865      2.01%     52.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3163300      4.90%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1753567      2.72%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1525620      2.36%     62.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2276947      3.53%     65.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3910061      6.06%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   963282      1.49%     73.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17138755     26.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             64541951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274848                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.898280                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10464057                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10464057                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10464057                       # number of overall hits
system.cpu.icache.overall_hits::total        10464057                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3383                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3383                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3383                       # number of overall misses
system.cpu.icache.overall_misses::total          3383                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203859500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203859500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203859500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203859500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10467440                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10467440                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10467440                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10467440                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000323                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000323                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60259.976352                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60259.976352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60259.976352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60259.976352                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2104                       # number of writebacks
system.cpu.icache.writebacks::total              2104                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          769                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          769                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          769                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          769                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    162476500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    162476500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    162476500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    162476500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62156.273910                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62156.273910                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62156.273910                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62156.273910                       # average overall mshr miss latency
system.cpu.icache.replacements                   2104                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10464057                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10464057                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3383                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3383                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203859500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203859500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10467440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10467440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60259.976352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60259.976352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          769                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          769                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    162476500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    162476500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62156.273910                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62156.273910                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.678104                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10466671                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4004.082249                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.678104                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20937494                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20937494                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10468537                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1416                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10727270                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5179750                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9719                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1907                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 651667                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32338219500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 487087                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13026451                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7134154                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13258                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23305057                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20575944                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              190115215                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15835                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7117283                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10014390                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3975625                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              24                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           252100798                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   522068867                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                321779162                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7865559                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 40350541                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     744                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 717                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36403682                       # count of insts added to the skid buffer
system.cpu.rob.reads                        238761449                       # The number of ROB reads
system.cpu.rob.writes                       374327546                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43346                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43829                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 483                       # number of overall hits
system.l2.overall_hits::.cpu.data               43346                       # number of overall hits
system.l2.overall_hits::total                   43829                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47932                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50060                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2128                       # number of overall misses
system.l2.overall_misses::.cpu.data             47932                       # number of overall misses
system.l2.overall_misses::total                 50060                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    153303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3481726500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3635030000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    153303500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3481726500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3635030000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93889                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93889                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.815013                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.525121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.533183                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.815013                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.525121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.533183                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72041.118421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72638.873821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72613.463843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72041.118421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72638.873821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72613.463843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31279                       # number of writebacks
system.l2.writebacks::total                     31279                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50060                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50060                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2991912500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3123475500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131563000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2991912500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3123475500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.815013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.525121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.533183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.815013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.525121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.533183                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61824.718045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62419.938663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62394.636436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61824.718045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62419.938663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62394.636436                       # average overall mshr miss latency
system.l2.replacements                          42334                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72687                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72687                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2100                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1639                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38814                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2808984000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2808984000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.959484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72370.381821                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72370.381821                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2412183000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2412183000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62147.240686                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62147.240686                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    153303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    153303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.815013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72041.118421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72041.118421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131563000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131563000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.815013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.815013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61824.718045                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61824.718045                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    672742500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    672742500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        50825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         50825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.179400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73781.805220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73781.805220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    579729500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    579729500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.179400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63580.774293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63580.774293                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.593422                       # Cycle average of tags in use
system.l2.tags.total_refs                      186736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50526                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.695840                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.547955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       116.022923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7918.022545                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6844                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1544422                       # Number of tag accesses
system.l2.tags.data_accesses                  1544422                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002670480500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1935                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1935                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29365                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50060                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31279                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50060                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31279                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50060                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.862532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.020808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    160.537195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1927     99.59%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.36%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1935                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.152972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.548911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1792     92.61%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.16%     92.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              127      6.56%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1935                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3203840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     99.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     61.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32336702500                       # Total gap between requests
system.mem_ctrls.avgGap                     397554.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       136192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4211487.277461271733                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 94845543.367036640644                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 61858198.470079652965                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2128                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47932                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31279                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61337500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1410235250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 775015149000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28824.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29421.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24777491.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       136192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3067648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3203840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47932                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50060                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4211487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     94861376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         99072863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4211487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4211487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     61903717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        61903717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     61903717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4211487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     94861376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       160976581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50052                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31256                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               533097750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250260000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1471572750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10650.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29400.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40026                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28248                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   399.267091                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.383577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   404.931216                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5690     43.66%     43.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1630     12.51%     56.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          652      5.00%     61.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          581      4.46%     65.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          431      3.31%     68.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          329      2.52%     71.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          295      2.26%     73.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          285      2.19%     75.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3140     24.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3203328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               99.057031                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               61.858198                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50501220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26842035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187303620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83593080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2552599920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3779692230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9234977760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15915509865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.157890                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23947938250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1079780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7310501250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42561540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22618200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      170067660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79563240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2552599920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3114167070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9795420000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15776997630                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.874653                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25416422000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1079780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5842017500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31279                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10149                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38814                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141548                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141548                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141548                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5205696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5205696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5205696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50060                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50060    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50060                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54151000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62575000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             53439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2104                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40453                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2614                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        50825                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7329                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       273322                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                280651                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       301760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10493760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10795520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42337                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136226                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006842                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082431                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135294     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    932      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136226                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32338219500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          168172000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3922497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136917000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
