Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Thu Mar 27 23:11:59 2025
| Host         : GoodKook-Skull running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file fxp_sqrt_top_wrapper_control_sets_placed.rpt
| Design       : fxp_sqrt_top_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             139 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           24 |
| Yes          | No                    | No                     |             144 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                                      Enable Signal                                      |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+
|  _0159_                | _0051_                                                                                  |                                                                              |                1 |              1 |         1.00 |
|  u_fxp_sqrt_top.ap_clk | _0048_                                                                                  | ap_rst                                                                       |                1 |              1 |         1.00 |
|  u_fxp_sqrt_top.ap_clk | u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter0 | _0052_                                                                       |                1 |              1 |         1.00 |
|  u_fxp_sqrt_top.ap_clk | _0050_                                                                                  | ap_rst                                                                       |                1 |              1 |         1.00 |
|  u_fxp_sqrt_top.ap_clk |                                                                                         | _0053_                                                                       |                1 |              1 |         1.00 |
|  u_fxp_sqrt_top.ap_clk |                                                                                         | _0218_[1]                                                                    |                1 |              1 |         1.00 |
|  u_fxp_sqrt_top.ap_clk |                                                                                         | _0054_                                                                       |                1 |              1 |         1.00 |
|  _0159_                | _0056_                                                                                  |                                                                              |                1 |              2 |         2.00 |
|  u_fxp_sqrt_top.ap_clk |                                                                                         | ap_rst                                                                       |                2 |              3 |         1.50 |
|  u_fxp_sqrt_top.ap_clk | _0049_                                                                                  | u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_init |                2 |              5 |         2.50 |
|  _0159_                | _0058_                                                                                  |                                                                              |                3 |              8 |         2.67 |
|  _0159_                | _0057_                                                                                  |                                                                              |                4 |              8 |         2.00 |
|  _0159_                | _0217_[0]                                                                               |                                                                              |                4 |              8 |         2.00 |
|  _0159_                | _0059_                                                                                  |                                                                              |                3 |              8 |         2.67 |
|  u_fxp_sqrt_top.ap_clk | u_fxp_sqrt_top.ap_CS_fsm[0]                                                             |                                                                              |                9 |             24 |         2.67 |
|  _0159_                | _0216_[1]                                                                               |                                                                              |               10 |             26 |         2.60 |
|  u_fxp_sqrt_top.ap_clk |                                                                                         | u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_init |               12 |             29 |         2.42 |
|  _0159_                |                                                                                         |                                                                              |               12 |             29 |         2.42 |
|  u_fxp_sqrt_top.ap_clk |                                                                                         | _0009_[4]                                                                    |                7 |             31 |         4.43 |
|  u_fxp_sqrt_top.ap_clk | u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 | u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_init |               18 |             35 |         1.94 |
|  u_fxp_sqrt_top.ap_clk | _0055_                                                                                  |                                                                              |               20 |             59 |         2.95 |
|  u_fxp_sqrt_top.ap_clk |                                                                                         |                                                                              |               39 |            110 |         2.82 |
+------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+


