{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453492847828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453492847828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 22 15:00:47 2016 " "Processing started: Fri Jan 22 15:00:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453492847828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453492847828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453492847829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1453492849657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led/dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-a " "Found design unit 1: dec_7seg-a" {  } { { "LED/DEC_7SEG.VHD" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LED/DEC_7SEG.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850325 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "LED/DEC_7SEG.VHD" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LED/DEC_7SEG.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850328 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Found design unit 1: debounce-a" {  } { { "Debounce/DEBOUNCE.VHD" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/Debounce/DEBOUNCE.VHD" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850331 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "Debounce/DEBOUNCE.VHD" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/Debounce/DEBOUNCE.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_lcd/de2_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_lcd/de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Found design unit 1: DE2_CLOCK-a" {  } { { "clock_LCD/DE2_CLOCK.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/clock_LCD/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850334 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Found entity 1: DE2_CLOCK" {  } { { "clock_LCD/DE2_CLOCK.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/clock_LCD/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/clock_div/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850337 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/clock_div/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockdiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockdiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockDiagram " "Found entity 1: BlockDiagram" {  } { { "BlockDiagram.bdf" "" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockCounter " "Found entity 1: clockCounter" {  } { { "clockCounter.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/clockCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control2mux.v 1 1 " "Found 1 design units, including 1 entities, in source file control2mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 control2Mux " "Found entity 1: control2Mux" {  } { { "control2Mux.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/control2Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_decode " "Found entity 1: fetch_decode" {  } { { "fetch_decode.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/fetch_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850353 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(35) " "Verilog HDL information at controller.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/controller.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1453492850356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850357 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode_execute.v(38) " "Verilog HDL information at decode_execute.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1453492850358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_execute.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_execute " "Found entity 1: decode_execute" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data4mux.v 1 1 " "Found 1 design units, including 1 entities, in source file data4mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 data4mux " "Found entity 1: data4mux" {  } { { "data4mux.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/data4mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute_memory " "Found entity 1: execute_memory" {  } { { "execute_memory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/execute_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data2mux.v 1 1 " "Found 1 design units, including 1 entities, in source file data2mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 data2mux " "Found entity 1: data2mux" {  } { { "data2mux.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/data2mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_writeBack " "Found entity 1: memory_writeBack" {  } { { "memory_writeBack.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/memory_writeBack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/forwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jumpHandler.v(20) " "Verilog HDL information at jumpHandler.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1453492850380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumphandler.v 1 1 " "Found 1 design units, including 1 entities, in source file jumphandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 jumpHandler " "Found entity 1: jumpHandler" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcstallhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file pcstallhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCstallHandler " "Found entity 1: PCstallHandler" {  } { { "PCstallHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/PCstallHandler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posedgedelay.v 1 1 " "Found 1 design units, including 1 entities, in source file posedgedelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedgeDelay " "Found entity 1: posedgeDelay" {  } { { "posedgeDelay.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/posedgeDelay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negedgedelay.v 1 1 " "Found 1 design units, including 1 entities, in source file negedgedelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 negedgeDelay " "Found entity 1: negedgeDelay" {  } { { "negedgeDelay.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/negedgeDelay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492850387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492850387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debug_out dataMemory.v(18) " "Verilog HDL Implicit Net warning at dataMemory.v(18): created implicit net for \"debug_out\"" {  } { { "dataMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/dataMemory.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453492850391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlockDiagram " "Elaborating entity \"BlockDiagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453492850468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:inst27 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:inst27\"" {  } { { "BlockDiagram.bdf" "inst27" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 1384 104 448 1496 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data4mux data4mux:inst20 " "Elaborating entity \"data4mux\" for hierarchy \"data4mux:inst20\"" {  } { { "BlockDiagram.bdf" "inst20" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 928 0 176 1072 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFile\"" {  } { { "BlockDiagram.bdf" "registerFile" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 64 1928 2224 272 "registerFile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_memory execute_memory:inst23 " "Elaborating entity \"execute_memory\" for hierarchy \"execute_memory:inst23\"" {  } { { "BlockDiagram.bdf" "inst23" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 144 3440 3760 320 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_execute decode_execute:inst25 " "Elaborating entity \"decode_execute\" for hierarchy \"decode_execute:inst25\"" {  } { { "BlockDiagram.bdf" "inst25" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 136 2296 2608 472 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "BlockDiagram.bdf" "inst1" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 272 1928 2152 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst\"" {  } { { "BlockDiagram.bdf" "inst" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 296 288 496 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst8 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst8\"" {  } { { "BlockDiagram.bdf" "inst8" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 456 256 464 632 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jumpHandler jumpHandler:inst33 " "Elaborating entity \"jumpHandler\" for hierarchy \"jumpHandler:inst33\"" {  } { { "BlockDiagram.bdf" "inst33" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 648 3184 3424 792 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850521 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "newPC jumpHandler.v(20) " "Verilog HDL Always Construct warning at jumpHandler.v(20): inferring latch(es) for variable \"newPC\", which holds its previous value in one or more paths through the always construct" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453492850523 "|BlockDiagram|jumpHandler:inst33"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nextPause jumpHandler.v(11) " "Output port \"nextPause\" at jumpHandler.v(11) has no driver" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1453492850523 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[0\] jumpHandler.v(20) " "Inferred latch for \"newPC\[0\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850523 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[1\] jumpHandler.v(20) " "Inferred latch for \"newPC\[1\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850523 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[2\] jumpHandler.v(20) " "Inferred latch for \"newPC\[2\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850523 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[3\] jumpHandler.v(20) " "Inferred latch for \"newPC\[3\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850523 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[4\] jumpHandler.v(20) " "Inferred latch for \"newPC\[4\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850523 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[5\] jumpHandler.v(20) " "Inferred latch for \"newPC\[5\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[6\] jumpHandler.v(20) " "Inferred latch for \"newPC\[6\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[7\] jumpHandler.v(20) " "Inferred latch for \"newPC\[7\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[8\] jumpHandler.v(20) " "Inferred latch for \"newPC\[8\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[9\] jumpHandler.v(20) " "Inferred latch for \"newPC\[9\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[10\] jumpHandler.v(20) " "Inferred latch for \"newPC\[10\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[11\] jumpHandler.v(20) " "Inferred latch for \"newPC\[11\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[12\] jumpHandler.v(20) " "Inferred latch for \"newPC\[12\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[13\] jumpHandler.v(20) " "Inferred latch for \"newPC\[13\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[14\] jumpHandler.v(20) " "Inferred latch for \"newPC\[14\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[15\] jumpHandler.v(20) " "Inferred latch for \"newPC\[15\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[16\] jumpHandler.v(20) " "Inferred latch for \"newPC\[16\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[17\] jumpHandler.v(20) " "Inferred latch for \"newPC\[17\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850524 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[18\] jumpHandler.v(20) " "Inferred latch for \"newPC\[18\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[19\] jumpHandler.v(20) " "Inferred latch for \"newPC\[19\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[20\] jumpHandler.v(20) " "Inferred latch for \"newPC\[20\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[21\] jumpHandler.v(20) " "Inferred latch for \"newPC\[21\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[22\] jumpHandler.v(20) " "Inferred latch for \"newPC\[22\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[23\] jumpHandler.v(20) " "Inferred latch for \"newPC\[23\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[24\] jumpHandler.v(20) " "Inferred latch for \"newPC\[24\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[25\] jumpHandler.v(20) " "Inferred latch for \"newPC\[25\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[26\] jumpHandler.v(20) " "Inferred latch for \"newPC\[26\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[27\] jumpHandler.v(20) " "Inferred latch for \"newPC\[27\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[28\] jumpHandler.v(20) " "Inferred latch for \"newPC\[28\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850525 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[29\] jumpHandler.v(20) " "Inferred latch for \"newPC\[29\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850526 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[30\] jumpHandler.v(20) " "Inferred latch for \"newPC\[30\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850526 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPC\[31\] jumpHandler.v(20) " "Inferred latch for \"newPC\[31\]\" at jumpHandler.v(20)" {  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850526 "|BlockDiagram|jumpHandler:inst33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst30 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst30\"" {  } { { "BlockDiagram.bdf" "inst30" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 128 3072 3280 272 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850528 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(19) " "Verilog HDL Case Statement warning at ALU.v(19): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mulResult ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable \"mulResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[0\] ALU.v(19) " "Inferred latch for \"mulResult\[0\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[1\] ALU.v(19) " "Inferred latch for \"mulResult\[1\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[2\] ALU.v(19) " "Inferred latch for \"mulResult\[2\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[3\] ALU.v(19) " "Inferred latch for \"mulResult\[3\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[4\] ALU.v(19) " "Inferred latch for \"mulResult\[4\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[5\] ALU.v(19) " "Inferred latch for \"mulResult\[5\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[6\] ALU.v(19) " "Inferred latch for \"mulResult\[6\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[7\] ALU.v(19) " "Inferred latch for \"mulResult\[7\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[8\] ALU.v(19) " "Inferred latch for \"mulResult\[8\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850528 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[9\] ALU.v(19) " "Inferred latch for \"mulResult\[9\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850532 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[10\] ALU.v(19) " "Inferred latch for \"mulResult\[10\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850532 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[11\] ALU.v(19) " "Inferred latch for \"mulResult\[11\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850532 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[12\] ALU.v(19) " "Inferred latch for \"mulResult\[12\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[13\] ALU.v(19) " "Inferred latch for \"mulResult\[13\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[14\] ALU.v(19) " "Inferred latch for \"mulResult\[14\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[15\] ALU.v(19) " "Inferred latch for \"mulResult\[15\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[16\] ALU.v(19) " "Inferred latch for \"mulResult\[16\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[17\] ALU.v(19) " "Inferred latch for \"mulResult\[17\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[18\] ALU.v(19) " "Inferred latch for \"mulResult\[18\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[19\] ALU.v(19) " "Inferred latch for \"mulResult\[19\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[20\] ALU.v(19) " "Inferred latch for \"mulResult\[20\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[21\] ALU.v(19) " "Inferred latch for \"mulResult\[21\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[22\] ALU.v(19) " "Inferred latch for \"mulResult\[22\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[23\] ALU.v(19) " "Inferred latch for \"mulResult\[23\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[24\] ALU.v(19) " "Inferred latch for \"mulResult\[24\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[25\] ALU.v(19) " "Inferred latch for \"mulResult\[25\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850533 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[26\] ALU.v(19) " "Inferred latch for \"mulResult\[26\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[27\] ALU.v(19) " "Inferred latch for \"mulResult\[27\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[28\] ALU.v(19) " "Inferred latch for \"mulResult\[28\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[29\] ALU.v(19) " "Inferred latch for \"mulResult\[29\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[30\] ALU.v(19) " "Inferred latch for \"mulResult\[30\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulResult\[31\] ALU.v(19) " "Inferred latch for \"mulResult\[31\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(19) " "Inferred latch for \"result\[0\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(19) " "Inferred latch for \"result\[1\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(19) " "Inferred latch for \"result\[2\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(19) " "Inferred latch for \"result\[3\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(19) " "Inferred latch for \"result\[4\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(19) " "Inferred latch for \"result\[5\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(19) " "Inferred latch for \"result\[6\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850534 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(19) " "Inferred latch for \"result\[7\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(19) " "Inferred latch for \"result\[8\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(19) " "Inferred latch for \"result\[9\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(19) " "Inferred latch for \"result\[10\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(19) " "Inferred latch for \"result\[11\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(19) " "Inferred latch for \"result\[12\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(19) " "Inferred latch for \"result\[13\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(19) " "Inferred latch for \"result\[14\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(19) " "Inferred latch for \"result\[15\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(19) " "Inferred latch for \"result\[16\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(19) " "Inferred latch for \"result\[17\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(19) " "Inferred latch for \"result\[18\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(19) " "Inferred latch for \"result\[19\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850535 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(19) " "Inferred latch for \"result\[20\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(19) " "Inferred latch for \"result\[21\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(19) " "Inferred latch for \"result\[22\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(19) " "Inferred latch for \"result\[23\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(19) " "Inferred latch for \"result\[24\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(19) " "Inferred latch for \"result\[25\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(19) " "Inferred latch for \"result\[26\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(19) " "Inferred latch for \"result\[27\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(19) " "Inferred latch for \"result\[28\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(19) " "Inferred latch for \"result\[29\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(19) " "Inferred latch for \"result\[30\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(19) " "Inferred latch for \"result\[31\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453492850536 "|BlockDiagram|ALU:inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_writeBack memory_writeBack:inst2 " "Elaborating entity \"memory_writeBack\" for hierarchy \"memory_writeBack:inst2\"" {  } { { "BlockDiagram.bdf" "inst2" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 136 5024 5328 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control2Mux control2Mux:inst16 " "Elaborating entity \"control2Mux\" for hierarchy \"control2Mux:inst16\"" {  } { { "BlockDiagram.bdf" "inst16" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 536 600 736 648 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2mux data2mux:inst24 " "Elaborating entity \"data2mux\" for hierarchy \"data2mux:inst24\"" {  } { { "BlockDiagram.bdf" "inst24" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 136 4704 4872 248 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:inst21 " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:inst21\"" {  } { { "BlockDiagram.bdf" "inst21" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 136 4360 4584 280 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_out dataMemory.v(18) " "Verilog HDL or VHDL warning at dataMemory.v(18): object \"debug_out\" assigned a value but never read" {  } { { "dataMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/dataMemory.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1453492850552 "|BlockDiagram|dataMemory:inst21"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "34 0 128 dataMemory.v(15) " "Verilog HDL warning at dataMemory.v(15): number of words (34) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "dataMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/dataMemory.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1453492850552 "|BlockDiagram|dataMemory:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dataMemory.v(18) " "Verilog HDL assignment warning at dataMemory.v(18): truncated value with size 32 to match size of target (1)" {  } { { "dataMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/dataMemory.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453492850552 "|BlockDiagram|dataMemory:inst21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "deubg_out dataMemory.v(10) " "Output port \"deubg_out\" at dataMemory.v(10) has no driver" {  } { { "dataMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/dataMemory.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1453492850552 "|BlockDiagram|dataMemory:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:inst6 " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:inst6\"" {  } { { "BlockDiagram.bdf" "inst6" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 640 2520 2760 784 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedgeDelay posedgeDelay:inst26 " "Elaborating entity \"posedgeDelay\" for hierarchy \"posedgeDelay:inst26\"" {  } { { "BlockDiagram.bdf" "inst26" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 944 3216 3352 1024 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negedgeDelay negedgeDelay:inst32 " "Elaborating entity \"negedgeDelay\" for hierarchy \"negedgeDelay:inst32\"" {  } { { "BlockDiagram.bdf" "inst32" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 944 3064 3200 1024 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_decode fetch_decode:inst9 " "Elaborating entity \"fetch_decode\" for hierarchy \"fetch_decode:inst9\"" {  } { { "BlockDiagram.bdf" "inst9" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 280 1528 1816 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMemory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMemory\"" {  } { { "BlockDiagram.bdf" "instructionMemory" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 280 1256 1472 360 "instructionMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memOut instructionMemory.v(9) " "Verilog HDL or VHDL warning at instructionMemory.v(9): object \"memOut\" assigned a value but never read" {  } { { "instructionMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/instructionMemory.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1453492850573 "|BlockDiagram|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 255 instructionMemory.v(12) " "Verilog HDL warning at instructionMemory.v(12): number of words (18) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instructionMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/instructionMemory.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1453492850574 "|BlockDiagram|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 instructionMemory.v(7) " "Net \"instruction_memory.data_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1453492850585 "|BlockDiagram|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 instructionMemory.v(7) " "Net \"instruction_memory.waddr_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1453492850585 "|BlockDiagram|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 instructionMemory.v(7) " "Net \"instruction_memory.we_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1453492850585 "|BlockDiagram|instructionMemory:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:inst7 " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:inst7\"" {  } { { "BlockDiagram.bdf" "inst7" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 280 912 1184 424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCstallHandler PCstallHandler:inst22 " "Elaborating entity \"PCstallHandler\" for hierarchy \"PCstallHandler:inst22\"" {  } { { "BlockDiagram.bdf" "inst22" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 960 2552 2776 1072 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:HEX_0 " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:HEX_0\"" {  } { { "BlockDiagram.bdf" "HEX_0" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 648 296 472 808 "HEX_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockCounter clockCounter:inst14 " "Elaborating entity \"clockCounter\" for hierarchy \"clockCounter:inst14\"" {  } { { "BlockDiagram.bdf" "inst14" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 648 8 176 728 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492850612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clockCounter.v(10) " "Verilog HDL assignment warning at clockCounter.v(10): truncated value with size 32 to match size of target (16)" {  } { { "clockCounter.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/clockCounter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453492850613 "|BlockDiagram|clockCounter:inst14"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control2Mux:inst16\|out " "Found clock multiplexer control2Mux:inst16\|out" {  } { { "control2Mux.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/control2Mux.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1453492851065 "|BlockDiagram|control2Mux:inst16|out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1453492851065 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instructionMemory:instructionMemory\|instruction_memory " "RAM logic \"instructionMemory:instructionMemory\|instruction_memory\" is uninferred due to asynchronous read logic" {  } { { "instructionMemory.v" "instruction_memory" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/instructionMemory.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1453492852425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataMemory:inst21\|memory " "RAM logic \"dataMemory:inst21\|memory\" is uninferred due to asynchronous read logic" {  } { { "dataMemory.v" "memory" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/dataMemory.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1453492852425 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1453492852425 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_dataMemory_114200bc.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_dataMemory_114200bc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1453492854580 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_dataMemory_114200bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_dataMemory_114200bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1453492854584 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instructionMemory:instructionMemory\|instruction_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instructionMemory:instructionMemory\|instruction_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Final.ram0_instructionMemory_929dabe3.hdl.mif " "Parameter INIT_FILE set to db/Final.ram0_instructionMemory_929dabe3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453492858938 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1453492858938 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1453492858938 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst30\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst30\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453492858941 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1453492858941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMemory\|altsyncram:instruction_memory_rtl_0 " "Elaborated megafunction instantiation \"instructionMemory:instructionMemory\|altsyncram:instruction_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMemory\|altsyncram:instruction_memory_rtl_0 " "Instantiated megafunction \"instructionMemory:instructionMemory\|altsyncram:instruction_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Final.ram0_instructionMemory_929dabe3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Final.ram0_instructionMemory_929dabe3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453492859011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9p71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9p71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9p71 " "Found entity 1: altsyncram_9p71" {  } { { "db/altsyncram_9p71.tdf" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/db/altsyncram_9p71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492859097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492859097 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_instructionMemory_929dabe3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_instructionMemory_929dabe3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1453492859110 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_instructionMemory_929dabe3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_instructionMemory_929dabe3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1453492859112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst30\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst30\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst30\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst30\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453492859196 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453492859196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453492859280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453492859280 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst30\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:inst30\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7\"" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/db/mult_l8t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 36 -1 0 } } { "BlockDiagram.bdf" "" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 128 3072 3280 272 "inst30" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453492859509 "|BlockDiagram|ALU:inst30|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst30\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8 " "Synthesized away node \"ALU:inst30\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8\"" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/db/mult_l8t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 36 -1 0 } } { "BlockDiagram.bdf" "" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 128 3072 3280 272 "inst30" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453492859509 "|BlockDiagram|ALU:inst30|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1453492859509 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1453492859509 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1453492861083 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1453492861083 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst27\|DATA_BUS\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst27\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1453492861464 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst27\|DATA_BUS\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst27\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1453492861464 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst27\|DATA_BUS\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst27\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1453492861464 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst27\|DATA_BUS\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst27\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1453492861464 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst27\|DATA_BUS\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst27\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1453492861464 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst27\|DATA_BUS\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst27\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1453492861464 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst27\|DATA_BUS\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst27\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1453492861464 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst27\|DATA_BUS\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst27\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1453492861464 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1453492861464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[0\] " "Latch ALU:inst30\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861672 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[1\] " "Latch ALU:inst30\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861672 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[2\] " "Latch ALU:inst30\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861673 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[3\] " "Latch ALU:inst30\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861673 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[4\] " "Latch ALU:inst30\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[3\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[3\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861673 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[5\] " "Latch ALU:inst30\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[3\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[3\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861673 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[6\] " "Latch ALU:inst30\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[3\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[3\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861673 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[7\] " "Latch ALU:inst30\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[3\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[3\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861673 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[0\] " "Latch jumpHandler:inst33\|newPC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861674 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[1\] " "Latch jumpHandler:inst33\|newPC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861674 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[2\] " "Latch jumpHandler:inst33\|newPC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861674 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[3\] " "Latch jumpHandler:inst33\|newPC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861674 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[4\] " "Latch jumpHandler:inst33\|newPC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861674 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[5\] " "Latch jumpHandler:inst33\|newPC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861675 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[6\] " "Latch jumpHandler:inst33\|newPC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861675 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[7\] " "Latch jumpHandler:inst33\|newPC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861675 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[31\] " "Latch ALU:inst30\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861675 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[30\] " "Latch ALU:inst30\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861676 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[29\] " "Latch ALU:inst30\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[3\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[3\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861676 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[28\] " "Latch ALU:inst30\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[3\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[3\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861676 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[27\] " "Latch ALU:inst30\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861676 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[26\] " "Latch ALU:inst30\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861677 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[25\] " "Latch ALU:inst30\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861677 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[24\] " "Latch ALU:inst30\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861677 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[23\] " "Latch ALU:inst30\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861677 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[22\] " "Latch ALU:inst30\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861678 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[21\] " "Latch ALU:inst30\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861678 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[20\] " "Latch ALU:inst30\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861678 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[19\] " "Latch ALU:inst30\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861678 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[18\] " "Latch ALU:inst30\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861678 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[17\] " "Latch ALU:inst30\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861679 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[16\] " "Latch ALU:inst30\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[4\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[4\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861679 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[15\] " "Latch ALU:inst30\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[1\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[1\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861679 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[14\] " "Latch ALU:inst30\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[1\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[1\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861679 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[13\] " "Latch ALU:inst30\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[1\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[1\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861679 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[12\] " "Latch ALU:inst30\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[1\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[1\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861680 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[11\] " "Latch ALU:inst30\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[1\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[1\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861680 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[10\] " "Latch ALU:inst30\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[1\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[1\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861680 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[9\] " "Latch ALU:inst30\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[1\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[1\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861680 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst30\|result\[8\] " "Latch ALU:inst30\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[1\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[1\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861681 ""}  } { { "ALU.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[8\] " "Latch jumpHandler:inst33\|newPC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861681 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[9\] " "Latch jumpHandler:inst33\|newPC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861681 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[21\] " "Latch jumpHandler:inst33\|newPC\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861681 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[13\] " "Latch jumpHandler:inst33\|newPC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861682 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[17\] " "Latch jumpHandler:inst33\|newPC\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861682 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[29\] " "Latch jumpHandler:inst33\|newPC\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861682 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[25\] " "Latch jumpHandler:inst33\|newPC\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861682 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[22\] " "Latch jumpHandler:inst33\|newPC\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861682 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[18\] " "Latch jumpHandler:inst33\|newPC\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861683 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[14\] " "Latch jumpHandler:inst33\|newPC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861683 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[10\] " "Latch jumpHandler:inst33\|newPC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861683 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[30\] " "Latch jumpHandler:inst33\|newPC\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861683 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[26\] " "Latch jumpHandler:inst33\|newPC\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861683 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[23\] " "Latch jumpHandler:inst33\|newPC\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861684 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[15\] " "Latch jumpHandler:inst33\|newPC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861684 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[19\] " "Latch jumpHandler:inst33\|newPC\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861684 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[11\] " "Latch jumpHandler:inst33\|newPC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861684 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[31\] " "Latch jumpHandler:inst33\|newPC\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861684 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[27\] " "Latch jumpHandler:inst33\|newPC\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861685 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[20\] " "Latch jumpHandler:inst33\|newPC\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861685 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[16\] " "Latch jumpHandler:inst33\|newPC\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861685 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[12\] " "Latch jumpHandler:inst33\|newPC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861685 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[28\] " "Latch jumpHandler:inst33\|newPC\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861685 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jumpHandler:inst33\|newPC\[24\] " "Latch jumpHandler:inst33\|newPC\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decode_execute:inst25\|aluFunc_execute\[0\] " "Ports D and ENA on the latch are fed by the same signal decode_execute:inst25\|aluFunc_execute\[0\]" {  } { { "decode_execute.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453492861685 ""}  } { { "jumpHandler.v" "" { Text "C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453492861685 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "BlockDiagram.bdf" "" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 160 456 632 176 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453492867343 "|BlockDiagram|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "BlockDiagram.bdf" "" { Schematic "C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf" { { 208 456 632 224 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453492867343 "|BlockDiagram|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1453492867343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexa/Documents/ECE 473 Final Project/output_files/Final.map.smsg " "Generated suppressed messages file C:/Users/alexa/Documents/ECE 473 Final Project/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453492889583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453492890511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453492890511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12536 " "Implemented 12536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453492891798 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453492891798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12407 " "Implemented 12407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453492891798 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1453492891798 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1453492891798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453492891798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453492891867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 22 15:01:31 2016 " "Processing ended: Fri Jan 22 15:01:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453492891867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453492891867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453492891867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453492891867 ""}
