-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity demapper_M_QAM_top is
generic (
    C_S_AXI_BUS_A_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_BUS_A_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    symbolsIn_TDATA : IN STD_LOGIC_VECTOR (71 downto 0);
    symbolsIn_TVALID : IN STD_LOGIC;
    symbolsIn_TREADY : OUT STD_LOGIC;
    symbolsIn_TKEEP : IN STD_LOGIC_VECTOR (8 downto 0);
    symbolsIn_TSTRB : IN STD_LOGIC_VECTOR (8 downto 0);
    symbolsIn_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    LLRout_TDATA : OUT STD_LOGIC_VECTOR (71 downto 0);
    LLRout_TVALID : OUT STD_LOGIC;
    LLRout_TREADY : IN STD_LOGIC;
    LLRout_TKEEP : OUT STD_LOGIC_VECTOR (8 downto 0);
    LLRout_TSTRB : OUT STD_LOGIC_VECTOR (8 downto 0);
    LLRout_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_BUS_A_AWVALID : IN STD_LOGIC;
    s_axi_BUS_A_AWREADY : OUT STD_LOGIC;
    s_axi_BUS_A_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_A_WVALID : IN STD_LOGIC;
    s_axi_BUS_A_WREADY : OUT STD_LOGIC;
    s_axi_BUS_A_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_DATA_WIDTH-1 downto 0);
    s_axi_BUS_A_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_DATA_WIDTH/8-1 downto 0);
    s_axi_BUS_A_ARVALID : IN STD_LOGIC;
    s_axi_BUS_A_ARREADY : OUT STD_LOGIC;
    s_axi_BUS_A_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_A_RVALID : OUT STD_LOGIC;
    s_axi_BUS_A_RREADY : IN STD_LOGIC;
    s_axi_BUS_A_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_BUS_A_DATA_WIDTH-1 downto 0);
    s_axi_BUS_A_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_BUS_A_BVALID : OUT STD_LOGIC;
    s_axi_BUS_A_BREADY : IN STD_LOGIC;
    s_axi_BUS_A_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    AXIL_clk : IN STD_LOGIC;
    ap_rst_n_AXIL_clk : IN STD_LOGIC );
end;


architecture behav of demapper_M_QAM_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "demapper_M_QAM_top_demapper_M_QAM_top,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.241000,HLS_SYN_LAT=9,HLS_SYN_TPT=4,HLS_SYN_MEM=12,HLS_SYN_DSP=0,HLS_SYN_FF=1874,HLS_SYN_LUT=8716,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_EC : STD_LOGIC_VECTOR (7 downto 0) := "11101100";
    constant ap_const_lv8_D3 : STD_LOGIC_VECTOR (7 downto 0) := "11010011";
    constant ap_const_lv8_A2 : STD_LOGIC_VECTOR (7 downto 0) := "10100010";
    constant ap_const_lv8_B5 : STD_LOGIC_VECTOR (7 downto 0) := "10110101";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv14_2745 : STD_LOGIC_VECTOR (13 downto 0) := "10011101000101";
    constant ap_const_lv14_2780 : STD_LOGIC_VECTOR (13 downto 0) := "10011110000000";
    constant ap_const_lv14_287A : STD_LOGIC_VECTOR (13 downto 0) := "10100001111010";
    constant ap_const_lv13_13A2 : STD_LOGIC_VECTOR (12 downto 0) := "1001110100010";
    constant ap_const_lv13_13C0 : STD_LOGIC_VECTOR (12 downto 0) := "1001111000000";
    constant ap_const_lv12_9D1 : STD_LOGIC_VECTOR (11 downto 0) := "100111010001";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv26_1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_const_lv26_2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_const_lv26_3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000011";
    constant ap_const_lv26_4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_const_lv26_5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000101";
    constant ap_const_lv72_0 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv33_19 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000011001";
    constant ap_const_lv33_17 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv17_10001 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv24_44E59C : STD_LOGIC_VECTOR (23 downto 0) := "010001001110010110011100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv26_6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000110";
    constant ap_const_lv26_7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal modOrder : STD_LOGIC_VECTOR (3 downto 0);
    signal A_4_r_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal A_8_r_V : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal A_4_s1614_r_V : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal A_2_s1614_r_V : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal b1_scrambledSeq_V : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal rowI : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    signal posI : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal jump2_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal scramblerSeq_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal scramblerSeq_V_ce0 : STD_LOGIC;
    signal scramblerSeq_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal symbolsIn_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal LLRout_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln1027_reg_4055 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_ln1027_reg_4055_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal modOrder_read_reg_3988 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal modOrder_read_reg_3988_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal p_Result_7_reg_4016 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_7_reg_4016_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal p_Result_63_reg_4152 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_63_reg_4152_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal modOrder_read_reg_3988_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal icmp_ln1027_reg_4055_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal reg_681 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op500_write_state6 : BOOLEAN;
    signal ap_predicate_op524_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_predicate_op754_write_state10 : BOOLEAN;
    signal ap_predicate_op757_write_state10 : BOOLEAN;
    signal regslice_both_LLRout_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state10_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal grp_fu_451_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal modOrder_read_read_fu_244_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op746_write_state9 : BOOLEAN;
    signal ap_predicate_op748_write_state9 : BOOLEAN;
    signal ap_predicate_op749_write_state9 : BOOLEAN;
    signal ap_predicate_op751_write_state9 : BOOLEAN;
    signal ap_predicate_op752_write_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_data_V_11_reg_3992 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_last_V_7_reg_4007 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_last_V_7_reg_4007_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_s_reg_4028 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_s_reg_4028_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_1_reg_4043 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_1_reg_4043_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_ln1027_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_reg_4059 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal posI_load_reg_4065 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rhs_V_reg_4071 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal cmp_i_i2871_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i2871_reg_4077 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cmp_i_i_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_reg_4083 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_ln1035_1_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_reg_4088 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal grp_fu_400_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln235_reg_4099 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln238_fu_889_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln238_reg_4104 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal icmp_ln241_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln241_reg_4109 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_ln1035_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_reg_4115 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_ln1035_2_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_reg_4126 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_8_fu_944_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_4132 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_8_reg_4132_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Val2_1_fu_954_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_4142 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_Val2_3_fu_972_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_4147 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_Result_63_fu_981_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1494_fu_988_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1494_reg_4156 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i1675_reg_4186 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cmp_i1675_reg_4186_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal or_ln1035_3_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1035_3_reg_4193 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal and_ln1035_2_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1035_2_reg_4198 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal select_ln1035_7_fu_1020_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1035_7_reg_4203 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lhs_V_1_fu_1027_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_reg_4209 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rhs_V_1_fu_1070_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal rhs_V_1_reg_4218 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal p_Val2_7_fu_1099_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_reg_4224 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_Val2_8_fu_1130_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_8_reg_4236 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ret_V_2_fu_1148_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_2_reg_4248 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    signal p_Val2_56_fu_1230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_56_reg_4258 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_Val2_57_fu_1257_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_reg_4266 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal or_ln1035_1_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1035_1_reg_4274 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal and_ln1035_1_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1035_1_reg_4279 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal select_ln1035_1_fu_1317_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1035_1_reg_4285 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln1035_5_fu_1333_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln1035_5_reg_4290 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal select_ln155_fu_1374_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln149_fu_1350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln152_fu_1356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln779_fu_1394_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln779_reg_4307 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal tmp_reg_4313 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal zext_ln118_fu_1413_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln118_reg_4318 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_predicate_op561_write_state7 : BOOLEAN;
    signal ap_predicate_op586_write_state7 : BOOLEAN;
    signal ap_predicate_op587_write_state7 : BOOLEAN;
    signal ap_predicate_op608_write_state7 : BOOLEAN;
    signal ap_predicate_op622_write_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal p_Val2_10_fu_1484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_10_reg_4334 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_Val2_11_fu_1513_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_11_reg_4346 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_Result_27_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_27_reg_4358 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_39_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_39_reg_4363 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_41_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_41_reg_4368 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_42_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_42_reg_4373 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_55_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_55_reg_4378 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_56_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_56_reg_4383 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_58_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_58_reg_4388 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_59_fu_1706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_59_reg_4393 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_26_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_26_reg_4398 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_33_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_33_reg_4403 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_35_fu_1775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_35_reg_4408 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_36_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_36_reg_4413 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_50_fu_1823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_50_reg_4418 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_51_fu_1847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_51_reg_4423 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_25_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_25_reg_4428 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_28_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_28_reg_4433 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_30_fu_1916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_reg_4438 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_31_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_31_reg_4443 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal or_ln1035_4_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_fu_1993_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_117_reg_4453 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal select_ln1035_10_fu_2001_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1035_11_fu_2009_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1035_12_fu_2016_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln1035_12_reg_4486 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal p_Result_102_fu_2079_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_102_reg_4500 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal select_ln1035_3_fu_2094_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_45_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_45_reg_4511 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_46_fu_2129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_46_reg_4516 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_47_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_47_reg_4521 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_48_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_48_reg_4526 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal zext_ln117_fu_2189_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln117_reg_4531 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_predicate_op631_write_state8 : BOOLEAN;
    signal ap_predicate_op633_write_state8 : BOOLEAN;
    signal ap_predicate_op634_write_state8 : BOOLEAN;
    signal ap_predicate_op662_write_state8 : BOOLEAN;
    signal ap_predicate_op705_write_state8 : BOOLEAN;
    signal ap_predicate_op745_write_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal p_Val2_59_fu_2276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_59_reg_4557 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_Val2_60_fu_2300_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_60_reg_4565 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_Result_90_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_90_reg_4573 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_91_fu_2332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_91_reg_4578 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_93_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_93_reg_4583 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_94_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_94_reg_4588 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_96_fu_2383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_96_reg_4593 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_97_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_97_reg_4598 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_99_fu_2422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_99_reg_4603 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_100_fu_2444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_100_reg_4608 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_79_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_79_reg_4613 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_80_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_80_reg_4618 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_82_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_82_reg_4623 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_83_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_83_reg_4628 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_85_fu_2528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_85_reg_4633 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_86_fu_2545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_86_reg_4638 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_73_fu_2561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_73_reg_4643 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_74_fu_2578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_74_reg_4648 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_76_fu_2595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_76_reg_4653 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_77_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_77_reg_4658 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_23_reg_4663 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal grp_fu_3896_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_17_reg_4668 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_fu_3902_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_reg_4673 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_fu_3908_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_22_reg_4678 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_fu_3914_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_24_reg_4683 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_fu_3920_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_39_reg_4708 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_fu_3926_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_40_reg_4713 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_fu_3932_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_41_reg_4718 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_fu_3937_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_43_reg_4723 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_Result_116_fu_2795_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_112_fu_2890_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal select_ln779_4_fu_2903_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln779_4_reg_4740 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln779_5_fu_2910_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln779_5_reg_4745 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal select_ln779_6_fu_2917_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln779_6_reg_4750 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln779_7_fu_2924_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln779_7_reg_4755 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal p_Result_103_fu_2959_p9 : STD_LOGIC_VECTOR (71 downto 0);
    signal LLRout_T_last_V_7_fu_2986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_136_fu_2999_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_138_fu_3105_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_138_reg_4775 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    signal LLRout_T_last_V_6_fu_3123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_132_fu_3136_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_135_fu_3216_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal LLRout_T_last_V_fu_3234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_108_fu_3290_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_3954_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_69_reg_4813 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_fu_3959_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_71_reg_4818 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_Result_120_fu_3413_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_122_fu_3539_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_122_reg_4828 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    signal p_Result_125_fu_3661_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_128_fu_3761_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_128_reg_4838 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    signal grp_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_131_fu_3883_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_rst_n_AXIL_clk_inv : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_empty_33_reg_310 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal ap_phi_reg_pp0_iter0_rowI_new_1_reg_343 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_phi_reg_pp0_iter0_posI_new_2_reg_352 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_phi_reg_pp0_iter0_LLRout_T_data_V_49_reg_361 : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_phi_reg_pp0_iter0_LLRout_T_data_V_46_reg_370 : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14 : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_phi_reg_pp0_iter0_LLRout_T_data_V_31_reg_379 : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    signal zext_ln233_fu_880_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln130_fu_921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln233_1_fu_1154_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln241_5_fu_1195_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_400_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_435_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_444_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_460_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_475_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_490_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_505_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_520_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_520_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_535_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_535_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_550_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_565_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3942_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3948_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_598_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_613_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3964_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_628_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3970_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_643_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3976_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3982_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_819_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln186_2_fu_860_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln186_3_fu_864_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_1_fu_868_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln238_fu_885_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln186_fu_901_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln186_1_fu_905_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_fu_909_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_5_fu_951_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_fu_963_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln779_1_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln779_fu_1014_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln241_1_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln241_2_fu_1039_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln241_3_fu_1046_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln241_2_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln250_fu_1054_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln250_fu_1058_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_13_fu_1078_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln273_fu_1085_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln119_fu_936_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln272_fu_1091_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_14_fu_1109_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln283_fu_1116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_6_fu_1122_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln186_4_fu_1140_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln186_5_fu_1144_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal xor_ln241_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln241_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln241_fu_1170_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln241_1_fu_1178_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln241_3_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln241_fu_1186_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_64_fu_1209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln273_1_fu_1216_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln272_1_fu_1222_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_65_fu_1236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln283_1_fu_1243_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_55_fu_1249_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln141_fu_1263_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln141_fu_1266_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln141_1_fu_1269_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal or_ln1035_fu_1283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1035_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1035_2_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1035_fu_1303_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln141_fu_1272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1035_4_fu_1325_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal phitmp72_fu_1277_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln_fu_1341_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal and_ln155_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_fu_1427_p5 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_10_fu_1439_p5 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_11_fu_1451_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_15_fu_1465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln293_fu_1472_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln292_fu_1477_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_16_fu_1494_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln303_fu_1501_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_9_fu_1506_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_56_fu_1523_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_104_fu_1458_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_57_fu_1526_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_58_fu_1532_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_59_fu_1544_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_60_fu_1550_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_61_fu_1556_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_62_fu_1568_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_63_fu_1574_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_64_fu_1580_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_65_fu_1592_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_66_fu_1598_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_67_fu_1604_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_68_fu_1616_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_69_fu_1622_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_70_fu_1628_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_71_fu_1640_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_72_fu_1646_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_73_fu_1652_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_74_fu_1664_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_75_fu_1670_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_76_fu_1676_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_77_fu_1688_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_78_fu_1694_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_79_fu_1700_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_34_fu_1712_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_35_fu_1715_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_36_fu_1721_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_37_fu_1733_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_38_fu_1739_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_39_fu_1745_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_40_fu_1757_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_41_fu_1763_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_42_fu_1769_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_43_fu_1781_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_44_fu_1787_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_45_fu_1793_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_46_fu_1805_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_47_fu_1811_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_48_fu_1817_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_49_fu_1829_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_50_fu_1835_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_51_fu_1841_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln779_fu_1853_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_3_fu_1856_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_fu_1862_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln779_3_fu_1874_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_5_fu_1880_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_1_fu_1886_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln779_4_fu_1898_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_6_fu_1904_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_2_fu_1910_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln779_5_fu_1922_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_7_fu_1928_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_3_fu_1934_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln238_1_fu_1968_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln238_fu_1971_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln238_2_fu_1974_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln1035_3_fu_1946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_61_fu_1951_p5 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln238_1_fu_1977_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln235_1_fu_1963_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal phitmp_fu_1982_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp6_fu_2036_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_2_fu_2024_p5 : STD_LOGIC_VECTOR (25 downto 0);
    signal xor_ln779_fu_2061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1035_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_fu_2046_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_4_fu_2054_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_5_fu_2071_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln1035_2_fu_2086_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln779_fu_2101_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_4_fu_2106_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_1_fu_2118_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_5_fu_2123_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln779_fu_2135_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln779_1_fu_2139_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_2_fu_2144_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_6_fu_2150_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln779_2_fu_2162_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_4_fu_2167_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_7_fu_2173_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_17_fu_2193_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln313_fu_2200_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln312_fu_2205_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln319_fu_2212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_18_fu_2222_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln324_fu_2229_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_12_fu_2234_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln330_fu_2241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_66_fu_2257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln293_1_fu_2264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln292_1_fu_2269_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_67_fu_2281_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln303_1_fu_2288_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_58_fu_2293_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_84_fu_2305_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_85_fu_2310_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_410_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_87_fu_2321_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_88_fu_2327_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_415_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_90_fu_2338_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_91_fu_2344_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_420_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_93_fu_2355_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_94_fu_2361_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_425_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_96_fu_2372_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_97_fu_2378_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_430_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_99_fu_2389_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_100_fu_2395_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_101_fu_2406_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_102_fu_2411_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_103_fu_2417_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_104_fu_2428_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_105_fu_2433_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_106_fu_2439_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_115_fu_2450_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_116_fu_2455_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_118_fu_2466_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_119_fu_2472_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_121_fu_2483_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_122_fu_2489_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_124_fu_2500_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_125_fu_2506_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_127_fu_2517_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_128_fu_2523_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_130_fu_2534_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_131_fu_2540_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_8_fu_2551_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_8_fu_2556_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_9_fu_2567_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_9_fu_2573_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_10_fu_2584_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_10_fu_2590_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln779_11_fu_2601_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln779_11_fu_2607_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_68_fu_2657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln313_1_fu_2664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln312_1_fu_2669_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln319_1_fu_2676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_69_fu_2685_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln324_1_fu_2692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_61_fu_2697_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln330_1_fu_2704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_469_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_80_fu_2713_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_484_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_28_fu_2720_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_81_fu_2732_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_29_fu_2739_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_499_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_115_fu_2751_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_82_fu_2761_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_514_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_83_fu_2780_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_30_fu_2768_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_17_fu_2787_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_52_fu_2808_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal LLRout_T_data_V_24_fu_2815_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_53_fu_2827_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_25_fu_2834_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_111_fu_2846_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_54_fu_2856_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_55_fu_2875_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_26_fu_2863_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_11_fu_2882_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_529_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_544_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln779_11_fu_2952_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln779_9_fu_2938_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln779_10_fu_2945_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln779_8_fu_2931_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp_i1639_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln473_fu_2981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2992_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_559_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_140_fu_3011_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_574_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_50_fu_3018_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_141_fu_3030_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_51_fu_3037_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_580_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln368_20_fu_3059_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_137_fu_3049_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_142_fu_3065_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_589_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln368_21_fu_3084_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_143_fu_3090_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_52_fu_3072_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_33_fu_3097_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln400_fu_3118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_3129_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_138_fu_3148_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal LLRout_T_data_V_47_fu_3155_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_139_fu_3167_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_48_fu_3174_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_133_fu_3186_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_134_fu_3196_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_28_fu_3208_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln347_fu_3229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal LLRout_T_data_V_20_fu_3240_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal LLRout_T_data_V_21_fu_3251_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_107_fu_3262_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal LLRout_T_data_V_22_fu_3272_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_6_fu_3283_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln467_fu_3303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln467_1_fu_3307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_3312_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_118_fu_3319_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_107_fu_3331_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal LLRout_T_data_V_32_fu_3338_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_108_fu_3350_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_33_fu_3357_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_607_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_119_fu_3369_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_109_fu_3379_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_622_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_110_fu_3398_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_34_fu_3386_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_60_fu_3405_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_3426_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_3433_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_111_fu_3445_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_652_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_35_fu_3452_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_112_fu_3464_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_36_fu_3471_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_658_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln368_38_fu_3493_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_121_fu_3483_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_113_fu_3499_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_667_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln368_39_fu_3518_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_114_fu_3524_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_37_fu_3506_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_63_fu_3531_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln394_fu_3551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln394_1_fu_3555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_3560_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_123_fu_3567_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_132_fu_3579_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal LLRout_T_data_V_38_fu_3586_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_133_fu_3598_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_39_fu_3605_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_124_fu_3617_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_134_fu_3627_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_135_fu_3646_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_40_fu_3634_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_48_fu_3653_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_3674_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_3681_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_136_fu_3693_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal LLRout_T_data_V_41_fu_3700_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal empty_137_fu_3712_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_42_fu_3719_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_126_fu_3731_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_127_fu_3741_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_54_fu_3753_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln341_fu_3773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln341_1_fu_3777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_3782_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_129_fu_3789_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal select_ln779_12_fu_3801_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal LLRout_T_data_V_43_fu_3808_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal select_ln779_13_fu_3820_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_44_fu_3827_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal p_Result_130_fu_3839_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal select_ln779_14_fu_3849_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln779_15_fu_3868_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal LLRout_T_data_V_45_fu_3856_p5 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_43_fu_3875_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3896_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3902_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3908_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3914_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3920_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3926_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3932_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3937_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3942_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3948_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3954_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3959_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3964_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3970_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3976_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3982_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3896_ce : STD_LOGIC;
    signal grp_fu_3902_ce : STD_LOGIC;
    signal grp_fu_3908_ce : STD_LOGIC;
    signal grp_fu_3914_ce : STD_LOGIC;
    signal grp_fu_3920_ce : STD_LOGIC;
    signal grp_fu_3926_ce : STD_LOGIC;
    signal grp_fu_3932_ce : STD_LOGIC;
    signal grp_fu_3937_ce : STD_LOGIC;
    signal grp_fu_3942_ce : STD_LOGIC;
    signal grp_fu_3948_ce : STD_LOGIC;
    signal grp_fu_3954_ce : STD_LOGIC;
    signal grp_fu_3959_ce : STD_LOGIC;
    signal grp_fu_3964_ce : STD_LOGIC;
    signal grp_fu_3970_ce : STD_LOGIC;
    signal grp_fu_3976_ce : STD_LOGIC;
    signal grp_fu_3982_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_symbolsIn_V_data_V_U_apdone_blk : STD_LOGIC;
    signal symbolsIn_TDATA_int_regslice : STD_LOGIC_VECTOR (71 downto 0);
    signal symbolsIn_TVALID_int_regslice : STD_LOGIC;
    signal symbolsIn_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_symbolsIn_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_symbolsIn_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal symbolsIn_TKEEP_int_regslice : STD_LOGIC_VECTOR (8 downto 0);
    signal regslice_both_symbolsIn_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_symbolsIn_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_symbolsIn_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal symbolsIn_TSTRB_int_regslice : STD_LOGIC_VECTOR (8 downto 0);
    signal regslice_both_symbolsIn_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_symbolsIn_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_symbolsIn_V_last_V_U_apdone_blk : STD_LOGIC;
    signal symbolsIn_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_symbolsIn_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_symbolsIn_V_last_V_U_ack_in : STD_LOGIC;
    signal LLRout_TDATA_int_regslice : STD_LOGIC_VECTOR (71 downto 0);
    signal LLRout_TVALID_int_regslice : STD_LOGIC;
    signal LLRout_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_LLRout_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_LLRout_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_LLRout_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_LLRout_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_LLRout_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_LLRout_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_LLRout_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_LLRout_V_last_V_U_apdone_blk : STD_LOGIC;
    signal LLRout_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_LLRout_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_LLRout_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_311 : BOOLEAN;
    signal ap_condition_753 : BOOLEAN;
    signal ap_condition_232 : BOOLEAN;
    signal ap_condition_389 : BOOLEAN;
    signal ap_condition_756 : BOOLEAN;
    signal ap_condition_228 : BOOLEAN;
    signal ap_condition_3356 : BOOLEAN;
    signal ap_condition_3357 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component demapper_M_QAM_top_scramblerSeq_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component demapper_M_QAM_top_BUS_A_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        modOrder : OUT STD_LOGIC_VECTOR (3 downto 0);
        clk : IN STD_LOGIC;
        rst : IN STD_LOGIC );
    end component;


    component demapper_M_QAM_top_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    scramblerSeq_V_U : component demapper_M_QAM_top_scramblerSeq_V_ROM_AUTO_1R
    generic map (
        DataWidth => 24,
        AddressRange => 7289,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => scramblerSeq_V_address0,
        ce0 => scramblerSeq_V_ce0,
        q0 => scramblerSeq_V_q0);

    BUS_A_s_axi_U : component demapper_M_QAM_top_BUS_A_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_BUS_A_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_BUS_A_DATA_WIDTH)
    port map (
        AWVALID => s_axi_BUS_A_AWVALID,
        AWREADY => s_axi_BUS_A_AWREADY,
        AWADDR => s_axi_BUS_A_AWADDR,
        WVALID => s_axi_BUS_A_WVALID,
        WREADY => s_axi_BUS_A_WREADY,
        WDATA => s_axi_BUS_A_WDATA,
        WSTRB => s_axi_BUS_A_WSTRB,
        ARVALID => s_axi_BUS_A_ARVALID,
        ARREADY => s_axi_BUS_A_ARREADY,
        ARADDR => s_axi_BUS_A_ARADDR,
        RVALID => s_axi_BUS_A_RVALID,
        RREADY => s_axi_BUS_A_RREADY,
        RDATA => s_axi_BUS_A_RDATA,
        RRESP => s_axi_BUS_A_RRESP,
        BVALID => s_axi_BUS_A_BVALID,
        BREADY => s_axi_BUS_A_BREADY,
        BRESP => s_axi_BUS_A_BRESP,
        ACLK => AXIL_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        modOrder => modOrder,
        clk => ap_clk,
        rst => ap_rst_n_AXIL_clk_inv);

    mul_mul_16s_8ns_24_4_1_U1 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_5_fu_951_p1,
        din1 => grp_fu_3896_p1,
        ce => grp_fu_3896_ce,
        dout => grp_fu_3896_p2);

    mul_mul_16s_8ns_24_4_1_U2 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_4_fu_963_p4,
        din1 => grp_fu_3902_p1,
        ce => grp_fu_3902_ce,
        dout => grp_fu_3902_p2);

    mul_mul_16s_8ns_24_4_1_U3 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_7_fu_1099_p2,
        din1 => grp_fu_3908_p1,
        ce => grp_fu_3908_ce,
        dout => grp_fu_3908_p2);

    mul_mul_16s_8ns_24_4_1_U4 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_8_fu_1130_p2,
        din1 => grp_fu_3914_p1,
        ce => grp_fu_3914_ce,
        dout => grp_fu_3914_p2);

    mul_mul_16s_8ns_24_4_1_U5 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_1_reg_4142,
        din1 => grp_fu_3920_p1,
        ce => grp_fu_3920_ce,
        dout => grp_fu_3920_p2);

    mul_mul_16s_8ns_24_4_1_U6 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_3_reg_4147,
        din1 => grp_fu_3926_p1,
        ce => grp_fu_3926_ce,
        dout => grp_fu_3926_p2);

    mul_mul_16s_8ns_24_4_1_U7 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_10_fu_1484_p2,
        din1 => grp_fu_3932_p1,
        ce => grp_fu_3932_ce,
        dout => grp_fu_3932_p2);

    mul_mul_16s_8ns_24_4_1_U8 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_11_fu_1513_p2,
        din1 => grp_fu_3937_p1,
        ce => grp_fu_3937_ce,
        dout => grp_fu_3937_p2);

    mul_mul_16s_8ns_24_4_1_U9 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln319_fu_2212_p2,
        din1 => grp_fu_3942_p1,
        ce => grp_fu_3942_ce,
        dout => grp_fu_3942_p2);

    mul_mul_16s_8ns_24_4_1_U10 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln330_fu_2241_p2,
        din1 => grp_fu_3948_p1,
        ce => grp_fu_3948_ce,
        dout => grp_fu_3948_p2);

    mul_mul_16s_8ns_24_4_1_U11 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_56_reg_4258,
        din1 => grp_fu_3954_p1,
        ce => grp_fu_3954_ce,
        dout => grp_fu_3954_p2);

    mul_mul_16s_8ns_24_4_1_U12 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_57_reg_4266,
        din1 => grp_fu_3959_p1,
        ce => grp_fu_3959_ce,
        dout => grp_fu_3959_p2);

    mul_mul_16s_8ns_24_4_1_U13 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_59_reg_4557,
        din1 => grp_fu_3964_p1,
        ce => grp_fu_3964_ce,
        dout => grp_fu_3964_p2);

    mul_mul_16s_8ns_24_4_1_U14 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_Val2_60_reg_4565,
        din1 => grp_fu_3970_p1,
        ce => grp_fu_3970_ce,
        dout => grp_fu_3970_p2);

    mul_mul_16s_8ns_24_4_1_U15 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln319_1_fu_2676_p2,
        din1 => grp_fu_3976_p1,
        ce => grp_fu_3976_ce,
        dout => grp_fu_3976_p2);

    mul_mul_16s_8ns_24_4_1_U16 : component demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln330_1_fu_2704_p2,
        din1 => grp_fu_3982_p1,
        ce => grp_fu_3982_ce,
        dout => grp_fu_3982_p2);

    regslice_both_symbolsIn_V_data_V_U : component demapper_M_QAM_top_regslice_both
    generic map (
        DataWidth => 72)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => symbolsIn_TDATA,
        vld_in => symbolsIn_TVALID,
        ack_in => regslice_both_symbolsIn_V_data_V_U_ack_in,
        data_out => symbolsIn_TDATA_int_regslice,
        vld_out => symbolsIn_TVALID_int_regslice,
        ack_out => symbolsIn_TREADY_int_regslice,
        apdone_blk => regslice_both_symbolsIn_V_data_V_U_apdone_blk);

    regslice_both_symbolsIn_V_keep_V_U : component demapper_M_QAM_top_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => symbolsIn_TKEEP,
        vld_in => symbolsIn_TVALID,
        ack_in => regslice_both_symbolsIn_V_keep_V_U_ack_in,
        data_out => symbolsIn_TKEEP_int_regslice,
        vld_out => regslice_both_symbolsIn_V_keep_V_U_vld_out,
        ack_out => symbolsIn_TREADY_int_regslice,
        apdone_blk => regslice_both_symbolsIn_V_keep_V_U_apdone_blk);

    regslice_both_symbolsIn_V_strb_V_U : component demapper_M_QAM_top_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => symbolsIn_TSTRB,
        vld_in => symbolsIn_TVALID,
        ack_in => regslice_both_symbolsIn_V_strb_V_U_ack_in,
        data_out => symbolsIn_TSTRB_int_regslice,
        vld_out => regslice_both_symbolsIn_V_strb_V_U_vld_out,
        ack_out => symbolsIn_TREADY_int_regslice,
        apdone_blk => regslice_both_symbolsIn_V_strb_V_U_apdone_blk);

    regslice_both_symbolsIn_V_last_V_U : component demapper_M_QAM_top_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => symbolsIn_TLAST,
        vld_in => symbolsIn_TVALID,
        ack_in => regslice_both_symbolsIn_V_last_V_U_ack_in,
        data_out => symbolsIn_TLAST_int_regslice,
        vld_out => regslice_both_symbolsIn_V_last_V_U_vld_out,
        ack_out => symbolsIn_TREADY_int_regslice,
        apdone_blk => regslice_both_symbolsIn_V_last_V_U_apdone_blk);

    regslice_both_LLRout_V_data_V_U : component demapper_M_QAM_top_regslice_both
    generic map (
        DataWidth => 72)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => LLRout_TDATA_int_regslice,
        vld_in => LLRout_TVALID_int_regslice,
        ack_in => LLRout_TREADY_int_regslice,
        data_out => LLRout_TDATA,
        vld_out => regslice_both_LLRout_V_data_V_U_vld_out,
        ack_out => LLRout_TREADY,
        apdone_blk => regslice_both_LLRout_V_data_V_U_apdone_blk);

    regslice_both_LLRout_V_keep_V_U : component demapper_M_QAM_top_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv9_1FF,
        vld_in => LLRout_TVALID_int_regslice,
        ack_in => regslice_both_LLRout_V_keep_V_U_ack_in_dummy,
        data_out => LLRout_TKEEP,
        vld_out => regslice_both_LLRout_V_keep_V_U_vld_out,
        ack_out => LLRout_TREADY,
        apdone_blk => regslice_both_LLRout_V_keep_V_U_apdone_blk);

    regslice_both_LLRout_V_strb_V_U : component demapper_M_QAM_top_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv9_0,
        vld_in => LLRout_TVALID_int_regslice,
        ack_in => regslice_both_LLRout_V_strb_V_U_ack_in_dummy,
        data_out => LLRout_TSTRB,
        vld_out => regslice_both_LLRout_V_strb_V_U_vld_out,
        ack_out => LLRout_TREADY,
        apdone_blk => regslice_both_LLRout_V_strb_V_U_apdone_blk);

    regslice_both_LLRout_V_last_V_U : component demapper_M_QAM_top_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => LLRout_TLAST_int_regslice,
        vld_in => LLRout_TVALID_int_regslice,
        ack_in => regslice_both_LLRout_V_last_V_U_ack_in_dummy,
        data_out => LLRout_TLAST,
        vld_out => regslice_both_LLRout_V_last_V_U_vld_out,
        ack_out => LLRout_TREADY,
        apdone_blk => regslice_both_LLRout_V_last_V_U_apdone_blk);





    add_ln235_reg_4099_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                add_ln235_reg_4099 <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    add_ln235_reg_4099 <= grp_fu_400_p2;
                end if; 
            end if;
        end if;
    end process;


    add_ln238_reg_4104_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                add_ln238_reg_4104 <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    add_ln238_reg_4104 <= add_ln238_fu_889_p2;
                end if; 
            end if;
        end if;
    end process;


    add_ln779_reg_4307_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                add_ln779_reg_4307 <= ap_const_lv26_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    add_ln779_reg_4307 <= add_ln779_fu_1394_p2;
                end if; 
            end if;
        end if;
    end process;


    and_ln1035_1_reg_4279_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                and_ln1035_1_reg_4279 <= ap_const_lv1_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    and_ln1035_1_reg_4279 <= and_ln1035_1_fu_1298_p2;
                end if; 
            end if;
        end if;
    end process;


    and_ln1035_2_reg_4198_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                and_ln1035_2_reg_4198 <= ap_const_lv1_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    and_ln1035_2_reg_4198 <= and_ln1035_2_fu_1009_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325 <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_753)) then
                    if ((icmp_ln1027_reg_4055 = ap_const_lv1_0)) then 
                        ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325 <= or_ln1035_4_fu_1988_p2;
                    elsif ((icmp_ln1027_reg_4055 = ap_const_lv1_1)) then 
                        ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325 <= or_ln1035_1_reg_4274;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334 <= ap_const_lv26_0;
            else
                if ((ap_const_boolean_1 = ap_condition_753)) then
                    if ((icmp_ln1027_reg_4055 = ap_const_lv1_0)) then 
                        ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334 <= p_Result_117_fu_1993_p3;
                    elsif ((icmp_ln1027_reg_4055 = ap_const_lv1_1)) then 
                        ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334 <= p_Result_102_fu_2079_p3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_empty_33_reg_310_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter0_empty_33_reg_310(1) <= '0';
            else
                if ((ap_const_boolean_1 = ap_condition_232)) then
                    if (((icmp_ln152_fu_1356_p2 = ap_const_lv1_0) and (icmp_ln149_fu_1350_p2 = ap_const_lv1_0))) then 
                                                ap_phi_reg_pp0_iter0_empty_33_reg_310(1) <= select_ln155_fu_1374_p3(1);
                    elsif (((icmp_ln152_fu_1356_p2 = ap_const_lv1_1) and (icmp_ln149_fu_1350_p2 = ap_const_lv1_0))) then 
                        ap_phi_reg_pp0_iter0_empty_33_reg_310(1) <= '0';
                    elsif ((icmp_ln149_fu_1350_p2 = ap_const_lv1_1)) then 
                        ap_phi_reg_pp0_iter0_empty_33_reg_310(1) <= '1';
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_posI_new_2_reg_352_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter0_posI_new_2_reg_352 <= ap_const_lv32_0;
            else
                if ((ap_const_boolean_1 = ap_condition_753)) then
                    if ((icmp_ln1027_reg_4055 = ap_const_lv1_0)) then 
                        ap_phi_reg_pp0_iter0_posI_new_2_reg_352 <= select_ln1035_11_fu_2009_p3;
                    elsif ((icmp_ln1027_reg_4055 = ap_const_lv1_1)) then 
                        ap_phi_reg_pp0_iter0_posI_new_2_reg_352 <= select_ln1035_3_fu_2094_p3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_rowI_new_1_reg_343_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter0_rowI_new_1_reg_343 <= ap_const_lv32_0;
            else
                if ((ap_const_boolean_1 = ap_condition_753)) then
                    if ((icmp_ln1027_reg_4055 = ap_const_lv1_0)) then 
                        ap_phi_reg_pp0_iter0_rowI_new_1_reg_343 <= select_ln1035_10_fu_2001_p3;
                    elsif ((icmp_ln1027_reg_4055 = ap_const_lv1_1)) then 
                        ap_phi_reg_pp0_iter0_rowI_new_1_reg_343 <= select_ln1035_1_reg_4285;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= ap_const_lv72_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= p_Result_136_fu_2999_p5;
                elsif (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= p_Result_132_fu_3136_p5;
                elsif (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= p_Result_135_fu_3216_p5;
                elsif (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= grp_fu_451_p4;
                elsif (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= p_Result_108_fu_3290_p5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= ap_phi_reg_pp0_iter0_LLRout_T_data_V_31_reg_379;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 <= ap_const_lv72_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 <= grp_fu_451_p4;
                elsif (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 <= p_Result_112_fu_2890_p5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 <= ap_phi_reg_pp0_iter0_LLRout_T_data_V_46_reg_370;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 <= ap_const_lv72_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 <= grp_fu_451_p4;
                elsif (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 <= p_Result_116_fu_2795_p5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 <= ap_phi_reg_pp0_iter0_LLRout_T_data_V_49_reg_361;
                end if; 
            end if;
        end if;
    end process;


    b1_scrambledSeq_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                b1_scrambledSeq_V <= ap_const_lv26_0;
            else
                if (((ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    b1_scrambledSeq_V <= ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334;
                end if; 
            end if;
        end if;
    end process;


    cmp_i1675_reg_4186_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cmp_i1675_reg_4186 <= ap_const_lv1_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    cmp_i1675_reg_4186 <= grp_fu_405_p2;
                end if; 
            end if;
        end if;
    end process;


    cmp_i1675_reg_4186_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cmp_i1675_reg_4186_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    cmp_i1675_reg_4186_pp0_iter1_reg <= cmp_i1675_reg_4186;
                end if; 
            end if;
        end if;
    end process;


    cmp_i_i2871_reg_4077_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cmp_i_i2871_reg_4077 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cmp_i_i2871_reg_4077 <= cmp_i_i2871_fu_848_p2;
                end if; 
            end if;
        end if;
    end process;


    cmp_i_i_reg_4083_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cmp_i_i_reg_4083 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cmp_i_i_reg_4083 <= cmp_i_i_fu_854_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1027_reg_4055_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln1027_reg_4055 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    icmp_ln1027_reg_4055 <= icmp_ln1027_fu_829_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1027_reg_4055_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln1027_reg_4055_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    icmp_ln1027_reg_4055_pp0_iter1_reg <= icmp_ln1027_reg_4055;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1027_reg_4055_pp0_iter2_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln1027_reg_4055_pp0_iter2_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    icmp_ln1027_reg_4055_pp0_iter2_reg <= icmp_ln1027_reg_4055_pp0_iter1_reg;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1035_1_reg_4088_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln1035_1_reg_4088 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    icmp_ln1035_1_reg_4088 <= icmp_ln1035_1_fu_874_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1035_2_reg_4126_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln1035_2_reg_4126 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    icmp_ln1035_2_reg_4126 <= icmp_ln1035_2_fu_926_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1035_reg_4115_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln1035_reg_4115 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    icmp_ln1035_reg_4115 <= icmp_ln1035_fu_915_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln241_reg_4109_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln241_reg_4109 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    icmp_ln241_reg_4109 <= icmp_ln241_fu_895_p2;
                end if; 
            end if;
        end if;
    end process;


    jump2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                jump2_V(1) <= '0';
                jump2_V(2) <= '0';
                jump2_V(3) <= '0';
            else
                if ((ap_const_boolean_1 = ap_condition_228)) then
                    if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (icmp_ln149_fu_1350_p2 = ap_const_lv1_1))) then 
                        jump2_V(1) <= '0';
                        jump2_V(2) <= '1';
                        jump2_V(3) <= '0';
                    elsif ((ap_const_boolean_1 = ap_condition_756)) then 
                        jump2_V(1) <= '0';
                        jump2_V(2) <= '0';
                        jump2_V(3) <= '0';
                    elsif ((ap_const_boolean_1 = ap_condition_389)) then 
                        jump2_V(1) <= '1';
                        jump2_V(2) <= '0';
                        jump2_V(3) <= '0';
                    elsif ((icmp_ln1027_reg_4055 = ap_const_lv1_0)) then 
                                                jump2_V(3 downto 1) <= select_ln241_5_fu_1195_p3(3 downto 1);
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lhs_V_1_reg_4209_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                lhs_V_1_reg_4209 <= ap_const_lv32_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    lhs_V_1_reg_4209 <= lhs_V_1_fu_1027_p3;
                end if; 
            end if;
        end if;
    end process;


    lhs_V_reg_4059_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                lhs_V_reg_4059 <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    lhs_V_reg_4059 <= rowI;
                end if; 
            end if;
        end if;
    end process;


    modOrder_read_reg_3988_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                modOrder_read_reg_3988 <= ap_const_lv4_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    modOrder_read_reg_3988 <= modOrder;
                end if; 
            end if;
        end if;
    end process;


    modOrder_read_reg_3988_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                modOrder_read_reg_3988_pp0_iter1_reg <= ap_const_lv4_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    modOrder_read_reg_3988_pp0_iter1_reg <= modOrder_read_reg_3988;
                end if; 
            end if;
        end if;
    end process;


    modOrder_read_reg_3988_pp0_iter2_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                modOrder_read_reg_3988_pp0_iter2_reg <= ap_const_lv4_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    modOrder_read_reg_3988_pp0_iter2_reg <= modOrder_read_reg_3988_pp0_iter1_reg;
                end if; 
            end if;
        end if;
    end process;


    or_ln1035_1_reg_4274_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                or_ln1035_1_reg_4274 <= ap_const_lv1_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    or_ln1035_1_reg_4274 <= or_ln1035_1_fu_1287_p2;
                end if; 
            end if;
        end if;
    end process;


    or_ln1035_3_reg_4193_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                or_ln1035_3_reg_4193 <= ap_const_lv1_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    or_ln1035_3_reg_4193 <= or_ln1035_3_fu_1000_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_100_reg_4608_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_100_reg_4608 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_100_reg_4608 <= p_Result_100_fu_2444_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_102_reg_4500_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_102_reg_4500 <= ap_const_lv26_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_102_reg_4500 <= p_Result_102_fu_2079_p3;
                end if; 
            end if;
        end if;
    end process;


    p_Result_117_reg_4453_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_117_reg_4453 <= ap_const_lv26_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_117_reg_4453 <= p_Result_117_fu_1993_p3;
                end if; 
            end if;
        end if;
    end process;


    p_Result_122_reg_4828_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_122_reg_4828 <= ap_const_lv72_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1))) then 
                    p_Result_122_reg_4828 <= p_Result_122_fu_3539_p5;
                end if; 
            end if;
        end if;
    end process;


    p_Result_128_reg_4838_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_128_reg_4838 <= ap_const_lv72_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1))) then 
                    p_Result_128_reg_4838 <= p_Result_128_fu_3761_p5;
                end if; 
            end if;
        end if;
    end process;


    p_Result_138_reg_4775_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_138_reg_4775 <= ap_const_lv72_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
                    p_Result_138_reg_4775 <= p_Result_138_fu_3105_p5;
                end if; 
            end if;
        end if;
    end process;


    p_Result_1_reg_4043_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_1_reg_4043 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Result_1_reg_4043 <= symbolsIn_TDATA_int_regslice(65 downto 65);
                end if; 
            end if;
        end if;
    end process;


    p_Result_1_reg_4043_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_1_reg_4043_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Result_1_reg_4043_pp0_iter1_reg <= p_Result_1_reg_4043;
                end if; 
            end if;
        end if;
    end process;


    p_Result_25_reg_4428_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_25_reg_4428 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_4) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016 = ap_const_lv1_1))) then 
                    p_Result_25_reg_4428 <= p_Result_25_fu_1868_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_26_reg_4398_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_26_reg_4398 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_26_reg_4398 <= p_Result_26_fu_1727_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_27_reg_4358_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_27_reg_4358 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_27_reg_4358 <= p_Result_27_fu_1538_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_28_reg_4433_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_28_reg_4433 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_4) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016 = ap_const_lv1_1))) then 
                    p_Result_28_reg_4433 <= p_Result_28_fu_1892_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_30_reg_4438_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_30_reg_4438 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_4) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016 = ap_const_lv1_1))) then 
                    p_Result_30_reg_4438 <= p_Result_30_fu_1916_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_31_reg_4443_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_31_reg_4443 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_4) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016 = ap_const_lv1_1))) then 
                    p_Result_31_reg_4443 <= p_Result_31_fu_1940_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_33_reg_4403_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_33_reg_4403 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_33_reg_4403 <= p_Result_33_fu_1751_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_35_reg_4408_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_35_reg_4408 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_35_reg_4408 <= p_Result_35_fu_1775_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_36_reg_4413_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_36_reg_4413 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_36_reg_4413 <= p_Result_36_fu_1799_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_39_reg_4363_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_39_reg_4363 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_39_reg_4363 <= p_Result_39_fu_1562_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_41_reg_4368_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_41_reg_4368 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_41_reg_4368 <= p_Result_41_fu_1586_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_42_reg_4373_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_42_reg_4373 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_42_reg_4373 <= p_Result_42_fu_1610_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_45_reg_4511_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_45_reg_4511 <= ap_const_lv1_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_45_reg_4511 <= p_Result_45_fu_2112_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_46_reg_4516_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_46_reg_4516 <= ap_const_lv1_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_46_reg_4516 <= p_Result_46_fu_2129_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_47_reg_4521_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_47_reg_4521 <= ap_const_lv1_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_47_reg_4521 <= p_Result_47_fu_2156_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_48_reg_4526_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_48_reg_4526 <= ap_const_lv1_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_48_reg_4526 <= p_Result_48_fu_2179_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_50_reg_4418_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_50_reg_4418 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_50_reg_4418 <= p_Result_50_fu_1823_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_51_reg_4423_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_51_reg_4423 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_51_reg_4423 <= p_Result_51_fu_1847_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_55_reg_4378_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_55_reg_4378 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_55_reg_4378 <= p_Result_55_fu_1634_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_56_reg_4383_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_56_reg_4383 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_56_reg_4383 <= p_Result_56_fu_1658_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_58_reg_4388_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_58_reg_4388 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_58_reg_4388 <= p_Result_58_fu_1682_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_59_reg_4393_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_59_reg_4393 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Result_59_reg_4393 <= p_Result_59_fu_1706_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_63_reg_4152_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_63_reg_4152 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Result_63_reg_4152 <= tmp_data_V_11_reg_3992(48 downto 48);
                end if; 
            end if;
        end if;
    end process;


    p_Result_63_reg_4152_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_63_reg_4152_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Result_63_reg_4152_pp0_iter1_reg <= p_Result_63_reg_4152;
                end if; 
            end if;
        end if;
    end process;


    p_Result_73_reg_4643_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_73_reg_4643 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_4) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152 = ap_const_lv1_1))) then 
                    p_Result_73_reg_4643 <= p_Result_73_fu_2561_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_74_reg_4648_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_74_reg_4648 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_4) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152 = ap_const_lv1_1))) then 
                    p_Result_74_reg_4648 <= p_Result_74_fu_2578_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_76_reg_4653_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_76_reg_4653 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_4) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152 = ap_const_lv1_1))) then 
                    p_Result_76_reg_4653 <= p_Result_76_fu_2595_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_77_reg_4658_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_77_reg_4658 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_4) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152 = ap_const_lv1_1))) then 
                    p_Result_77_reg_4658 <= p_Result_77_fu_2612_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_79_reg_4613_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_79_reg_4613 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_79_reg_4613 <= p_Result_79_fu_2460_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_7_reg_4016_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_7_reg_4016 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Result_7_reg_4016 <= symbolsIn_TDATA_int_regslice(32 downto 32);
                end if; 
            end if;
        end if;
    end process;


    p_Result_7_reg_4016_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_7_reg_4016_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Result_7_reg_4016_pp0_iter1_reg <= p_Result_7_reg_4016;
                end if; 
            end if;
        end if;
    end process;


    p_Result_80_reg_4618_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_80_reg_4618 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_80_reg_4618 <= p_Result_80_fu_2477_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_82_reg_4623_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_82_reg_4623 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_82_reg_4623 <= p_Result_82_fu_2494_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_83_reg_4628_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_83_reg_4628 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_83_reg_4628 <= p_Result_83_fu_2511_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_85_reg_4633_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_85_reg_4633 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_85_reg_4633 <= p_Result_85_fu_2528_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_86_reg_4638_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_86_reg_4638 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_6) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_86_reg_4638 <= p_Result_86_fu_2545_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_8_reg_4132_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_8_reg_4132 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Result_8_reg_4132 <= tmp_data_V_11_reg_3992(48 downto 48);
                end if; 
            end if;
        end if;
    end process;


    p_Result_8_reg_4132_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_8_reg_4132_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Result_8_reg_4132_pp0_iter1_reg <= p_Result_8_reg_4132;
                end if; 
            end if;
        end if;
    end process;


    p_Result_90_reg_4573_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_90_reg_4573 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_90_reg_4573 <= p_Result_90_fu_2315_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_91_reg_4578_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_91_reg_4578 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_91_reg_4578 <= p_Result_91_fu_2332_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_93_reg_4583_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_93_reg_4583 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_93_reg_4583 <= p_Result_93_fu_2349_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_94_reg_4588_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_94_reg_4588 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_94_reg_4588 <= p_Result_94_fu_2366_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_96_reg_4593_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_96_reg_4593 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_96_reg_4593 <= p_Result_96_fu_2383_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_97_reg_4598_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_97_reg_4598 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_97_reg_4598 <= p_Result_97_fu_2400_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_99_reg_4603_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_99_reg_4603 <= ap_const_lv1_0;
            else
                if (((modOrder_read_reg_3988 = ap_const_lv4_8) and (icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Result_99_reg_4603 <= p_Result_99_fu_2422_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_s_reg_4028_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_s_reg_4028 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Result_s_reg_4028 <= symbolsIn_TDATA_int_regslice(64 downto 64);
                end if; 
            end if;
        end if;
    end process;


    p_Result_s_reg_4028_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Result_s_reg_4028_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Result_s_reg_4028_pp0_iter1_reg <= p_Result_s_reg_4028;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_10_reg_4334_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_10_reg_4334 <= ap_const_lv16_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Val2_10_reg_4334 <= p_Val2_10_fu_1484_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_11_reg_4346_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_11_reg_4346 <= ap_const_lv16_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Val2_11_reg_4346 <= p_Val2_11_fu_1513_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_17_reg_4668_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_17_reg_4668 <= ap_const_lv24_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Val2_17_reg_4668 <= grp_fu_3896_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_19_reg_4673_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_19_reg_4673 <= ap_const_lv24_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Val2_19_reg_4673 <= grp_fu_3902_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_1_reg_4142_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_1_reg_4142 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_1_reg_4142 <= tmp_data_V_11_reg_3992(31 downto 16);
                end if; 
            end if;
        end if;
    end process;


    p_Val2_22_reg_4678_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_22_reg_4678 <= ap_const_lv24_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Val2_22_reg_4678 <= grp_fu_3908_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_24_reg_4683_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_24_reg_4683 <= ap_const_lv24_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_Val2_24_reg_4683 <= grp_fu_3914_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_39_reg_4708_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_39_reg_4708 <= ap_const_lv24_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_39_reg_4708 <= grp_fu_3920_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_3_reg_4147_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_3_reg_4147 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_3_reg_4147 <= tmp_data_V_11_reg_3992(63 downto 48);
                end if; 
            end if;
        end if;
    end process;


    p_Val2_40_reg_4713_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_40_reg_4713 <= ap_const_lv24_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_40_reg_4713 <= grp_fu_3926_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_41_reg_4718_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_41_reg_4718 <= ap_const_lv24_0;
            else
                if (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_41_reg_4718 <= grp_fu_3932_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_43_reg_4723_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_43_reg_4723 <= ap_const_lv24_0;
            else
                if (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_43_reg_4723 <= grp_fu_3937_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_56_reg_4258_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_56_reg_4258 <= ap_const_lv16_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_56_reg_4258 <= p_Val2_56_fu_1230_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_57_reg_4266_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_57_reg_4266 <= ap_const_lv16_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_57_reg_4266 <= p_Val2_57_fu_1257_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_59_reg_4557_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_59_reg_4557 <= ap_const_lv16_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Val2_59_reg_4557 <= p_Val2_59_fu_2276_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_60_reg_4565_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_60_reg_4565 <= ap_const_lv16_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    p_Val2_60_reg_4565 <= p_Val2_60_fu_2300_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_69_reg_4813_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_69_reg_4813 <= ap_const_lv24_0;
            else
                if (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Val2_69_reg_4813 <= grp_fu_3954_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_71_reg_4818_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_71_reg_4818 <= ap_const_lv24_0;
            else
                if (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    p_Val2_71_reg_4818 <= grp_fu_3959_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_7_reg_4224_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_7_reg_4224 <= ap_const_lv16_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_7_reg_4224 <= p_Val2_7_fu_1099_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_8_reg_4236_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_Val2_8_reg_4236 <= ap_const_lv16_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    p_Val2_8_reg_4236 <= p_Val2_8_fu_1130_p2;
                end if; 
            end if;
        end if;
    end process;


    posI_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                posI <= ap_const_lv32_0;
            else
                if (((ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    posI <= ap_phi_reg_pp0_iter0_posI_new_2_reg_352;
                end if; 
            end if;
        end if;
    end process;


    posI_load_reg_4065_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                posI_load_reg_4065 <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    posI_load_reg_4065 <= posI;
                end if; 
            end if;
        end if;
    end process;


    reg_681_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                reg_681 <= ap_const_lv24_0;
            else
                if ((((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    reg_681 <= scramblerSeq_V_q0;
                end if; 
            end if;
        end if;
    end process;


    ret_V_2_reg_4248_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ret_V_2_reg_4248 <= ap_const_lv33_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ret_V_2_reg_4248 <= ret_V_2_fu_1148_p2;
                end if; 
            end if;
        end if;
    end process;


    rhs_V_1_reg_4218_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                rhs_V_1_reg_4218(1) <= '0';
                rhs_V_1_reg_4218(2) <= '0';
                rhs_V_1_reg_4218(3) <= '0';
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                                        rhs_V_1_reg_4218(3 downto 1) <= rhs_V_1_fu_1070_p3(3 downto 1);
                end if; 
            end if;
        end if;
    end process;


    rhs_V_reg_4071_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                rhs_V_reg_4071(1) <= '0';
                rhs_V_reg_4071(2) <= '0';
                rhs_V_reg_4071(3) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                                        rhs_V_reg_4071(3 downto 1) <= jump2_V(3 downto 1);
                end if; 
            end if;
        end if;
    end process;


    rowI_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                rowI <= ap_const_lv32_2;
            else
                if ((((ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
                    rowI <= ap_phi_reg_pp0_iter0_rowI_new_1_reg_343;
                end if; 
            end if;
        end if;
    end process;


    select_ln1035_12_reg_4486_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                select_ln1035_12_reg_4486 <= ap_const_lv26_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    select_ln1035_12_reg_4486 <= select_ln1035_12_fu_2016_p3;
                end if; 
            end if;
        end if;
    end process;


    select_ln1035_1_reg_4285_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                select_ln1035_1_reg_4285 <= ap_const_lv32_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    select_ln1035_1_reg_4285 <= select_ln1035_1_fu_1317_p3;
                end if; 
            end if;
        end if;
    end process;


    select_ln1035_5_reg_4290_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                select_ln1035_5_reg_4290 <= ap_const_lv26_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    select_ln1035_5_reg_4290 <= select_ln1035_5_fu_1333_p3;
                end if; 
            end if;
        end if;
    end process;


    select_ln1035_7_reg_4203_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                select_ln1035_7_reg_4203 <= ap_const_lv32_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    select_ln1035_7_reg_4203 <= select_ln1035_7_fu_1020_p3;
                end if; 
            end if;
        end if;
    end process;


    select_ln779_4_reg_4740_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                select_ln779_4_reg_4740 <= ap_const_lv16_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
                    select_ln779_4_reg_4740 <= select_ln779_4_fu_2903_p3;
                end if; 
            end if;
        end if;
    end process;


    select_ln779_5_reg_4745_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                select_ln779_5_reg_4745 <= ap_const_lv15_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
                    select_ln779_5_reg_4745 <= select_ln779_5_fu_2910_p3;
                end if; 
            end if;
        end if;
    end process;


    select_ln779_6_reg_4750_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                select_ln779_6_reg_4750 <= ap_const_lv16_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
                    select_ln779_6_reg_4750 <= select_ln779_6_fu_2917_p3;
                end if; 
            end if;
        end if;
    end process;


    select_ln779_7_reg_4755_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                select_ln779_7_reg_4755 <= ap_const_lv15_0;
            else
                if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
                    select_ln779_7_reg_4755 <= select_ln779_7_fu_2924_p3;
                end if; 
            end if;
        end if;
    end process;


    tmp_23_reg_4663_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_23_reg_4663 <= ap_const_lv6_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    tmp_23_reg_4663 <= p_Result_102_reg_4500(7 downto 2);
                end if; 
            end if;
        end if;
    end process;


    tmp_data_V_11_reg_3992_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_data_V_11_reg_3992 <= ap_const_lv72_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    tmp_data_V_11_reg_3992 <= symbolsIn_TDATA_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    tmp_last_V_7_reg_4007_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_last_V_7_reg_4007 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    tmp_last_V_7_reg_4007 <= symbolsIn_TLAST_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    tmp_last_V_7_reg_4007_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_last_V_7_reg_4007_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    tmp_last_V_7_reg_4007_pp0_iter1_reg <= tmp_last_V_7_reg_4007;
                end if; 
            end if;
        end if;
    end process;


    tmp_reg_4313_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_reg_4313 <= ap_const_lv2_0;
            else
                if (((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    tmp_reg_4313 <= tmp_data_V_11_reg_3992(65 downto 64);
                end if; 
            end if;
        end if;
    end process;


    zext_ln117_reg_4531_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                zext_ln117_reg_4531(0) <= '0';
                zext_ln117_reg_4531(4) <= '0';
                zext_ln117_reg_4531(6) <= '0';
                zext_ln117_reg_4531(7) <= '0';
                zext_ln117_reg_4531(8) <= '0';
                zext_ln117_reg_4531(11) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                                        zext_ln117_reg_4531(0) <= zext_ln117_fu_2189_p1(0);                    zext_ln117_reg_4531(4) <= zext_ln117_fu_2189_p1(4);                    zext_ln117_reg_4531(8 downto 6) <= zext_ln117_fu_2189_p1(8 downto 6);                    zext_ln117_reg_4531(11) <= zext_ln117_fu_2189_p1(11);
                end if; 
            end if;
        end if;
    end process;


    zext_ln118_reg_4318_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                zext_ln118_reg_4318(1) <= '0';
                zext_ln118_reg_4318(5) <= '0';
                zext_ln118_reg_4318(6) <= '0';
                zext_ln118_reg_4318(7) <= '0';
                zext_ln118_reg_4318(8) <= '0';
                zext_ln118_reg_4318(9) <= '0';
                zext_ln118_reg_4318(12) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                                        zext_ln118_reg_4318(1) <= zext_ln118_fu_1413_p1(1);                    zext_ln118_reg_4318(9 downto 5) <= zext_ln118_fu_1413_p1(9 downto 5);                    zext_ln118_reg_4318(12) <= zext_ln118_fu_1413_p1(12);
                end if; 
            end if;
        end if;
    end process;


    zext_ln1494_reg_4156_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                zext_ln1494_reg_4156(0) <= '0';
                zext_ln1494_reg_4156(1) <= '0';
                zext_ln1494_reg_4156(2) <= '0';
                zext_ln1494_reg_4156(3) <= '0';
                zext_ln1494_reg_4156(4) <= '0';
                zext_ln1494_reg_4156(5) <= '0';
                zext_ln1494_reg_4156(6) <= '0';
                zext_ln1494_reg_4156(7) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                                        zext_ln1494_reg_4156(7 downto 0) <= zext_ln1494_fu_988_p1(7 downto 0);
                end if; 
            end if;
        end if;
    end process;


    A_4_r_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_311)) then
                if ((modOrder_read_read_fu_244_p2 = ap_const_lv4_2)) then 
                    A_4_r_V <= ap_const_lv8_B5;
                elsif ((modOrder_read_read_fu_244_p2 = ap_const_lv4_4)) then 
                    A_4_r_V <= ap_const_lv8_A2;
                elsif ((modOrder_read_read_fu_244_p2 = ap_const_lv4_6)) then 
                    A_4_r_V <= ap_const_lv8_D3;
                elsif ((modOrder_read_read_fu_244_p2 = ap_const_lv4_8)) then 
                    A_4_r_V <= ap_const_lv8_EC;
                end if;
            end if; 
        end if;
    end process;

    A_4_s1614_r_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                A_4_s1614_r_V(1) <= '0';
                A_4_s1614_r_V(5) <= '0';
                A_4_s1614_r_V(6) <= '1';
                A_4_s1614_r_V(7) <= '1';
                A_4_s1614_r_V(8) <= '1';
                A_4_s1614_r_V(9) <= '1';
                A_4_s1614_r_V(12) <= '1';
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                A_4_s1614_r_V(1) <= '1';
                A_4_s1614_r_V(5) <= '1';
                A_4_s1614_r_V(6) <= '0';
                A_4_s1614_r_V(7) <= '1';
                A_4_s1614_r_V(8) <= '1';
                A_4_s1614_r_V(9) <= '1';
                A_4_s1614_r_V(12) <= '1';
            end if; 
        end if;
    end process;

    A_8_r_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                A_8_r_V(0) <= '0';
                A_8_r_V(1) <= '1';
                A_8_r_V(2) <= '0';
                A_8_r_V(3) <= '1';
                A_8_r_V(4) <= '1';
                A_8_r_V(5) <= '1';
                A_8_r_V(6) <= '1';
                A_8_r_V(7) <= '0';
                A_8_r_V(8) <= '0';
                A_8_r_V(9) <= '0';
                A_8_r_V(10) <= '0';
                A_8_r_V(11) <= '1';
                A_8_r_V(13) <= '1';
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                A_8_r_V(0) <= '0';
                A_8_r_V(1) <= '0';
                A_8_r_V(2) <= '0';
                A_8_r_V(3) <= '0';
                A_8_r_V(4) <= '0';
                A_8_r_V(5) <= '0';
                A_8_r_V(6) <= '0';
                A_8_r_V(7) <= '1';
                A_8_r_V(8) <= '1';
                A_8_r_V(9) <= '1';
                A_8_r_V(10) <= '1';
                A_8_r_V(11) <= '0';
                A_8_r_V(13) <= '1';
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                A_8_r_V(0) <= '1';
                A_8_r_V(1) <= '0';
                A_8_r_V(2) <= '1';
                A_8_r_V(3) <= '0';
                A_8_r_V(4) <= '0';
                A_8_r_V(5) <= '0';
                A_8_r_V(6) <= '1';
                A_8_r_V(7) <= '0';
                A_8_r_V(8) <= '1';
                A_8_r_V(9) <= '1';
                A_8_r_V(10) <= '1';
                A_8_r_V(11) <= '0';
                A_8_r_V(13) <= '1';
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (modOrder_read_read_fu_244_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                A_2_s1614_r_V(0) <= '1';
    A_2_s1614_r_V(4) <= '1';
    A_2_s1614_r_V(6) <= '1';
    A_2_s1614_r_V(7) <= '1';
    A_2_s1614_r_V(8) <= '1';
    A_2_s1614_r_V(11) <= '1';
            end if;
        end if;
    end process;
    A_8_r_V(12) <= '0';
    A_4_s1614_r_V(0) <= '0';
    A_4_s1614_r_V(4 downto 2) <= "000";
    A_4_s1614_r_V(11 downto 10) <= "00";
    A_2_s1614_r_V(3 downto 1) <= "000";
    A_2_s1614_r_V(5 downto 5) <= "0";
    A_2_s1614_r_V(10 downto 9) <= "00";
    jump2_V(0) <= '0';
    rhs_V_reg_4071(0) <= '0';
    zext_ln1494_reg_4156(23 downto 8) <= "0000000000000000";
    rhs_V_1_reg_4218(0) <= '0';
    zext_ln118_reg_4318(0) <= '0';
    zext_ln118_reg_4318(4 downto 2) <= "000";
    zext_ln118_reg_4318(11 downto 10) <= "00";
    zext_ln118_reg_4318(15 downto 13) <= "000";
    zext_ln117_reg_4531(3 downto 1) <= "000";
    zext_ln117_reg_4531(5 downto 5) <= "0";
    zext_ln117_reg_4531(10 downto 9) <= "00";
    zext_ln117_reg_4531(15 downto 12) <= "0000";
    ap_phi_reg_pp0_iter0_empty_33_reg_310(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    LLRout_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, p_Result_63_reg_4152_pp0_iter1_reg, ap_enable_reg_pp0_iter2, modOrder_read_reg_3988_pp0_iter2_reg, icmp_ln1027_reg_4055_pp0_iter2_reg, LLRout_TREADY_int_regslice)
    begin
        if ((((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1027_reg_4055_pp0_iter2_reg = ap_const_lv1_0) and (modOrder_read_reg_3988_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1027_reg_4055_pp0_iter2_reg = ap_const_lv1_0) and (modOrder_read_reg_3988_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)))) then 
            LLRout_TDATA_blk_n <= LLRout_TREADY_int_regslice;
        else 
            LLRout_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    LLRout_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter2, ap_predicate_op500_write_state6, ap_predicate_op524_write_state6, ap_predicate_op748_write_state9, ap_predicate_op751_write_state9, ap_predicate_op586_write_state7, ap_predicate_op608_write_state7, ap_predicate_op622_write_state7, ap_predicate_op662_write_state8, ap_predicate_op705_write_state8, ap_predicate_op745_write_state8, p_Result_116_fu_2795_p5, p_Result_112_fu_2890_p5, p_Result_103_fu_2959_p9, p_Result_138_fu_3105_p5, p_Result_135_fu_3216_p5, p_Result_108_fu_3290_p5, p_Result_120_fu_3413_p5, p_Result_122_reg_4828, p_Result_125_fu_3661_p5, p_Result_128_reg_4838, p_Result_131_fu_3883_p5, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op751_write_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            LLRout_TDATA_int_regslice <= p_Result_128_reg_4838;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op748_write_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            LLRout_TDATA_int_regslice <= p_Result_122_reg_4828;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_predicate_op745_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            LLRout_TDATA_int_regslice <= p_Result_131_fu_3883_p5;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_predicate_op705_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            LLRout_TDATA_int_regslice <= p_Result_125_fu_3661_p5;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_predicate_op662_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            LLRout_TDATA_int_regslice <= p_Result_120_fu_3413_p5;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op622_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            LLRout_TDATA_int_regslice <= p_Result_108_fu_3290_p5;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op608_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            LLRout_TDATA_int_regslice <= p_Result_135_fu_3216_p5;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op586_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            LLRout_TDATA_int_regslice <= p_Result_138_fu_3105_p5;
        elsif (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            LLRout_TDATA_int_regslice <= p_Result_103_fu_2959_p9;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op524_write_state6 = ap_const_boolean_1))) then 
            LLRout_TDATA_int_regslice <= p_Result_112_fu_2890_p5;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op500_write_state6 = ap_const_boolean_1))) then 
            LLRout_TDATA_int_regslice <= p_Result_116_fu_2795_p5;
        else 
            LLRout_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    LLRout_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter2, ap_predicate_op500_write_state6, ap_predicate_op524_write_state6, ap_predicate_op748_write_state9, ap_predicate_op751_write_state9, tmp_last_V_7_reg_4007_pp0_iter1_reg, ap_predicate_op586_write_state7, ap_predicate_op608_write_state7, ap_predicate_op622_write_state7, ap_predicate_op662_write_state8, ap_predicate_op705_write_state8, ap_predicate_op745_write_state8, LLRout_T_last_V_7_fu_2986_p2, LLRout_T_last_V_6_fu_3123_p2, LLRout_T_last_V_fu_3234_p2, grp_fu_676_p2, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op751_write_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op748_write_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_predicate_op745_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            LLRout_TLAST_int_regslice <= grp_fu_676_p2;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op622_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            LLRout_TLAST_int_regslice <= LLRout_T_last_V_fu_3234_p2;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op608_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            LLRout_TLAST_int_regslice <= LLRout_T_last_V_6_fu_3123_p2;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op586_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            LLRout_TLAST_int_regslice <= LLRout_T_last_V_7_fu_2986_p2;
        elsif (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            LLRout_TLAST_int_regslice <= tmp_last_V_7_reg_4007_pp0_iter1_reg;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_predicate_op705_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_predicate_op662_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op524_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op500_write_state6 = ap_const_boolean_1)))) then 
            LLRout_TLAST_int_regslice <= ap_const_lv1_0;
        else 
            LLRout_TLAST_int_regslice <= "X";
        end if; 
    end process;

    LLRout_TVALID <= regslice_both_LLRout_V_data_V_U_vld_out;

    LLRout_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter2, ap_predicate_op500_write_state6, ap_predicate_op524_write_state6, ap_block_pp0_stage1_11001, ap_predicate_op748_write_state9, ap_predicate_op751_write_state9, ap_block_pp0_stage0_11001, ap_predicate_op586_write_state7, ap_predicate_op608_write_state7, ap_predicate_op622_write_state7, ap_block_pp0_stage2_11001, ap_predicate_op662_write_state8, ap_predicate_op705_write_state8, ap_predicate_op745_write_state8, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op745_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op705_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op662_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op622_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op608_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op586_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op524_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op500_write_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op751_write_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op748_write_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            LLRout_TVALID_int_regslice <= ap_const_logic_1;
        else 
            LLRout_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    LLRout_T_data_V_20_fu_3240_p5 <= (grp_fu_451_p4(71 downto 16) & select_ln779_4_reg_4740);
    LLRout_T_data_V_21_fu_3251_p5 <= (LLRout_T_data_V_20_fu_3240_p5(71 downto 48) & select_ln779_5_reg_4745 & LLRout_T_data_V_20_fu_3240_p5(32 downto 0));
    LLRout_T_data_V_22_fu_3272_p5 <= (p_Result_107_fu_3262_p4(71 downto 32) & select_ln779_6_reg_4750 & p_Result_107_fu_3262_p4(15 downto 0));
    LLRout_T_data_V_24_fu_2815_p5 <= (grp_fu_451_p4(71 downto 16) & empty_52_fu_2808_p3);
    LLRout_T_data_V_25_fu_2834_p5 <= (LLRout_T_data_V_24_fu_2815_p5(71 downto 48) & empty_53_fu_2827_p3 & LLRout_T_data_V_24_fu_2815_p5(32 downto 0));
    LLRout_T_data_V_26_fu_2863_p5 <= (p_Result_111_fu_2846_p4(71 downto 32) & empty_54_fu_2856_p3 & p_Result_111_fu_2846_p4(15 downto 0));
    LLRout_T_data_V_28_fu_2720_p5 <= (grp_fu_451_p4(71 downto 16) & empty_80_fu_2713_p3);
    LLRout_T_data_V_29_fu_2739_p5 <= (LLRout_T_data_V_28_fu_2720_p5(71 downto 48) & empty_81_fu_2732_p3 & LLRout_T_data_V_28_fu_2720_p5(32 downto 0));
    LLRout_T_data_V_30_fu_2768_p5 <= (p_Result_115_fu_2751_p4(71 downto 32) & empty_82_fu_2761_p3 & p_Result_115_fu_2751_p4(15 downto 0));
    LLRout_T_data_V_32_fu_3338_p5 <= (p_Result_118_fu_3319_p5(71 downto 16) & empty_107_fu_3331_p3);
    LLRout_T_data_V_33_fu_3357_p5 <= (LLRout_T_data_V_32_fu_3338_p5(71 downto 48) & empty_108_fu_3350_p3 & LLRout_T_data_V_32_fu_3338_p5(32 downto 0));
    LLRout_T_data_V_34_fu_3386_p5 <= (p_Result_119_fu_3369_p4(71 downto 32) & empty_109_fu_3379_p3 & p_Result_119_fu_3369_p4(15 downto 0));
    LLRout_T_data_V_35_fu_3452_p5 <= (tmp_42_fu_3433_p5(71 downto 16) & empty_111_fu_3445_p3);
    LLRout_T_data_V_36_fu_3471_p5 <= (LLRout_T_data_V_35_fu_3452_p5(71 downto 48) & empty_112_fu_3464_p3 & LLRout_T_data_V_35_fu_3452_p5(32 downto 0));
    LLRout_T_data_V_37_fu_3506_p5 <= (p_Result_121_fu_3483_p4(71 downto 32) & empty_113_fu_3499_p3 & p_Result_121_fu_3483_p4(15 downto 0));
    LLRout_T_data_V_38_fu_3586_p5 <= (p_Result_123_fu_3567_p5(71 downto 16) & empty_132_fu_3579_p3);
    LLRout_T_data_V_39_fu_3605_p5 <= (LLRout_T_data_V_38_fu_3586_p5(71 downto 48) & empty_133_fu_3598_p3 & LLRout_T_data_V_38_fu_3586_p5(32 downto 0));
    LLRout_T_data_V_40_fu_3634_p5 <= (p_Result_124_fu_3617_p4(71 downto 32) & empty_134_fu_3627_p3 & p_Result_124_fu_3617_p4(15 downto 0));
    LLRout_T_data_V_41_fu_3700_p5 <= (tmp_39_fu_3681_p5(71 downto 16) & empty_136_fu_3693_p3);
    LLRout_T_data_V_42_fu_3719_p5 <= (LLRout_T_data_V_41_fu_3700_p5(71 downto 48) & empty_137_fu_3712_p3 & LLRout_T_data_V_41_fu_3700_p5(32 downto 0));
    LLRout_T_data_V_43_fu_3808_p5 <= (p_Result_129_fu_3789_p5(71 downto 16) & select_ln779_12_fu_3801_p3);
    LLRout_T_data_V_44_fu_3827_p5 <= (LLRout_T_data_V_43_fu_3808_p5(71 downto 48) & select_ln779_13_fu_3820_p3 & LLRout_T_data_V_43_fu_3808_p5(32 downto 0));
    LLRout_T_data_V_45_fu_3856_p5 <= (p_Result_130_fu_3839_p4(71 downto 32) & select_ln779_14_fu_3849_p3 & p_Result_130_fu_3839_p4(15 downto 0));
    LLRout_T_data_V_47_fu_3155_p5 <= (p_Result_132_fu_3136_p5(71 downto 16) & empty_138_fu_3148_p3);
    LLRout_T_data_V_48_fu_3174_p5 <= (LLRout_T_data_V_47_fu_3155_p5(71 downto 48) & empty_139_fu_3167_p3 & LLRout_T_data_V_47_fu_3155_p5(32 downto 0));
    LLRout_T_data_V_50_fu_3018_p5 <= (p_Result_136_fu_2999_p5(71 downto 16) & empty_140_fu_3011_p3);
    LLRout_T_data_V_51_fu_3037_p5 <= (LLRout_T_data_V_50_fu_3018_p5(71 downto 48) & empty_141_fu_3030_p3 & LLRout_T_data_V_50_fu_3018_p5(32 downto 0));
    LLRout_T_data_V_52_fu_3072_p5 <= (p_Result_137_fu_3049_p4(71 downto 32) & empty_142_fu_3065_p3 & p_Result_137_fu_3049_p4(15 downto 0));
    LLRout_T_last_V_6_fu_3123_p2 <= (tmp_last_V_7_reg_4007_pp0_iter1_reg and and_ln400_fu_3118_p2);
    LLRout_T_last_V_7_fu_2986_p2 <= (tmp_last_V_7_reg_4007_pp0_iter1_reg and and_ln473_fu_2981_p2);
    LLRout_T_last_V_fu_3234_p2 <= (tmp_last_V_7_reg_4007_pp0_iter1_reg and and_ln347_fu_3229_p2);
    add_ln141_fu_1272_p2 <= std_logic_vector(unsigned(lhs_V_reg_4059) + unsigned(zext_ln141_fu_1263_p1));
    add_ln235_1_fu_1963_p2 <= std_logic_vector(unsigned(select_ln1035_7_reg_4203) + unsigned(ap_const_lv32_1));
    add_ln238_1_fu_1977_p2 <= std_logic_vector(unsigned(lhs_V_1_reg_4209) + unsigned(zext_ln238_1_fu_1968_p1));
    add_ln238_fu_889_p2 <= std_logic_vector(unsigned(rowI) + unsigned(zext_ln238_fu_885_p1));
    add_ln779_1_fu_2139_p2 <= std_logic_vector(unsigned(select_ln1035_5_reg_4290) + unsigned(zext_ln779_fu_2135_p1));
    add_ln779_2_fu_2162_p2 <= std_logic_vector(unsigned(add_ln779_reg_4307) + unsigned(zext_ln779_fu_2135_p1));
    add_ln779_3_fu_1874_p2 <= std_logic_vector(unsigned(trunc_ln779_fu_1853_p1) + unsigned(ap_const_lv26_1));
    add_ln779_4_fu_1898_p2 <= std_logic_vector(unsigned(trunc_ln779_fu_1853_p1) + unsigned(ap_const_lv26_2));
    add_ln779_5_fu_1922_p2 <= std_logic_vector(unsigned(trunc_ln779_fu_1853_p1) + unsigned(ap_const_lv26_3));
    add_ln779_fu_1394_p2 <= std_logic_vector(unsigned(select_ln1035_5_fu_1333_p3) + unsigned(ap_const_lv26_1));
    and_ln1035_1_fu_1298_p2 <= (xor_ln1035_fu_1292_p2 and icmp_ln1035_2_reg_4126);
    and_ln1035_2_fu_1009_p2 <= (xor_ln779_1_fu_1004_p2 and icmp_ln1035_1_reg_4088);
    and_ln1035_fu_2066_p2 <= (xor_ln779_fu_2061_p2 and icmp_ln1035_reg_4115);
    and_ln155_fu_1362_p2 <= (p_Result_8_fu_944_p3 and grp_fu_405_p2);
    and_ln341_1_fu_3777_p2 <= (p_Result_s_reg_4028_pp0_iter1_reg and and_ln341_fu_3773_p2);
    and_ln341_fu_3773_p2 <= (p_Result_8_reg_4132_pp0_iter1_reg and cmp_i1675_reg_4186_pp0_iter1_reg);
    and_ln347_fu_3229_p2 <= (p_Result_7_reg_4016_pp0_iter1_reg and cmp_i1639_fu_2976_p2);
    and_ln394_1_fu_3555_p2 <= (p_Result_s_reg_4028_pp0_iter1_reg and and_ln394_fu_3551_p2);
    and_ln394_fu_3551_p2 <= (p_Result_8_reg_4132_pp0_iter1_reg and cmp_i1675_reg_4186_pp0_iter1_reg);
    and_ln400_fu_3118_p2 <= (p_Result_7_reg_4016_pp0_iter1_reg and cmp_i1639_fu_2976_p2);
    and_ln467_1_fu_3307_p2 <= (p_Result_s_reg_4028_pp0_iter1_reg and and_ln467_fu_3303_p2);
    and_ln467_fu_3303_p2 <= (p_Result_8_reg_4132_pp0_iter1_reg and cmp_i1675_reg_4186_pp0_iter1_reg);
    and_ln473_fu_2981_p2 <= (p_Result_7_reg_4016_pp0_iter1_reg and cmp_i1639_fu_2976_p2);
    and_ln779_10_fu_2590_p2 <= (shl_ln779_10_fu_2584_p2 and p_Result_117_reg_4453);
    and_ln779_11_fu_2607_p2 <= (shl_ln779_11_fu_2601_p2 and p_Result_117_reg_4453);
    and_ln779_1_fu_1886_p2 <= (shl_ln779_5_fu_1880_p2 and p_Result_104_fu_1458_p3);
    and_ln779_2_fu_1910_p2 <= (shl_ln779_6_fu_1904_p2 and p_Result_104_fu_1458_p3);
    and_ln779_3_fu_1934_p2 <= (shl_ln779_7_fu_1928_p2 and p_Result_104_fu_1458_p3);
    and_ln779_4_fu_2106_p2 <= (shl_ln779_fu_2101_p2 and p_Result_102_fu_2079_p3);
    and_ln779_5_fu_2123_p2 <= (shl_ln779_1_fu_2118_p2 and p_Result_102_fu_2079_p3);
    and_ln779_6_fu_2150_p2 <= (shl_ln779_2_fu_2144_p2 and p_Result_102_fu_2079_p3);
    and_ln779_7_fu_2173_p2 <= (shl_ln779_4_fu_2167_p2 and p_Result_102_fu_2079_p3);
    and_ln779_8_fu_2556_p2 <= (shl_ln779_8_fu_2551_p2 and p_Result_117_reg_4453);
    and_ln779_9_fu_2573_p2 <= (shl_ln779_9_fu_2567_p2 and p_Result_117_reg_4453);
    and_ln779_fu_1862_p2 <= (shl_ln779_3_fu_1856_p2 and p_Result_104_fu_1458_p3);
    and_ln_fu_1341_p4 <= ((p_Result_63_fu_981_p3 & ap_const_lv15_0) & p_Result_7_reg_4016);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op746_write_state9, ap_predicate_op748_write_state9, ap_predicate_op749_write_state9, ap_predicate_op751_write_state9, ap_predicate_op752_write_state9, symbolsIn_TVALID_int_regslice, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (symbolsIn_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op752_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op751_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op749_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op748_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op746_write_state9 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op746_write_state9, ap_predicate_op748_write_state9, ap_predicate_op749_write_state9, ap_predicate_op751_write_state9, ap_predicate_op752_write_state9, ap_block_state9_io, symbolsIn_TVALID_int_regslice, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (symbolsIn_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op752_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op751_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op749_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op748_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op746_write_state9 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op746_write_state9, ap_predicate_op748_write_state9, ap_predicate_op749_write_state9, ap_predicate_op751_write_state9, ap_predicate_op752_write_state9, ap_block_state9_io, symbolsIn_TVALID_int_regslice, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (symbolsIn_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op752_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op751_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op749_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op748_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op746_write_state9 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_predicate_op500_write_state6, ap_predicate_op524_write_state6, ap_predicate_op754_write_state10, ap_predicate_op757_write_state10, regslice_both_LLRout_V_data_V_U_apdone_blk, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op524_write_state6 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op500_write_state6 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_LLRout_V_data_V_U_apdone_blk = ap_const_logic_1) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op757_write_state10 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op754_write_state10 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_predicate_op500_write_state6, ap_predicate_op524_write_state6, ap_block_state6_io, ap_predicate_op754_write_state10, ap_predicate_op757_write_state10, regslice_both_LLRout_V_data_V_U_apdone_blk, ap_block_state10_io, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or ((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op524_write_state6 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op500_write_state6 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or (regslice_both_LLRout_V_data_V_U_apdone_blk = ap_const_logic_1) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op757_write_state10 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op754_write_state10 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_predicate_op500_write_state6, ap_predicate_op524_write_state6, ap_block_state6_io, ap_predicate_op754_write_state10, ap_predicate_op757_write_state10, regslice_both_LLRout_V_data_V_U_apdone_blk, ap_block_state10_io, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or ((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op524_write_state6 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op500_write_state6 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or (regslice_both_LLRout_V_data_V_U_apdone_blk = ap_const_logic_1) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op757_write_state10 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op754_write_state10 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_predicate_op561_write_state7, ap_predicate_op586_write_state7, ap_predicate_op587_write_state7, ap_predicate_op608_write_state7, ap_predicate_op622_write_state7, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op622_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op608_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op587_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op586_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op561_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_predicate_op561_write_state7, ap_predicate_op586_write_state7, ap_predicate_op587_write_state7, ap_predicate_op608_write_state7, ap_predicate_op622_write_state7, ap_block_state7_io, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state7_io) or ((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op622_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op608_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op587_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op586_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op561_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1027_reg_4055_pp0_iter1_reg, ap_predicate_op561_write_state7, ap_predicate_op586_write_state7, ap_predicate_op587_write_state7, ap_predicate_op608_write_state7, ap_predicate_op622_write_state7, ap_block_state7_io, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state7_io) or ((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op622_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op608_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op587_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op586_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op561_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice))));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_predicate_op631_write_state8, ap_predicate_op633_write_state8, ap_predicate_op634_write_state8, ap_predicate_op662_write_state8, ap_predicate_op705_write_state8, ap_predicate_op745_write_state8, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op745_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op705_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op662_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op634_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op633_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op631_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice))));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_predicate_op631_write_state8, ap_predicate_op633_write_state8, ap_predicate_op634_write_state8, ap_predicate_op662_write_state8, ap_predicate_op705_write_state8, ap_predicate_op745_write_state8, ap_block_state8_io, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op745_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op705_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op662_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op634_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op633_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op631_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_predicate_op631_write_state8, ap_predicate_op633_write_state8, ap_predicate_op634_write_state8, ap_predicate_op662_write_state8, ap_predicate_op705_write_state8, ap_predicate_op745_write_state8, ap_block_state8_io, LLRout_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op745_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op705_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op662_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op634_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op633_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op631_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice))));
    end process;


    ap_block_state10_io_assign_proc : process(ap_predicate_op754_write_state10, ap_predicate_op757_write_state10, LLRout_TREADY_int_regslice)
    begin
                ap_block_state10_io <= (((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op757_write_state10 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op754_write_state10 = ap_const_boolean_1)));
    end process;


    ap_block_state10_pp0_stage1_iter2_assign_proc : process(ap_predicate_op754_write_state10, ap_predicate_op757_write_state10, regslice_both_LLRout_V_data_V_U_apdone_blk, LLRout_TREADY_int_regslice)
    begin
                ap_block_state10_pp0_stage1_iter2 <= ((regslice_both_LLRout_V_data_V_U_apdone_blk = ap_const_logic_1) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op757_write_state10 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op754_write_state10 = ap_const_boolean_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(symbolsIn_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (symbolsIn_TVALID_int_regslice = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, ap_predicate_op500_write_state6, ap_predicate_op524_write_state6, LLRout_TREADY_int_regslice)
    begin
                ap_block_state6_io <= (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op524_write_state6 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op500_write_state6 = ap_const_boolean_1)));
    end process;


    ap_block_state6_pp0_stage1_iter1_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, ap_predicate_op500_write_state6, ap_predicate_op524_write_state6, LLRout_TREADY_int_regslice)
    begin
                ap_block_state6_pp0_stage1_iter1 <= (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op524_write_state6 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op500_write_state6 = ap_const_boolean_1)));
    end process;


    ap_block_state7_io_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, ap_predicate_op561_write_state7, ap_predicate_op586_write_state7, ap_predicate_op587_write_state7, ap_predicate_op608_write_state7, ap_predicate_op622_write_state7, LLRout_TREADY_int_regslice)
    begin
                ap_block_state7_io <= (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op622_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op608_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op587_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op586_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op561_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)));
    end process;


    ap_block_state7_pp0_stage2_iter1_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, ap_predicate_op561_write_state7, ap_predicate_op586_write_state7, ap_predicate_op587_write_state7, ap_predicate_op608_write_state7, ap_predicate_op622_write_state7, LLRout_TREADY_int_regslice)
    begin
                ap_block_state7_pp0_stage2_iter1 <= (((icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op622_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op608_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op587_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op586_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op561_write_state7 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)));
    end process;


    ap_block_state8_io_assign_proc : process(ap_predicate_op631_write_state8, ap_predicate_op633_write_state8, ap_predicate_op634_write_state8, ap_predicate_op662_write_state8, ap_predicate_op705_write_state8, ap_predicate_op745_write_state8, LLRout_TREADY_int_regslice)
    begin
                ap_block_state8_io <= (((ap_predicate_op745_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op705_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op662_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op634_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op633_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op631_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)));
    end process;


    ap_block_state8_pp0_stage3_iter1_assign_proc : process(ap_predicate_op631_write_state8, ap_predicate_op633_write_state8, ap_predicate_op634_write_state8, ap_predicate_op662_write_state8, ap_predicate_op705_write_state8, ap_predicate_op745_write_state8, LLRout_TREADY_int_regslice)
    begin
                ap_block_state8_pp0_stage3_iter1 <= (((ap_predicate_op745_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op705_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op662_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op634_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op633_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)) or ((ap_predicate_op631_write_state8 = ap_const_boolean_1) and (ap_const_logic_0 = LLRout_TREADY_int_regslice)));
    end process;


    ap_block_state9_io_assign_proc : process(ap_predicate_op746_write_state9, ap_predicate_op748_write_state9, ap_predicate_op749_write_state9, ap_predicate_op751_write_state9, ap_predicate_op752_write_state9, LLRout_TREADY_int_regslice)
    begin
                ap_block_state9_io <= (((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op752_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op751_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op749_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op748_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op746_write_state9 = ap_const_boolean_1)));
    end process;


    ap_block_state9_pp0_stage0_iter2_assign_proc : process(ap_predicate_op746_write_state9, ap_predicate_op748_write_state9, ap_predicate_op749_write_state9, ap_predicate_op751_write_state9, ap_predicate_op752_write_state9, LLRout_TREADY_int_regslice)
    begin
                ap_block_state9_pp0_stage0_iter2 <= (((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op752_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op751_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op749_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op748_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_0 = LLRout_TREADY_int_regslice) and (ap_predicate_op746_write_state9 = ap_const_boolean_1)));
    end process;


    ap_condition_228_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_228 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_232_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln1027_reg_4055, ap_block_pp0_stage1_11001)
    begin
                ap_condition_232 <= ((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_311_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_311 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_3356_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, icmp_ln1027_fu_829_p2)
    begin
                ap_condition_3356 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_3357_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, icmp_ln1027_fu_829_p2)
    begin
                ap_condition_3357 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_389_assign_proc : process(icmp_ln1027_reg_4055, icmp_ln149_fu_1350_p2, icmp_ln152_fu_1356_p2)
    begin
                ap_condition_389 <= ((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (icmp_ln152_fu_1356_p2 = ap_const_lv1_0) and (icmp_ln149_fu_1350_p2 = ap_const_lv1_0));
    end process;


    ap_condition_753_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_753 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_756_assign_proc : process(icmp_ln1027_reg_4055, icmp_ln149_fu_1350_p2, icmp_ln152_fu_1356_p2)
    begin
                ap_condition_756 <= ((icmp_ln1027_reg_4055 = ap_const_lv1_1) and (icmp_ln152_fu_1356_p2 = ap_const_lv1_1) and (icmp_ln149_fu_1350_p2 = ap_const_lv1_0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg, p_Result_138_reg_4775, ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379)
    begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14 <= p_Result_138_reg_4775;
        else 
            ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14 <= ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379;
        end if; 
    end process;

    ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 <= ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325;
    ap_phi_reg_pp0_iter0_LLRout_T_data_V_31_reg_379 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_LLRout_T_data_V_46_reg_370 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_LLRout_T_data_V_49_reg_361 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op500_write_state6_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op500_write_state6 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op524_write_state6_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op524_write_state6 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op561_write_state7_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op561_write_state7 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op586_write_state7_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op586_write_state7 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op587_write_state7_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op587_write_state7 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op608_write_state7_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op608_write_state7 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op622_write_state7_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op622_write_state7 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op631_write_state8_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op631_write_state8 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op633_write_state8_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op633_write_state8 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op634_write_state8_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_7_reg_4016_pp0_iter1_reg)
    begin
                ap_predicate_op634_write_state8 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_7_reg_4016_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op662_write_state8_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_63_reg_4152_pp0_iter1_reg)
    begin
                ap_predicate_op662_write_state8 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op705_write_state8_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_63_reg_4152_pp0_iter1_reg)
    begin
                ap_predicate_op705_write_state8 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op745_write_state8_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_63_reg_4152_pp0_iter1_reg)
    begin
                ap_predicate_op745_write_state8 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op746_write_state9_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_63_reg_4152_pp0_iter1_reg)
    begin
                ap_predicate_op746_write_state9 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op748_write_state9_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_63_reg_4152_pp0_iter1_reg)
    begin
                ap_predicate_op748_write_state9 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op749_write_state9_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_63_reg_4152_pp0_iter1_reg)
    begin
                ap_predicate_op749_write_state9 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op751_write_state9_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_63_reg_4152_pp0_iter1_reg)
    begin
                ap_predicate_op751_write_state9 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op752_write_state9_assign_proc : process(icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, p_Result_63_reg_4152_pp0_iter1_reg)
    begin
                ap_predicate_op752_write_state9 <= ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op754_write_state10_assign_proc : process(p_Result_63_reg_4152_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter2_reg, icmp_ln1027_reg_4055_pp0_iter2_reg)
    begin
                ap_predicate_op754_write_state10 <= ((icmp_ln1027_reg_4055_pp0_iter2_reg = ap_const_lv1_0) and (modOrder_read_reg_3988_pp0_iter2_reg = ap_const_lv4_8) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op757_write_state10_assign_proc : process(p_Result_63_reg_4152_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter2_reg, icmp_ln1027_reg_4055_pp0_iter2_reg)
    begin
                ap_predicate_op757_write_state10 <= ((icmp_ln1027_reg_4055_pp0_iter2_reg = ap_const_lv1_0) and (modOrder_read_reg_3988_pp0_iter2_reg = ap_const_lv4_6) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_AXIL_clk_inv_assign_proc : process(ap_rst_n_AXIL_clk)
    begin
                ap_rst_n_AXIL_clk_inv <= not(ap_rst_n_AXIL_clk);
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cmp_i1639_fu_2976_p2 <= (p_Result_8_reg_4132_pp0_iter1_reg xor ap_const_lv1_1);
    cmp_i_i2871_fu_848_p2 <= "1" when (modOrder = ap_const_lv4_4) else "0";
    cmp_i_i_fu_854_p2 <= "1" when (modOrder = ap_const_lv4_8) else "0";
    empty_100_fu_2395_p2 <= (p_Result_117_reg_4453 and empty_99_fu_2389_p2);
    empty_101_fu_2406_p2 <= std_logic_vector(unsigned(select_ln1035_12_reg_4486) + unsigned(ap_const_lv26_6));
    empty_102_fu_2411_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_101_fu_2406_p2(26-1 downto 0)))));
    empty_103_fu_2417_p2 <= (p_Result_117_reg_4453 and empty_102_fu_2411_p2);
    empty_104_fu_2428_p2 <= std_logic_vector(unsigned(select_ln1035_12_reg_4486) + unsigned(ap_const_lv26_7));
    empty_105_fu_2433_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_104_fu_2428_p2(26-1 downto 0)))));
    empty_106_fu_2439_p2 <= (p_Result_117_reg_4453 and empty_105_fu_2433_p2);
    empty_107_fu_3331_p3 <= 
        grp_fu_520_p4 when (p_Result_90_reg_4573(0) = '1') else 
        grp_fu_529_p2;
    empty_108_fu_3350_p3 <= 
        grp_fu_535_p4 when (p_Result_91_reg_4578(0) = '1') else 
        grp_fu_544_p2;
    empty_109_fu_3379_p3 <= 
        grp_fu_598_p4 when (p_Result_93_reg_4583(0) = '1') else 
        grp_fu_607_p2;
    empty_110_fu_3398_p3 <= 
        grp_fu_613_p4 when (p_Result_94_reg_4588(0) = '1') else 
        grp_fu_622_p2;
    empty_111_fu_3445_p3 <= 
        grp_fu_628_p4 when (p_Result_96_reg_4593(0) = '1') else 
        grp_fu_637_p2;
    empty_112_fu_3464_p3 <= 
        grp_fu_643_p4 when (p_Result_97_reg_4598(0) = '1') else 
        grp_fu_652_p2;
    empty_113_fu_3499_p3 <= 
        grp_fu_658_p4 when (p_Result_99_reg_4603(0) = '1') else 
        sub_ln368_38_fu_3493_p2;
    empty_114_fu_3524_p3 <= 
        grp_fu_667_p4 when (p_Result_100_reg_4608(0) = '1') else 
        sub_ln368_39_fu_3518_p2;
    empty_115_fu_2450_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & select_ln1035_12_reg_4486(26-1 downto 0)))));
    empty_116_fu_2455_p2 <= (p_Result_117_reg_4453 and empty_115_fu_2450_p2);
    empty_118_fu_2466_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_410_p2(26-1 downto 0)))));
    empty_119_fu_2472_p2 <= (p_Result_117_reg_4453 and empty_118_fu_2466_p2);
    empty_121_fu_2483_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_415_p2(26-1 downto 0)))));
    empty_122_fu_2489_p2 <= (p_Result_117_reg_4453 and empty_121_fu_2483_p2);
    empty_124_fu_2500_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_420_p2(26-1 downto 0)))));
    empty_125_fu_2506_p2 <= (p_Result_117_reg_4453 and empty_124_fu_2500_p2);
    empty_127_fu_2517_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_425_p2(26-1 downto 0)))));
    empty_128_fu_2523_p2 <= (p_Result_117_reg_4453 and empty_127_fu_2517_p2);
    empty_130_fu_2534_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_430_p2(26-1 downto 0)))));
    empty_131_fu_2540_p2 <= (p_Result_117_reg_4453 and empty_130_fu_2534_p2);
    empty_132_fu_3579_p3 <= 
        grp_fu_520_p4 when (p_Result_79_reg_4613(0) = '1') else 
        grp_fu_529_p2;
    empty_133_fu_3598_p3 <= 
        grp_fu_535_p4 when (p_Result_80_reg_4618(0) = '1') else 
        grp_fu_544_p2;
    empty_134_fu_3627_p3 <= 
        grp_fu_598_p4 when (p_Result_82_reg_4623(0) = '1') else 
        grp_fu_607_p2;
    empty_135_fu_3646_p3 <= 
        grp_fu_613_p4 when (p_Result_83_reg_4628(0) = '1') else 
        grp_fu_622_p2;
    empty_136_fu_3693_p3 <= 
        grp_fu_628_p4 when (p_Result_85_reg_4633(0) = '1') else 
        grp_fu_637_p2;
    empty_137_fu_3712_p3 <= 
        grp_fu_643_p4 when (p_Result_86_reg_4638(0) = '1') else 
        grp_fu_652_p2;
    empty_138_fu_3148_p3 <= 
        grp_fu_550_p4 when (p_Result_50_reg_4418(0) = '1') else 
        grp_fu_559_p2;
    empty_139_fu_3167_p3 <= 
        grp_fu_565_p4 when (p_Result_51_reg_4423(0) = '1') else 
        grp_fu_574_p2;
    empty_140_fu_3011_p3 <= 
        grp_fu_550_p4 when (p_Result_55_reg_4378(0) = '1') else 
        grp_fu_559_p2;
    empty_141_fu_3030_p3 <= 
        grp_fu_565_p4 when (p_Result_56_reg_4383(0) = '1') else 
        grp_fu_574_p2;
    empty_142_fu_3065_p3 <= 
        grp_fu_580_p4 when (p_Result_58_reg_4388(0) = '1') else 
        sub_ln368_20_fu_3059_p2;
    empty_143_fu_3090_p3 <= 
        grp_fu_589_p4 when (p_Result_59_reg_4393(0) = '1') else 
        sub_ln368_21_fu_3084_p2;
    empty_34_fu_1712_p1 <= lhs_V_1_reg_4209(26 - 1 downto 0);
    empty_35_fu_1715_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_34_fu_1712_p1(26-1 downto 0)))));
    empty_36_fu_1721_p2 <= (p_Result_104_fu_1458_p3 and empty_35_fu_1715_p2);
    empty_37_fu_1733_p2 <= std_logic_vector(unsigned(empty_34_fu_1712_p1) + unsigned(ap_const_lv26_1));
    empty_38_fu_1739_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_37_fu_1733_p2(26-1 downto 0)))));
    empty_39_fu_1745_p2 <= (p_Result_104_fu_1458_p3 and empty_38_fu_1739_p2);
    empty_40_fu_1757_p2 <= std_logic_vector(unsigned(empty_34_fu_1712_p1) + unsigned(ap_const_lv26_2));
    empty_41_fu_1763_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_40_fu_1757_p2(26-1 downto 0)))));
    empty_42_fu_1769_p2 <= (p_Result_104_fu_1458_p3 and empty_41_fu_1763_p2);
    empty_43_fu_1781_p2 <= std_logic_vector(unsigned(empty_34_fu_1712_p1) + unsigned(ap_const_lv26_3));
    empty_44_fu_1787_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_43_fu_1781_p2(26-1 downto 0)))));
    empty_45_fu_1793_p2 <= (p_Result_104_fu_1458_p3 and empty_44_fu_1787_p2);
    empty_46_fu_1805_p2 <= std_logic_vector(unsigned(empty_34_fu_1712_p1) + unsigned(ap_const_lv26_4));
    empty_47_fu_1811_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_46_fu_1805_p2(26-1 downto 0)))));
    empty_48_fu_1817_p2 <= (p_Result_104_fu_1458_p3 and empty_47_fu_1811_p2);
    empty_49_fu_1829_p2 <= std_logic_vector(unsigned(empty_34_fu_1712_p1) + unsigned(ap_const_lv26_5));
    empty_50_fu_1835_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_49_fu_1829_p2(26-1 downto 0)))));
    empty_51_fu_1841_p2 <= (p_Result_104_fu_1458_p3 and empty_50_fu_1835_p2);
    empty_52_fu_2808_p3 <= 
        grp_fu_460_p4 when (p_Result_26_reg_4398(0) = '1') else 
        grp_fu_469_p2;
    empty_53_fu_2827_p3 <= 
        grp_fu_475_p4 when (p_Result_33_reg_4403(0) = '1') else 
        grp_fu_484_p2;
    empty_54_fu_2856_p3 <= 
        grp_fu_490_p4 when (p_Result_35_reg_4408(0) = '1') else 
        grp_fu_499_p2;
    empty_55_fu_2875_p3 <= 
        grp_fu_505_p4 when (p_Result_36_reg_4413(0) = '1') else 
        grp_fu_514_p2;
    empty_56_fu_1523_p1 <= lhs_V_1_reg_4209(26 - 1 downto 0);
    empty_57_fu_1526_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_56_fu_1523_p1(26-1 downto 0)))));
    empty_58_fu_1532_p2 <= (p_Result_104_fu_1458_p3 and empty_57_fu_1526_p2);
    empty_59_fu_1544_p2 <= std_logic_vector(unsigned(empty_56_fu_1523_p1) + unsigned(ap_const_lv26_1));
    empty_60_fu_1550_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_59_fu_1544_p2(26-1 downto 0)))));
    empty_61_fu_1556_p2 <= (p_Result_104_fu_1458_p3 and empty_60_fu_1550_p2);
    empty_62_fu_1568_p2 <= std_logic_vector(unsigned(empty_56_fu_1523_p1) + unsigned(ap_const_lv26_2));
    empty_63_fu_1574_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_62_fu_1568_p2(26-1 downto 0)))));
    empty_64_fu_1580_p2 <= (p_Result_104_fu_1458_p3 and empty_63_fu_1574_p2);
    empty_65_fu_1592_p2 <= std_logic_vector(unsigned(empty_56_fu_1523_p1) + unsigned(ap_const_lv26_3));
    empty_66_fu_1598_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_65_fu_1592_p2(26-1 downto 0)))));
    empty_67_fu_1604_p2 <= (p_Result_104_fu_1458_p3 and empty_66_fu_1598_p2);
    empty_68_fu_1616_p2 <= std_logic_vector(unsigned(empty_56_fu_1523_p1) + unsigned(ap_const_lv26_4));
    empty_69_fu_1622_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_68_fu_1616_p2(26-1 downto 0)))));
    empty_70_fu_1628_p2 <= (p_Result_104_fu_1458_p3 and empty_69_fu_1622_p2);
    empty_71_fu_1640_p2 <= std_logic_vector(unsigned(empty_56_fu_1523_p1) + unsigned(ap_const_lv26_5));
    empty_72_fu_1646_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_71_fu_1640_p2(26-1 downto 0)))));
    empty_73_fu_1652_p2 <= (p_Result_104_fu_1458_p3 and empty_72_fu_1646_p2);
    empty_74_fu_1664_p2 <= std_logic_vector(unsigned(empty_56_fu_1523_p1) + unsigned(ap_const_lv26_6));
    empty_75_fu_1670_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_74_fu_1664_p2(26-1 downto 0)))));
    empty_76_fu_1676_p2 <= (p_Result_104_fu_1458_p3 and empty_75_fu_1670_p2);
    empty_77_fu_1688_p2 <= std_logic_vector(unsigned(empty_56_fu_1523_p1) + unsigned(ap_const_lv26_7));
    empty_78_fu_1694_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & empty_77_fu_1688_p2(26-1 downto 0)))));
    empty_79_fu_1700_p2 <= (p_Result_104_fu_1458_p3 and empty_78_fu_1694_p2);
    empty_80_fu_2713_p3 <= 
        grp_fu_460_p4 when (p_Result_27_reg_4358(0) = '1') else 
        grp_fu_469_p2;
    empty_81_fu_2732_p3 <= 
        grp_fu_475_p4 when (p_Result_39_reg_4363(0) = '1') else 
        grp_fu_484_p2;
    empty_82_fu_2761_p3 <= 
        grp_fu_490_p4 when (p_Result_41_reg_4368(0) = '1') else 
        grp_fu_499_p2;
    empty_83_fu_2780_p3 <= 
        grp_fu_505_p4 when (p_Result_42_reg_4373(0) = '1') else 
        grp_fu_514_p2;
    empty_84_fu_2305_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & select_ln1035_12_reg_4486(26-1 downto 0)))));
    empty_85_fu_2310_p2 <= (p_Result_117_reg_4453 and empty_84_fu_2305_p2);
    empty_87_fu_2321_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_410_p2(26-1 downto 0)))));
    empty_88_fu_2327_p2 <= (p_Result_117_reg_4453 and empty_87_fu_2321_p2);
    empty_90_fu_2338_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_415_p2(26-1 downto 0)))));
    empty_91_fu_2344_p2 <= (p_Result_117_reg_4453 and empty_90_fu_2338_p2);
    empty_93_fu_2355_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_420_p2(26-1 downto 0)))));
    empty_94_fu_2361_p2 <= (p_Result_117_reg_4453 and empty_93_fu_2355_p2);
    empty_96_fu_2372_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_425_p2(26-1 downto 0)))));
    empty_97_fu_2378_p2 <= (p_Result_117_reg_4453 and empty_96_fu_2372_p2);
    empty_99_fu_2389_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_430_p2(26-1 downto 0)))));

    grp_fu_3896_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3896_ce <= ap_const_logic_1;
        else 
            grp_fu_3896_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3896_p1 <= zext_ln1494_fu_988_p1(8 - 1 downto 0);

    grp_fu_3902_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3902_ce <= ap_const_logic_1;
        else 
            grp_fu_3902_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3902_p1 <= zext_ln1494_fu_988_p1(8 - 1 downto 0);

    grp_fu_3908_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3908_ce <= ap_const_logic_1;
        else 
            grp_fu_3908_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3908_p1 <= zext_ln1494_fu_988_p1(8 - 1 downto 0);

    grp_fu_3914_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3914_ce <= ap_const_logic_1;
        else 
            grp_fu_3914_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3914_p1 <= zext_ln1494_fu_988_p1(8 - 1 downto 0);

    grp_fu_3920_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3920_ce <= ap_const_logic_1;
        else 
            grp_fu_3920_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3920_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3926_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3926_ce <= ap_const_logic_1;
        else 
            grp_fu_3926_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3926_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3932_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3932_ce <= ap_const_logic_1;
        else 
            grp_fu_3932_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3932_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3937_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3937_ce <= ap_const_logic_1;
        else 
            grp_fu_3937_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3937_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3942_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3942_ce <= ap_const_logic_1;
        else 
            grp_fu_3942_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3942_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3948_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3948_ce <= ap_const_logic_1;
        else 
            grp_fu_3948_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3948_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3954_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3954_ce <= ap_const_logic_1;
        else 
            grp_fu_3954_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3954_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3959_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3959_ce <= ap_const_logic_1;
        else 
            grp_fu_3959_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3959_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3964_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3964_ce <= ap_const_logic_1;
        else 
            grp_fu_3964_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3964_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3970_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3970_ce <= ap_const_logic_1;
        else 
            grp_fu_3970_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3970_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3976_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3976_ce <= ap_const_logic_1;
        else 
            grp_fu_3976_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3976_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_3982_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3982_ce <= ap_const_logic_1;
        else 
            grp_fu_3982_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3982_p1 <= zext_ln1494_reg_4156(8 - 1 downto 0);

    grp_fu_400_p0_assign_proc : process(posI, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, posI_load_reg_4065)
    begin
        if ((ap_const_logic_1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_400_p0 <= posI_load_reg_4065;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_400_p0 <= posI;
            else 
                grp_fu_400_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_400_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_400_p2 <= std_logic_vector(unsigned(grp_fu_400_p0) + unsigned(ap_const_lv32_1));
    grp_fu_405_p2 <= (p_Result_7_reg_4016 xor ap_const_lv1_1);
    grp_fu_410_p2 <= std_logic_vector(unsigned(select_ln1035_12_reg_4486) + unsigned(ap_const_lv26_1));
    grp_fu_415_p2 <= std_logic_vector(unsigned(select_ln1035_12_reg_4486) + unsigned(ap_const_lv26_2));
    grp_fu_420_p2 <= std_logic_vector(unsigned(select_ln1035_12_reg_4486) + unsigned(ap_const_lv26_3));
    grp_fu_425_p2 <= std_logic_vector(unsigned(select_ln1035_12_reg_4486) + unsigned(ap_const_lv26_4));
    grp_fu_430_p2 <= std_logic_vector(unsigned(select_ln1035_12_reg_4486) + unsigned(ap_const_lv26_5));
    
    grp_fu_435_p4_proc : process(p_Result_s_reg_4028_pp0_iter1_reg)
    begin
        grp_fu_435_p4 <= ap_const_lv72_0;
        grp_fu_435_p4(64) <= p_Result_s_reg_4028_pp0_iter1_reg(0);
    end process;

    grp_fu_444_p3 <= 
        grp_fu_435_p4 when (p_Result_7_reg_4016_pp0_iter1_reg(0) = '1') else 
        ap_const_lv72_0;
    
    grp_fu_451_p4_proc : process(grp_fu_444_p3, p_Result_1_reg_4043_pp0_iter1_reg)
    begin
        grp_fu_451_p4 <= grp_fu_444_p3;
        grp_fu_451_p4(65) <= p_Result_1_reg_4043_pp0_iter1_reg(0);
    end process;

    grp_fu_460_p4 <= p_Val2_17_reg_4668(23 downto 8);
    grp_fu_469_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(grp_fu_460_p4));
    grp_fu_475_p4 <= p_Val2_19_reg_4673(23 downto 9);
    grp_fu_484_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(grp_fu_475_p4));
    grp_fu_490_p4 <= p_Val2_22_reg_4678(23 downto 8);
    grp_fu_499_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(grp_fu_490_p4));
    grp_fu_505_p4 <= p_Val2_24_reg_4683(23 downto 9);
    grp_fu_514_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(grp_fu_505_p4));

    grp_fu_520_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1, icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, p_Result_63_reg_4152_pp0_iter1_reg, grp_fu_3920_p2, p_Val2_39_reg_4708)
    begin
        if ((((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)))) then 
            grp_fu_520_p1 <= p_Val2_39_reg_4708;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_520_p1 <= grp_fu_3920_p2;
        else 
            grp_fu_520_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_520_p4 <= grp_fu_520_p1(23 downto 8);
    grp_fu_529_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(grp_fu_520_p4));

    grp_fu_535_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1, icmp_ln1027_reg_4055_pp0_iter1_reg, modOrder_read_reg_3988_pp0_iter1_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, p_Result_63_reg_4152_pp0_iter1_reg, grp_fu_3926_p2, p_Val2_40_reg_4713)
    begin
        if ((((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_4) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_8) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)) or ((modOrder_read_reg_3988_pp0_iter1_reg = ap_const_lv4_6) and (icmp_ln1027_reg_4055_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (p_Result_63_reg_4152_pp0_iter1_reg = ap_const_lv1_1)))) then 
            grp_fu_535_p1 <= p_Val2_40_reg_4713;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_535_p1 <= grp_fu_3926_p2;
        else 
            grp_fu_535_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_535_p4 <= grp_fu_535_p1(23 downto 9);
    grp_fu_544_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(grp_fu_535_p4));
    grp_fu_550_p4 <= p_Val2_41_reg_4718(23 downto 8);
    grp_fu_559_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(grp_fu_550_p4));
    grp_fu_565_p4 <= p_Val2_43_reg_4723(23 downto 9);
    grp_fu_574_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(grp_fu_565_p4));
    grp_fu_580_p4 <= grp_fu_3942_p2(23 downto 8);
    grp_fu_589_p4 <= grp_fu_3948_p2(23 downto 9);
    grp_fu_598_p4 <= p_Val2_69_reg_4813(23 downto 8);
    grp_fu_607_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(grp_fu_598_p4));
    grp_fu_613_p4 <= p_Val2_71_reg_4818(23 downto 9);
    grp_fu_622_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(grp_fu_613_p4));
    grp_fu_628_p4 <= grp_fu_3964_p2(23 downto 8);
    grp_fu_637_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(grp_fu_628_p4));
    grp_fu_643_p4 <= grp_fu_3970_p2(23 downto 9);
    grp_fu_652_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(grp_fu_643_p4));
    grp_fu_658_p4 <= grp_fu_3976_p2(23 downto 8);
    grp_fu_667_p4 <= grp_fu_3982_p2(23 downto 9);
    grp_fu_676_p2 <= (tmp_last_V_7_reg_4007_pp0_iter1_reg and p_Result_8_reg_4132_pp0_iter1_reg);
    icmp_ln1027_fu_829_p2 <= "1" when (tmp_3_fu_819_p4 = ap_const_lv2_0) else "0";
    icmp_ln1035_1_fu_874_p2 <= "1" when (unsigned(ret_V_1_fu_868_p2) > unsigned(ap_const_lv33_19)) else "0";
    icmp_ln1035_2_fu_926_p2 <= "1" when (unsigned(ret_V_fu_909_p2) > unsigned(ap_const_lv33_17)) else "0";
    icmp_ln1035_3_fu_1946_p2 <= "1" when (unsigned(ret_V_2_reg_4248) > unsigned(ap_const_lv33_19)) else "0";
    icmp_ln1035_fu_915_p2 <= "1" when (unsigned(ret_V_fu_909_p2) > unsigned(ap_const_lv33_19)) else "0";
    icmp_ln149_fu_1350_p2 <= "1" when (and_ln_fu_1341_p4 = ap_const_lv17_10001) else "0";
    icmp_ln152_fu_1356_p2 <= "1" when (and_ln_fu_1341_p4 = ap_const_lv17_0) else "0";
    icmp_ln241_fu_895_p2 <= "1" when (modOrder = ap_const_lv4_6) else "0";
    lhs_V_1_fu_1027_p3 <= 
        ap_const_lv32_2 when (or_ln1035_3_fu_1000_p2(0) = '1') else 
        add_ln238_reg_4104;
    modOrder_read_read_fu_244_p2 <= modOrder;
    or_ln1035_1_fu_1287_p2 <= (or_ln1035_fu_1283_p2 or icmp_ln1035_2_reg_4126);
    or_ln1035_2_fu_1311_p2 <= (or_ln1035_fu_1283_p2 or and_ln1035_1_fu_1298_p2);
    or_ln1035_3_fu_1000_p2 <= (p_Result_s_reg_4028 or icmp_ln1035_1_reg_4088);
    or_ln1035_4_fu_1988_p2 <= (or_ln1035_3_reg_4193 or icmp_ln1035_3_fu_1946_p2);
    or_ln1035_fu_1283_p2 <= (p_Result_s_reg_4028 or icmp_ln1035_reg_4115);
    or_ln241_1_fu_1034_p2 <= (grp_fu_405_p2 or cmp_i_i2871_reg_4077);
    or_ln241_2_fu_1065_p2 <= (or_ln241_1_fu_1034_p2 or icmp_ln241_reg_4109);
    or_ln241_3_fu_1190_p2 <= (or_ln241_fu_1165_p2 or icmp_ln241_reg_4109);
    or_ln241_fu_1165_p2 <= (xor_ln241_fu_1159_p2 or cmp_i_i2871_reg_4077);
    p_Result_100_fu_2444_p2 <= "1" when (empty_106_fu_2439_p2 = ap_const_lv26_0) else "0";
    p_Result_102_fu_2079_p3 <= 
        p_Result_3_fu_2046_p3 when (and_ln1035_1_reg_4279(0) = '1') else 
        p_Result_5_fu_2071_p3;
    p_Result_103_fu_2959_p9 <= (((((((tmp_23_reg_4663 & tmp_reg_4313) & select_ln779_11_fu_2952_p3) & p_Result_8_reg_4132) & select_ln779_9_fu_2938_p3) & p_Result_7_reg_4016_pp0_iter1_reg) & select_ln779_10_fu_2945_p3) & select_ln779_8_fu_2931_p3);
    p_Result_104_fu_1458_p3 <= 
        p_Result_10_fu_1439_p5 when (and_ln1035_2_reg_4198(0) = '1') else 
        p_Result_11_fu_1451_p3;
    
    p_Result_107_fu_3262_p4_proc : process(LLRout_T_data_V_21_fu_3251_p5)
    begin
        p_Result_107_fu_3262_p4 <= LLRout_T_data_V_21_fu_3251_p5;
        p_Result_107_fu_3262_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_108_fu_3290_p5 <= (LLRout_T_data_V_22_fu_3272_p5(71 downto 64) & tmp_6_fu_3283_p3 & LLRout_T_data_V_22_fu_3272_p5(47 downto 0));
    p_Result_10_fu_1439_p5 <= (reg_681 & b1_scrambledSeq_V(1 downto 0));
    
    p_Result_111_fu_2846_p4_proc : process(LLRout_T_data_V_25_fu_2834_p5)
    begin
        p_Result_111_fu_2846_p4 <= LLRout_T_data_V_25_fu_2834_p5;
        p_Result_111_fu_2846_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_112_fu_2890_p5 <= (LLRout_T_data_V_26_fu_2863_p5(71 downto 64) & tmp_11_fu_2882_p3 & LLRout_T_data_V_26_fu_2863_p5(47 downto 0));
    
    p_Result_115_fu_2751_p4_proc : process(LLRout_T_data_V_29_fu_2739_p5)
    begin
        p_Result_115_fu_2751_p4 <= LLRout_T_data_V_29_fu_2739_p5;
        p_Result_115_fu_2751_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_116_fu_2795_p5 <= (LLRout_T_data_V_30_fu_2768_p5(71 downto 64) & tmp_17_fu_2787_p3 & LLRout_T_data_V_30_fu_2768_p5(47 downto 0));
    p_Result_117_fu_1993_p3 <= 
        p_Result_61_fu_1951_p5 when (icmp_ln1035_3_fu_1946_p2(0) = '1') else 
        p_Result_104_fu_1458_p3;
    p_Result_118_fu_3319_p5 <= (ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14(71 downto 66) & tmp_36_fu_3312_p3 & ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14(63 downto 0));
    
    p_Result_119_fu_3369_p4_proc : process(LLRout_T_data_V_33_fu_3357_p5)
    begin
        p_Result_119_fu_3369_p4 <= LLRout_T_data_V_33_fu_3357_p5;
        p_Result_119_fu_3369_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_11_fu_1451_p3 <= 
        p_Result_9_fu_1427_p5 when (p_Result_s_reg_4028(0) = '1') else 
        b1_scrambledSeq_V;
    p_Result_120_fu_3413_p5 <= (LLRout_T_data_V_34_fu_3386_p5(71 downto 64) & tmp_60_fu_3405_p3 & LLRout_T_data_V_34_fu_3386_p5(47 downto 0));
    
    p_Result_121_fu_3483_p4_proc : process(LLRout_T_data_V_36_fu_3471_p5)
    begin
        p_Result_121_fu_3483_p4 <= LLRout_T_data_V_36_fu_3471_p5;
        p_Result_121_fu_3483_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_122_fu_3539_p5 <= (LLRout_T_data_V_37_fu_3506_p5(71 downto 64) & tmp_63_fu_3531_p3 & LLRout_T_data_V_37_fu_3506_p5(47 downto 0));
    p_Result_123_fu_3567_p5 <= (ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14(71 downto 66) & tmp_35_fu_3560_p3 & ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14(63 downto 0));
    
    p_Result_124_fu_3617_p4_proc : process(LLRout_T_data_V_39_fu_3605_p5)
    begin
        p_Result_124_fu_3617_p4 <= LLRout_T_data_V_39_fu_3605_p5;
        p_Result_124_fu_3617_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_125_fu_3661_p5 <= (LLRout_T_data_V_40_fu_3634_p5(71 downto 64) & tmp_48_fu_3653_p3 & LLRout_T_data_V_40_fu_3634_p5(47 downto 0));
    
    p_Result_126_fu_3731_p4_proc : process(LLRout_T_data_V_42_fu_3719_p5)
    begin
        p_Result_126_fu_3731_p4 <= LLRout_T_data_V_42_fu_3719_p5;
        p_Result_126_fu_3731_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_127_fu_3741_p5 <= (p_Result_126_fu_3731_p4(71 downto 32) & grp_fu_658_p4 & p_Result_126_fu_3731_p4(15 downto 0));
    p_Result_128_fu_3761_p5 <= (p_Result_127_fu_3741_p5(71 downto 64) & tmp_54_fu_3753_p3 & p_Result_127_fu_3741_p5(47 downto 0));
    p_Result_129_fu_3789_p5 <= (ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14(71 downto 66) & tmp_34_fu_3782_p3 & ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14(63 downto 0));
    
    p_Result_130_fu_3839_p4_proc : process(LLRout_T_data_V_44_fu_3827_p5)
    begin
        p_Result_130_fu_3839_p4 <= LLRout_T_data_V_44_fu_3827_p5;
        p_Result_130_fu_3839_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_131_fu_3883_p5 <= (LLRout_T_data_V_45_fu_3856_p5(71 downto 64) & tmp_43_fu_3875_p3 & LLRout_T_data_V_45_fu_3856_p5(47 downto 0));
    p_Result_132_fu_3136_p5 <= (ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370(71 downto 66) & tmp_12_fu_3129_p3 & ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370(63 downto 0));
    
    p_Result_133_fu_3186_p4_proc : process(LLRout_T_data_V_48_fu_3174_p5)
    begin
        p_Result_133_fu_3186_p4 <= LLRout_T_data_V_48_fu_3174_p5;
        p_Result_133_fu_3186_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_134_fu_3196_p5 <= (p_Result_133_fu_3186_p4(71 downto 32) & grp_fu_580_p4 & p_Result_133_fu_3186_p4(15 downto 0));
    p_Result_135_fu_3216_p5 <= (p_Result_134_fu_3196_p5(71 downto 64) & tmp_28_fu_3208_p3 & p_Result_134_fu_3196_p5(47 downto 0));
    p_Result_136_fu_2999_p5 <= (ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361(71 downto 66) & tmp_18_fu_2992_p3 & ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361(63 downto 0));
    
    p_Result_137_fu_3049_p4_proc : process(LLRout_T_data_V_51_fu_3037_p5)
    begin
        p_Result_137_fu_3049_p4 <= LLRout_T_data_V_51_fu_3037_p5;
        p_Result_137_fu_3049_p4(32) <= ap_const_lv1_1(0);
    end process;

    p_Result_138_fu_3105_p5 <= (LLRout_T_data_V_52_fu_3072_p5(71 downto 64) & tmp_33_fu_3097_p3 & LLRout_T_data_V_52_fu_3072_p5(47 downto 0));
    p_Result_13_fu_1078_p3 <= tmp_data_V_11_reg_3992(15 downto 15);
    p_Result_14_fu_1109_p3 <= tmp_data_V_11_reg_3992(47 downto 47);
    p_Result_15_fu_1465_p3 <= p_Val2_7_reg_4224(15 downto 15);
    p_Result_16_fu_1494_p3 <= p_Val2_8_reg_4236(15 downto 15);
    p_Result_17_fu_2193_p3 <= p_Val2_10_reg_4334(15 downto 15);
    p_Result_18_fu_2222_p3 <= p_Val2_11_reg_4346(15 downto 15);
    p_Result_25_fu_1868_p2 <= "1" when (and_ln779_fu_1862_p2 = ap_const_lv26_0) else "0";
    p_Result_26_fu_1727_p2 <= "1" when (empty_36_fu_1721_p2 = ap_const_lv26_0) else "0";
    p_Result_27_fu_1538_p2 <= "1" when (empty_58_fu_1532_p2 = ap_const_lv26_0) else "0";
    p_Result_28_fu_1892_p2 <= "1" when (and_ln779_1_fu_1886_p2 = ap_const_lv26_0) else "0";
    p_Result_2_fu_2024_p5 <= (ap_const_lv24_44E59C & b1_scrambledSeq_V(1 downto 0));
    p_Result_30_fu_1916_p2 <= "1" when (and_ln779_2_fu_1910_p2 = ap_const_lv26_0) else "0";
    p_Result_31_fu_1940_p2 <= "1" when (and_ln779_3_fu_1934_p2 = ap_const_lv26_0) else "0";
    p_Result_33_fu_1751_p2 <= "1" when (empty_39_fu_1745_p2 = ap_const_lv26_0) else "0";
    p_Result_35_fu_1775_p2 <= "1" when (empty_42_fu_1769_p2 = ap_const_lv26_0) else "0";
    p_Result_36_fu_1799_p2 <= "1" when (empty_45_fu_1793_p2 = ap_const_lv26_0) else "0";
    p_Result_39_fu_1562_p2 <= "1" when (empty_61_fu_1556_p2 = ap_const_lv26_0) else "0";
    p_Result_3_fu_2046_p3 <= (reg_681 & tmp6_fu_2036_p4);
    p_Result_41_fu_1586_p2 <= "1" when (empty_64_fu_1580_p2 = ap_const_lv26_0) else "0";
    p_Result_42_fu_1610_p2 <= "1" when (empty_67_fu_1604_p2 = ap_const_lv26_0) else "0";
    p_Result_45_fu_2112_p2 <= "1" when (and_ln779_4_fu_2106_p2 = ap_const_lv26_0) else "0";
    p_Result_46_fu_2129_p2 <= "1" when (and_ln779_5_fu_2123_p2 = ap_const_lv26_0) else "0";
    p_Result_47_fu_2156_p2 <= "1" when (and_ln779_6_fu_2150_p2 = ap_const_lv26_0) else "0";
    p_Result_48_fu_2179_p2 <= "1" when (and_ln779_7_fu_2173_p2 = ap_const_lv26_0) else "0";
    p_Result_4_fu_2054_p3 <= 
        p_Result_2_fu_2024_p5 when (p_Result_s_reg_4028(0) = '1') else 
        b1_scrambledSeq_V;
    p_Result_50_fu_1823_p2 <= "1" when (empty_48_fu_1817_p2 = ap_const_lv26_0) else "0";
    p_Result_51_fu_1847_p2 <= "1" when (empty_51_fu_1841_p2 = ap_const_lv26_0) else "0";
    p_Result_55_fu_1634_p2 <= "1" when (empty_70_fu_1628_p2 = ap_const_lv26_0) else "0";
    p_Result_56_fu_1658_p2 <= "1" when (empty_73_fu_1652_p2 = ap_const_lv26_0) else "0";
    p_Result_58_fu_1682_p2 <= "1" when (empty_76_fu_1676_p2 = ap_const_lv26_0) else "0";
    p_Result_59_fu_1706_p2 <= "1" when (empty_79_fu_1700_p2 = ap_const_lv26_0) else "0";
    p_Result_5_fu_2071_p3 <= 
        p_Result_3_fu_2046_p3 when (and_ln1035_fu_2066_p2(0) = '1') else 
        p_Result_4_fu_2054_p3;
    p_Result_61_fu_1951_p5 <= (scramblerSeq_V_q0 & p_Result_104_fu_1458_p3(1 downto 0));
    p_Result_63_fu_981_p3 <= tmp_data_V_11_reg_3992(48 downto 48);
    p_Result_64_fu_1209_p3 <= tmp_data_V_11_reg_3992(31 downto 31);
    p_Result_65_fu_1236_p3 <= tmp_data_V_11_reg_3992(63 downto 63);
    p_Result_66_fu_2257_p3 <= p_Val2_56_reg_4258(15 downto 15);
    p_Result_67_fu_2281_p3 <= p_Val2_57_reg_4266(15 downto 15);
    p_Result_68_fu_2657_p3 <= p_Val2_59_reg_4557(15 downto 15);
    p_Result_69_fu_2685_p3 <= p_Val2_60_reg_4565(15 downto 15);
    p_Result_73_fu_2561_p2 <= "1" when (and_ln779_8_fu_2556_p2 = ap_const_lv26_0) else "0";
    p_Result_74_fu_2578_p2 <= "1" when (and_ln779_9_fu_2573_p2 = ap_const_lv26_0) else "0";
    p_Result_76_fu_2595_p2 <= "1" when (and_ln779_10_fu_2590_p2 = ap_const_lv26_0) else "0";
    p_Result_77_fu_2612_p2 <= "1" when (and_ln779_11_fu_2607_p2 = ap_const_lv26_0) else "0";
    p_Result_79_fu_2460_p2 <= "1" when (empty_116_fu_2455_p2 = ap_const_lv26_0) else "0";
    p_Result_80_fu_2477_p2 <= "1" when (empty_119_fu_2472_p2 = ap_const_lv26_0) else "0";
    p_Result_82_fu_2494_p2 <= "1" when (empty_122_fu_2489_p2 = ap_const_lv26_0) else "0";
    p_Result_83_fu_2511_p2 <= "1" when (empty_125_fu_2506_p2 = ap_const_lv26_0) else "0";
    p_Result_85_fu_2528_p2 <= "1" when (empty_128_fu_2523_p2 = ap_const_lv26_0) else "0";
    p_Result_86_fu_2545_p2 <= "1" when (empty_131_fu_2540_p2 = ap_const_lv26_0) else "0";
    p_Result_8_fu_944_p3 <= tmp_data_V_11_reg_3992(48 downto 48);
    p_Result_90_fu_2315_p2 <= "1" when (empty_85_fu_2310_p2 = ap_const_lv26_0) else "0";
    p_Result_91_fu_2332_p2 <= "1" when (empty_88_fu_2327_p2 = ap_const_lv26_0) else "0";
    p_Result_93_fu_2349_p2 <= "1" when (empty_91_fu_2344_p2 = ap_const_lv26_0) else "0";
    p_Result_94_fu_2366_p2 <= "1" when (empty_94_fu_2361_p2 = ap_const_lv26_0) else "0";
    p_Result_96_fu_2383_p2 <= "1" when (empty_97_fu_2378_p2 = ap_const_lv26_0) else "0";
    p_Result_97_fu_2400_p2 <= "1" when (empty_100_fu_2395_p2 = ap_const_lv26_0) else "0";
    p_Result_99_fu_2422_p2 <= "1" when (empty_103_fu_2417_p2 = ap_const_lv26_0) else "0";
    p_Result_9_fu_1427_p5 <= (ap_const_lv24_44E59C & b1_scrambledSeq_V(1 downto 0));
    p_Val2_10_fu_1484_p2 <= std_logic_vector(unsigned(zext_ln118_fu_1413_p1) - unsigned(select_ln292_fu_1477_p3));
    p_Val2_11_fu_1513_p2 <= std_logic_vector(unsigned(zext_ln118_fu_1413_p1) - unsigned(p_Val2_9_fu_1506_p3));
    p_Val2_12_fu_2234_p3 <= 
        sub_ln324_fu_2229_p2 when (p_Result_18_fu_2222_p3(0) = '1') else 
        p_Val2_11_reg_4346;
    p_Val2_1_fu_954_p4 <= tmp_data_V_11_reg_3992(31 downto 16);
    p_Val2_3_fu_972_p4 <= tmp_data_V_11_reg_3992(63 downto 48);
    p_Val2_4_fu_963_p4 <= tmp_data_V_11_reg_3992(47 downto 32);
    p_Val2_55_fu_1249_p3 <= 
        sub_ln283_1_fu_1243_p2 when (p_Result_65_fu_1236_p3(0) = '1') else 
        p_Val2_3_fu_972_p4;
    p_Val2_56_fu_1230_p2 <= std_logic_vector(unsigned(zext_ln119_fu_936_p1) - unsigned(select_ln272_1_fu_1222_p3));
    p_Val2_57_fu_1257_p2 <= std_logic_vector(unsigned(zext_ln119_fu_936_p1) - unsigned(p_Val2_55_fu_1249_p3));
    p_Val2_58_fu_2293_p3 <= 
        sub_ln303_1_fu_2288_p2 when (p_Result_67_fu_2281_p3(0) = '1') else 
        p_Val2_57_reg_4266;
    p_Val2_59_fu_2276_p2 <= std_logic_vector(unsigned(zext_ln118_reg_4318) - unsigned(select_ln292_1_fu_2269_p3));
    p_Val2_5_fu_951_p1 <= tmp_data_V_11_reg_3992(16 - 1 downto 0);
    p_Val2_60_fu_2300_p2 <= std_logic_vector(unsigned(zext_ln118_reg_4318) - unsigned(p_Val2_58_fu_2293_p3));
    p_Val2_61_fu_2697_p3 <= 
        sub_ln324_1_fu_2692_p2 when (p_Result_69_fu_2685_p3(0) = '1') else 
        p_Val2_60_reg_4565;
    p_Val2_6_fu_1122_p3 <= 
        sub_ln283_fu_1116_p2 when (p_Result_14_fu_1109_p3(0) = '1') else 
        p_Val2_4_fu_963_p4;
    p_Val2_7_fu_1099_p2 <= std_logic_vector(unsigned(zext_ln119_fu_936_p1) - unsigned(select_ln272_fu_1091_p3));
    p_Val2_8_fu_1130_p2 <= std_logic_vector(unsigned(zext_ln119_fu_936_p1) - unsigned(p_Val2_6_fu_1122_p3));
    p_Val2_9_fu_1506_p3 <= 
        sub_ln303_fu_1501_p2 when (p_Result_16_fu_1494_p3(0) = '1') else 
        p_Val2_8_reg_4236;
    phitmp72_fu_1277_p2 <= std_logic_vector(unsigned(trunc_ln141_fu_1266_p1) + unsigned(zext_ln141_1_fu_1269_p1));
    phitmp_fu_1982_p2 <= std_logic_vector(unsigned(trunc_ln238_fu_1971_p1) + unsigned(zext_ln238_2_fu_1974_p1));
    ret_V_1_fu_868_p2 <= std_logic_vector(unsigned(zext_ln186_2_fu_860_p1) + unsigned(zext_ln186_3_fu_864_p1));
    ret_V_2_fu_1148_p2 <= std_logic_vector(unsigned(zext_ln186_4_fu_1140_p1) + unsigned(zext_ln186_5_fu_1144_p1));
    ret_V_fu_909_p2 <= std_logic_vector(unsigned(zext_ln186_fu_901_p1) + unsigned(zext_ln186_1_fu_905_p1));
    rhs_V_1_fu_1070_p3 <= 
        zext_ln250_fu_1054_p1 when (or_ln241_2_fu_1065_p2(0) = '1') else 
        select_ln250_fu_1058_p3;

    scramblerSeq_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln233_fu_880_p1, zext_ln130_fu_921_p1, zext_ln233_1_fu_1154_p1, ap_condition_3356, ap_condition_3357)
    begin
        if ((ap_const_logic_1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                scramblerSeq_V_address0 <= zext_ln233_1_fu_1154_p1(13 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_3357)) then 
                scramblerSeq_V_address0 <= zext_ln130_fu_921_p1(13 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_3356)) then 
                scramblerSeq_V_address0 <= zext_ln233_fu_880_p1(13 - 1 downto 0);
            else 
                scramblerSeq_V_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            scramblerSeq_V_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    scramblerSeq_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, icmp_ln1027_fu_829_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (icmp_ln1027_fu_829_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            scramblerSeq_V_ce0 <= ap_const_logic_1;
        else 
            scramblerSeq_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1035_10_fu_2001_p3 <= 
        ap_const_lv32_2 when (icmp_ln1035_3_fu_1946_p2(0) = '1') else 
        add_ln238_1_fu_1977_p2;
    select_ln1035_11_fu_2009_p3 <= 
        add_ln235_1_fu_1963_p2 when (icmp_ln1035_3_fu_1946_p2(0) = '1') else 
        select_ln1035_7_reg_4203;
    select_ln1035_12_fu_2016_p3 <= 
        ap_const_lv26_2 when (icmp_ln1035_3_fu_1946_p2(0) = '1') else 
        phitmp_fu_1982_p2;
    select_ln1035_1_fu_1317_p3 <= 
        select_ln1035_fu_1303_p3 when (or_ln1035_2_fu_1311_p2(0) = '1') else 
        add_ln141_fu_1272_p2;
    select_ln1035_2_fu_2086_p3 <= 
        grp_fu_400_p2 when (and_ln1035_fu_2066_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln1035_3_fu_2094_p3 <= 
        grp_fu_400_p2 when (and_ln1035_1_reg_4279(0) = '1') else 
        select_ln1035_2_fu_2086_p3;
    select_ln1035_4_fu_1325_p3 <= 
        ap_const_lv26_0 when (and_ln1035_1_fu_1298_p2(0) = '1') else 
        ap_const_lv26_2;
    select_ln1035_5_fu_1333_p3 <= 
        select_ln1035_4_fu_1325_p3 when (or_ln1035_2_fu_1311_p2(0) = '1') else 
        phitmp72_fu_1277_p2;
    select_ln1035_7_fu_1020_p3 <= 
        add_ln235_reg_4099 when (and_ln1035_2_fu_1009_p2(0) = '1') else 
        select_ln779_fu_1014_p3;
    select_ln1035_fu_1303_p3 <= 
        ap_const_lv32_0 when (and_ln1035_1_fu_1298_p2(0) = '1') else 
        ap_const_lv32_2;
    select_ln155_fu_1374_p3 <= 
        ap_const_lv2_0 when (and_ln155_fu_1362_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln241_1_fu_1178_p3 <= 
        select_ln241_fu_1170_p3 when (or_ln241_fu_1165_p2(0) = '1') else 
        ap_const_lv3_6;
    select_ln241_2_fu_1039_p3 <= 
        ap_const_lv3_4 when (p_Result_7_reg_4016(0) = '1') else 
        ap_const_lv3_0;
    select_ln241_3_fu_1046_p3 <= 
        select_ln241_2_fu_1039_p3 when (or_ln241_1_fu_1034_p2(0) = '1') else 
        ap_const_lv3_6;
    select_ln241_5_fu_1195_p3 <= 
        zext_ln241_fu_1186_p1 when (or_ln241_3_fu_1190_p2(0) = '1') else 
        select_ln250_fu_1058_p3;
    select_ln241_fu_1170_p3 <= 
        ap_const_lv3_4 when (p_Result_63_fu_981_p3(0) = '1') else 
        ap_const_lv3_0;
    select_ln250_fu_1058_p3 <= 
        ap_const_lv4_8 when (cmp_i_i_reg_4083(0) = '1') else 
        ap_const_lv4_0;
    select_ln272_1_fu_1222_p3 <= 
        sub_ln273_1_fu_1216_p2 when (p_Result_64_fu_1209_p3(0) = '1') else 
        p_Val2_1_fu_954_p4;
    select_ln272_fu_1091_p3 <= 
        sub_ln273_fu_1085_p2 when (p_Result_13_fu_1078_p3(0) = '1') else 
        p_Val2_5_fu_951_p1;
    select_ln292_1_fu_2269_p3 <= 
        sub_ln293_1_fu_2264_p2 when (p_Result_66_fu_2257_p3(0) = '1') else 
        p_Val2_56_reg_4258;
    select_ln292_fu_1477_p3 <= 
        sub_ln293_fu_1472_p2 when (p_Result_15_fu_1465_p3(0) = '1') else 
        p_Val2_7_reg_4224;
    select_ln312_1_fu_2669_p3 <= 
        sub_ln313_1_fu_2664_p2 when (p_Result_68_fu_2657_p3(0) = '1') else 
        p_Val2_59_reg_4557;
    select_ln312_fu_2205_p3 <= 
        sub_ln313_fu_2200_p2 when (p_Result_17_fu_2193_p3(0) = '1') else 
        p_Val2_10_reg_4334;
    select_ln779_10_fu_2945_p3 <= 
        grp_fu_520_p4 when (p_Result_47_reg_4521(0) = '1') else 
        grp_fu_529_p2;
    select_ln779_11_fu_2952_p3 <= 
        grp_fu_535_p4 when (p_Result_48_reg_4526(0) = '1') else 
        grp_fu_544_p2;
    select_ln779_12_fu_3801_p3 <= 
        grp_fu_520_p4 when (p_Result_73_reg_4643(0) = '1') else 
        grp_fu_529_p2;
    select_ln779_13_fu_3820_p3 <= 
        grp_fu_535_p4 when (p_Result_74_reg_4648(0) = '1') else 
        grp_fu_544_p2;
    select_ln779_14_fu_3849_p3 <= 
        grp_fu_598_p4 when (p_Result_76_reg_4653(0) = '1') else 
        grp_fu_607_p2;
    select_ln779_15_fu_3868_p3 <= 
        grp_fu_613_p4 when (p_Result_77_reg_4658(0) = '1') else 
        grp_fu_622_p2;
    select_ln779_4_fu_2903_p3 <= 
        grp_fu_460_p4 when (p_Result_25_reg_4428(0) = '1') else 
        grp_fu_469_p2;
    select_ln779_5_fu_2910_p3 <= 
        grp_fu_475_p4 when (p_Result_28_reg_4433(0) = '1') else 
        grp_fu_484_p2;
    select_ln779_6_fu_2917_p3 <= 
        grp_fu_490_p4 when (p_Result_30_reg_4438(0) = '1') else 
        grp_fu_499_p2;
    select_ln779_7_fu_2924_p3 <= 
        grp_fu_505_p4 when (p_Result_31_reg_4443(0) = '1') else 
        grp_fu_514_p2;
    select_ln779_8_fu_2931_p3 <= 
        grp_fu_460_p4 when (p_Result_45_reg_4511(0) = '1') else 
        grp_fu_469_p2;
    select_ln779_9_fu_2938_p3 <= 
        grp_fu_475_p4 when (p_Result_46_reg_4516(0) = '1') else 
        grp_fu_484_p2;
    select_ln779_fu_1014_p3 <= 
        ap_const_lv32_1 when (p_Result_s_reg_4028(0) = '1') else 
        posI_load_reg_4065;
    shl_ln779_10_fu_2584_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_415_p2(26-1 downto 0)))));
    shl_ln779_11_fu_2601_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_420_p2(26-1 downto 0)))));
    shl_ln779_1_fu_2118_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & add_ln779_reg_4307(26-1 downto 0)))));
    shl_ln779_2_fu_2144_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & add_ln779_1_fu_2139_p2(26-1 downto 0)))));
    shl_ln779_3_fu_1856_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & trunc_ln779_fu_1853_p1(26-1 downto 0)))));
    shl_ln779_4_fu_2167_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & add_ln779_2_fu_2162_p2(26-1 downto 0)))));
    shl_ln779_5_fu_1880_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & add_ln779_3_fu_1874_p2(26-1 downto 0)))));
    shl_ln779_6_fu_1904_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & add_ln779_4_fu_1898_p2(26-1 downto 0)))));
    shl_ln779_7_fu_1928_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & add_ln779_5_fu_1922_p2(26-1 downto 0)))));
    shl_ln779_8_fu_2551_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & select_ln1035_12_reg_4486(26-1 downto 0)))));
    shl_ln779_9_fu_2567_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & grp_fu_410_p2(26-1 downto 0)))));
    shl_ln779_fu_2101_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv26_1),to_integer(unsigned('0' & select_ln1035_5_reg_4290(26-1 downto 0)))));
    sub_ln273_1_fu_1216_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_1_fu_954_p4));
    sub_ln273_fu_1085_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_5_fu_951_p1));
    sub_ln283_1_fu_1243_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_3_fu_972_p4));
    sub_ln283_fu_1116_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_4_fu_963_p4));
    sub_ln293_1_fu_2264_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_56_reg_4258));
    sub_ln293_fu_1472_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_7_reg_4224));
    sub_ln303_1_fu_2288_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_57_reg_4266));
    sub_ln303_fu_1501_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_8_reg_4236));
    sub_ln313_1_fu_2664_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_59_reg_4557));
    sub_ln313_fu_2200_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_10_reg_4334));
    sub_ln319_1_fu_2676_p2 <= std_logic_vector(unsigned(zext_ln117_reg_4531) - unsigned(select_ln312_1_fu_2669_p3));
    sub_ln319_fu_2212_p2 <= std_logic_vector(unsigned(zext_ln117_fu_2189_p1) - unsigned(select_ln312_fu_2205_p3));
    sub_ln324_1_fu_2692_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_60_reg_4565));
    sub_ln324_fu_2229_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_11_reg_4346));
    sub_ln330_1_fu_2704_p2 <= std_logic_vector(unsigned(zext_ln117_reg_4531) - unsigned(p_Val2_61_fu_2697_p3));
    sub_ln330_fu_2241_p2 <= std_logic_vector(unsigned(zext_ln117_fu_2189_p1) - unsigned(p_Val2_12_fu_2234_p3));
    sub_ln368_20_fu_3059_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(grp_fu_580_p4));
    sub_ln368_21_fu_3084_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(grp_fu_589_p4));
    sub_ln368_38_fu_3493_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(grp_fu_658_p4));
    sub_ln368_39_fu_3518_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(grp_fu_667_p4));

    symbolsIn_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, symbolsIn_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            symbolsIn_TDATA_blk_n <= symbolsIn_TVALID_int_regslice;
        else 
            symbolsIn_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    symbolsIn_TREADY <= regslice_both_symbolsIn_V_data_V_U_ack_in;

    symbolsIn_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            symbolsIn_TREADY_int_regslice <= ap_const_logic_1;
        else 
            symbolsIn_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    tmp6_fu_2036_p4 <= b1_scrambledSeq_V(25 downto 24);
    tmp_11_fu_2882_p3 <= (empty_55_fu_2875_p3 & ap_const_lv1_1);
    tmp_12_fu_3129_p3 <= (p_Result_1_reg_4043_pp0_iter1_reg & ap_const_lv1_0);
    tmp_17_fu_2787_p3 <= (empty_83_fu_2780_p3 & ap_const_lv1_1);
    tmp_18_fu_2992_p3 <= (p_Result_1_reg_4043_pp0_iter1_reg & ap_const_lv1_0);
    tmp_28_fu_3208_p3 <= (grp_fu_589_p4 & ap_const_lv1_0);
    tmp_33_fu_3097_p3 <= (empty_143_fu_3090_p3 & ap_const_lv1_1);
    tmp_34_fu_3782_p3 <= (p_Result_1_reg_4043_pp0_iter1_reg & and_ln341_1_fu_3777_p2);
    tmp_35_fu_3560_p3 <= (p_Result_1_reg_4043_pp0_iter1_reg & and_ln394_1_fu_3555_p2);
    tmp_36_fu_3312_p3 <= (p_Result_1_reg_4043_pp0_iter1_reg & and_ln467_1_fu_3307_p2);
    tmp_39_fu_3681_p5 <= (p_Result_125_fu_3661_p5(71 downto 66) & tmp_49_fu_3674_p3 & p_Result_125_fu_3661_p5(63 downto 0));
    tmp_3_fu_819_p4 <= modOrder(3 downto 2);
    tmp_42_fu_3433_p5 <= (p_Result_120_fu_3413_p5(71 downto 66) & tmp_53_fu_3426_p3 & p_Result_120_fu_3413_p5(63 downto 0));
    tmp_43_fu_3875_p3 <= (select_ln779_15_fu_3868_p3 & ap_const_lv1_1);
    tmp_48_fu_3653_p3 <= (empty_135_fu_3646_p3 & ap_const_lv1_1);
    tmp_49_fu_3674_p3 <= (p_Result_1_reg_4043_pp0_iter1_reg & ap_const_lv1_0);
    tmp_53_fu_3426_p3 <= (p_Result_1_reg_4043_pp0_iter1_reg & ap_const_lv1_0);
    tmp_54_fu_3753_p3 <= (grp_fu_667_p4 & ap_const_lv1_0);
    tmp_60_fu_3405_p3 <= (empty_110_fu_3398_p3 & ap_const_lv1_1);
    tmp_63_fu_3531_p3 <= (empty_114_fu_3524_p3 & ap_const_lv1_1);
    tmp_6_fu_3283_p3 <= (select_ln779_7_reg_4755 & ap_const_lv1_1);
    trunc_ln141_fu_1266_p1 <= lhs_V_reg_4059(26 - 1 downto 0);
    trunc_ln238_fu_1971_p1 <= lhs_V_1_reg_4209(26 - 1 downto 0);
    trunc_ln779_fu_1853_p1 <= lhs_V_1_reg_4209(26 - 1 downto 0);
    xor_ln1035_fu_1292_p2 <= (or_ln1035_fu_1283_p2 xor ap_const_lv1_1);
    xor_ln241_fu_1159_p2 <= (p_Result_63_fu_981_p3 xor ap_const_lv1_1);
    xor_ln779_1_fu_1004_p2 <= (p_Result_s_reg_4028 xor ap_const_lv1_1);
    xor_ln779_fu_2061_p2 <= (p_Result_s_reg_4028 xor ap_const_lv1_1);
    zext_ln117_fu_2189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A_2_s1614_r_V),16));
    zext_ln118_fu_1413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A_4_s1614_r_V),16));
    zext_ln119_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A_8_r_V),16));
    zext_ln130_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(posI),64));
    zext_ln141_1_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_reg_4071),26));
    zext_ln141_fu_1263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_reg_4071),32));
    zext_ln1494_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A_4_r_V),24));
    zext_ln186_1_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(jump2_V),33));
    zext_ln186_2_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rowI),33));
    zext_ln186_3_fu_864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(jump2_V),33));
    zext_ln186_4_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_1_fu_1027_p3),33));
    zext_ln186_5_fu_1144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_1_fu_1070_p3),33));
    zext_ln186_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rowI),33));
    zext_ln233_1_fu_1154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1035_7_fu_1020_p3),64));
    zext_ln233_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(posI),64));
    zext_ln238_1_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_1_reg_4218),32));
    zext_ln238_2_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_1_reg_4218),26));
    zext_ln238_fu_885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(jump2_V),32));
    zext_ln241_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln241_1_fu_1178_p3),4));
    zext_ln250_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln241_3_fu_1046_p3),4));
    zext_ln779_fu_2135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter0_empty_33_reg_310),26));
end behav;
