The following files were generated for 'chipscope_icon_user1_1port' in directory
F:\DAHENG\svn\hw_mer\branches\xinghaotao\u3v\mer-500-14u3x\fpga_test\v11_test\1_connect_verify\2_sensor_io_test\src\chipscope\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_icon_user1_1port.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_icon_user1_1port.constraints/chipscope_icon_user1_1port.ucf
   * chipscope_icon_user1_1port.constraints/chipscope_icon_user1_1port.xdc
   * chipscope_icon_user1_1port.ngc
   * chipscope_icon_user1_1port.ucf
   * chipscope_icon_user1_1port.v
   * chipscope_icon_user1_1port.veo
   * chipscope_icon_user1_1port.xdc
   * chipscope_icon_user1_1port_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_icon_user1_1port.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * chipscope_icon_user1_1port.gise
   * chipscope_icon_user1_1port.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_icon_user1_1port_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_icon_user1_1port_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

