POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,CLC,ADD,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,OR,PUSH,DB,DB,XCHG,DB,DB,DB,XCHG,DB,DB,DB,XCHG,DB,ADD,DB,DB,XCHG,DB,INS,JLE,DB,DB,DB,XCHG,DB,INS,JLE,DB,DB,DB,XCHG,DB,DB,DB,XCHG,DB,INT1,DB,XCHG,DB,INS,JLE,DB,DB,DB,XCHG,DB,INS,JLE,DB,DB,DB,XCHG,DB,INS,JLE,DB,DB,DB,XCHG,DB,INS,JLE,DB,PUSH,DB,XCHG,DB,INS,JLE,DB,DB,DB,XCHG,DB,INS,JLE,DB,DB,DB,XCHG,DB,PUSH,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,AND,ADD,OR,RETF,ADD,ADD,NOP,CWDE,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,OR,ADD,OR,ADD,ADD,ADD,ADD,ADD,POP,CMP,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,PUSH,FADD,ADD,ADD,ADD,ADD,MOV,JLE,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,NOP,ADD,INS,SBB,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,CWDE,ADD,ADD,ADD,ADD,ADD,ADD,LOCK,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,DB,DB,JZ,ADD,CMP,ADD,ADD,ADD,ADD,ADD,ROL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,NOP,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD