

================================================================
== Vitis HLS Report for 'one_node_embedding'
================================================================
* Date:           Sat Oct 30 13:57:54 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.993 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_248_1  |      100|      100|         1|          1|          1|   100|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%nd_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %nd"   --->   Operation 4 'read' 'nd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @node_feature, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i5 %nd_read" [GIN_compute.cpp:259]   --->   Operation 7 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.55ns)   --->   "%mul_ln259 = mul i12 %zext_ln259, i12 100" [GIN_compute.cpp:259]   --->   Operation 8 'mul' 'mul_ln259' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln248 = br void" [GIN_compute.cpp:248]   --->   Operation 9 'br' 'br_ln248' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%dim = phi i7 0, void, i7 %add_ln248, void %.split" [GIN_compute.cpp:248]   --->   Operation 10 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln248 = add i7 %dim, i7 1" [GIN_compute.cpp:248]   --->   Operation 11 'add' 'add_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln248 = icmp_eq  i7 %dim, i7 100" [GIN_compute.cpp:248]   --->   Operation 12 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %.split, void" [GIN_compute.cpp:248]   --->   Operation 14 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i7 %dim" [GIN_compute.cpp:248]   --->   Operation 15 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln259_1 = zext i7 %dim" [GIN_compute.cpp:259]   --->   Operation 16 'zext' 'zext_ln259_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.74ns)   --->   "%add_ln259 = add i12 %mul_ln259, i12 %zext_ln259_1" [GIN_compute.cpp:259]   --->   Operation 17 'add' 'add_ln259' <Predicate = (!icmp_ln248)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln259_2 = zext i12 %add_ln259" [GIN_compute.cpp:259]   --->   Operation 18 'zext' 'zext_ln259_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln259_2" [GIN_compute.cpp:259]   --->   Operation 19 'getelementptr' 'node_embedding_V_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln248 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [GIN_compute.cpp:248]   --->   Operation 20 'specpipeline' 'specpipeline_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [GIN_compute.cpp:248]   --->   Operation 21 'specloopname' 'specloopname_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "%store_ln259 = store i32 0, i15 %node_embedding_V_addr" [GIN_compute.cpp:259]   --->   Operation 22 'store' 'store_ln259' <Predicate = (!icmp_ln248)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%emb_vec_addr = getelementptr i32 %emb_vec, i64 0, i64 %zext_ln248" [GIN_compute.cpp:260]   --->   Operation 23 'getelementptr' 'emb_vec_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.60ns)   --->   "%store_ln260 = store i32 0, i7 %emb_vec_addr" [GIN_compute.cpp:260]   --->   Operation 24 'store' 'store_ln260' <Predicate = (!icmp_ln248)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln248)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln263 = ret" [GIN_compute.cpp:263]   --->   Operation 26 'ret' 'ret_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ emb_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ node_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nd_read               (read             ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
zext_ln259            (zext             ) [ 0000]
mul_ln259             (mul              ) [ 0010]
br_ln248              (br               ) [ 0110]
dim                   (phi              ) [ 0010]
add_ln248             (add              ) [ 0110]
icmp_ln248            (icmp             ) [ 0010]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
br_ln248              (br               ) [ 0000]
zext_ln248            (zext             ) [ 0000]
zext_ln259_1          (zext             ) [ 0000]
add_ln259             (add              ) [ 0000]
zext_ln259_2          (zext             ) [ 0000]
node_embedding_V_addr (getelementptr    ) [ 0000]
specpipeline_ln248    (specpipeline     ) [ 0000]
specloopname_ln248    (specloopname     ) [ 0000]
store_ln259           (store            ) [ 0000]
emb_vec_addr          (getelementptr    ) [ 0000]
store_ln260           (store            ) [ 0000]
br_ln0                (br               ) [ 0110]
ret_ln263             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nd"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="emb_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="emb_vec"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="node_embedding_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_feature"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="nd_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="5" slack="0"/>
<pin id="46" dir="0" index="1" bw="5" slack="0"/>
<pin id="47" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nd_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="node_embedding_V_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="12" slack="0"/>
<pin id="54" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_V_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="store_ln259_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="15" slack="0"/>
<pin id="63" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="65" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln259/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="emb_vec_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="emb_vec_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln260_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="dim_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="1"/>
<pin id="84" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="dim_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln259_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="mul_ln259_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln259/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln248_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln248_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="6" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln248_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln259_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln259_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="1"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln259/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln259_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259_2/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="mul_ln259_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="1"/>
<pin id="136" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln259 "/>
</bind>
</comp>

<comp id="139" class="1005" name="add_ln248_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln248 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="57" pin=4"/></net>

<net id="67"><net_src comp="50" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="44" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="86" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="86" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="86" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="123"><net_src comp="86" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="124" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="137"><net_src comp="97" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="142"><net_src comp="103" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: emb_vec | {2 }
	Port: node_embedding_V | {2 }
 - Input state : 
	Port: one_node_embedding : nd | {1 }
  - Chain level:
	State 1
		mul_ln259 : 1
	State 2
		add_ln248 : 1
		icmp_ln248 : 1
		br_ln248 : 2
		zext_ln248 : 1
		zext_ln259_1 : 1
		add_ln259 : 2
		zext_ln259_2 : 3
		node_embedding_V_addr : 4
		store_ln259 : 5
		emb_vec_addr : 2
		store_ln260 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln259_fu_97   |    0    |    0    |    40   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln248_fu_103  |    0    |    0    |    14   |
|          |   add_ln259_fu_124  |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln248_fu_109  |    0    |    0    |    10   |
|----------|---------------------|---------|---------|---------|
|   read   |  nd_read_read_fu_44 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln259_fu_93  |    0    |    0    |    0    |
|   zext   |  zext_ln248_fu_115  |    0    |    0    |    0    |
|          | zext_ln259_1_fu_120 |    0    |    0    |    0    |
|          | zext_ln259_2_fu_129 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    0    |    83   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|add_ln248_reg_139|    7   |
|    dim_reg_82   |    7   |
|mul_ln259_reg_134|   12   |
+-----------------+--------+
|      Total      |   26   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   83   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   26   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   26   |   83   |
+-----------+--------+--------+--------+
