///Register `APB1FZR` reader
pub type R = crate::R<APB1FZRrs>;
///Register `APB1FZR` writer
pub type W = crate::W<APB1FZRrs>;
///Field `TIM2` reader - TIM2 stop in debug
pub type TIM2_R = crate::BitReader;
///Field `TIM2` writer - TIM2 stop in debug
pub type TIM2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM3` reader - TIM3 stop in debug
pub type TIM3_R = crate::BitReader;
///Field `TIM3` writer - TIM3 stop in debug
pub type TIM3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM4` reader - TIM4 stop in debug
pub type TIM4_R = crate::BitReader;
///Field `TIM4` writer - TIM4 stop in debug
pub type TIM4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM5` reader - TIM5 stop in debug
pub type TIM5_R = crate::BitReader;
///Field `TIM5` writer - TIM5 stop in debug
pub type TIM5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM6` reader - TIM6 stop in debug
pub type TIM6_R = crate::BitReader;
///Field `TIM6` writer - TIM6 stop in debug
pub type TIM6_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM7` reader - TIM7 stop in debug
pub type TIM7_R = crate::BitReader;
///Field `TIM7` writer - TIM7 stop in debug
pub type TIM7_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM12` reader - TIM12 stop in debug
pub type TIM12_R = crate::BitReader;
///Field `TIM12` writer - TIM12 stop in debug
pub type TIM12_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM13` reader - TIM13 stop in debug
pub type TIM13_R = crate::BitReader;
///Field `TIM13` writer - TIM13 stop in debug
pub type TIM13_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM14` reader - TIM14 stop in debug
pub type TIM14_R = crate::BitReader;
///Field `TIM14` writer - TIM14 stop in debug
pub type TIM14_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM1` reader - LPTIM1 stop in debug
pub type LPTIM1_R = crate::BitReader;
///Field `LPTIM1` writer - LPTIM1 stop in debug
pub type LPTIM1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WWDG` reader - WWDG stop in debug
pub type WWDG_R = crate::BitReader;
///Field `WWDG` writer - WWDG stop in debug
pub type WWDG_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C1` reader - I2C1 SMBUS timeout stop in debug
pub type I2C1_R = crate::BitReader;
///Field `I2C1` writer - I2C1 SMBUS timeout stop in debug
pub type I2C1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C2` reader - I2C2 SMBUS timeout stop in debug
pub type I2C2_R = crate::BitReader;
///Field `I2C2` writer - I2C2 SMBUS timeout stop in debug
pub type I2C2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C3` reader - I2C3 SMBUS timeout stop in debug
pub type I2C3_R = crate::BitReader;
///Field `I2C3` writer - I2C3 SMBUS timeout stop in debug
pub type I2C3_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - TIM2 stop in debug
    #[inline(always)]
    pub fn tim2(&self) -> TIM2_R {
        TIM2_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - TIM3 stop in debug
    #[inline(always)]
    pub fn tim3(&self) -> TIM3_R {
        TIM3_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TIM4 stop in debug
    #[inline(always)]
    pub fn tim4(&self) -> TIM4_R {
        TIM4_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TIM5 stop in debug
    #[inline(always)]
    pub fn tim5(&self) -> TIM5_R {
        TIM5_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TIM6 stop in debug
    #[inline(always)]
    pub fn tim6(&self) -> TIM6_R {
        TIM6_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - TIM7 stop in debug
    #[inline(always)]
    pub fn tim7(&self) -> TIM7_R {
        TIM7_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - TIM12 stop in debug
    #[inline(always)]
    pub fn tim12(&self) -> TIM12_R {
        TIM12_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - TIM13 stop in debug
    #[inline(always)]
    pub fn tim13(&self) -> TIM13_R {
        TIM13_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - TIM14 stop in debug
    #[inline(always)]
    pub fn tim14(&self) -> TIM14_R {
        TIM14_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - LPTIM1 stop in debug
    #[inline(always)]
    pub fn lptim1(&self) -> LPTIM1_R {
        LPTIM1_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 11 - WWDG stop in debug
    #[inline(always)]
    pub fn wwdg(&self) -> WWDG_R {
        WWDG_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 21 - I2C1 SMBUS timeout stop in debug
    #[inline(always)]
    pub fn i2c1(&self) -> I2C1_R {
        I2C1_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - I2C2 SMBUS timeout stop in debug
    #[inline(always)]
    pub fn i2c2(&self) -> I2C2_R {
        I2C2_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - I2C3 SMBUS timeout stop in debug
    #[inline(always)]
    pub fn i2c3(&self) -> I2C3_R {
        I2C3_R::new(((self.bits >> 23) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("APB1FZR")
            .field("tim2", &self.tim2())
            .field("tim3", &self.tim3())
            .field("tim4", &self.tim4())
            .field("tim5", &self.tim5())
            .field("tim6", &self.tim6())
            .field("tim7", &self.tim7())
            .field("tim12", &self.tim12())
            .field("tim13", &self.tim13())
            .field("tim14", &self.tim14())
            .field("lptim1", &self.lptim1())
            .field("wwdg", &self.wwdg())
            .field("i2c1", &self.i2c1())
            .field("i2c2", &self.i2c2())
            .field("i2c3", &self.i2c3())
            .finish()
    }
}
impl W {
    ///Bit 0 - TIM2 stop in debug
    #[inline(always)]
    pub fn tim2(&mut self) -> TIM2_W<APB1FZRrs> {
        TIM2_W::new(self, 0)
    }
    ///Bit 1 - TIM3 stop in debug
    #[inline(always)]
    pub fn tim3(&mut self) -> TIM3_W<APB1FZRrs> {
        TIM3_W::new(self, 1)
    }
    ///Bit 2 - TIM4 stop in debug
    #[inline(always)]
    pub fn tim4(&mut self) -> TIM4_W<APB1FZRrs> {
        TIM4_W::new(self, 2)
    }
    ///Bit 3 - TIM5 stop in debug
    #[inline(always)]
    pub fn tim5(&mut self) -> TIM5_W<APB1FZRrs> {
        TIM5_W::new(self, 3)
    }
    ///Bit 4 - TIM6 stop in debug
    #[inline(always)]
    pub fn tim6(&mut self) -> TIM6_W<APB1FZRrs> {
        TIM6_W::new(self, 4)
    }
    ///Bit 5 - TIM7 stop in debug
    #[inline(always)]
    pub fn tim7(&mut self) -> TIM7_W<APB1FZRrs> {
        TIM7_W::new(self, 5)
    }
    ///Bit 6 - TIM12 stop in debug
    #[inline(always)]
    pub fn tim12(&mut self) -> TIM12_W<APB1FZRrs> {
        TIM12_W::new(self, 6)
    }
    ///Bit 7 - TIM13 stop in debug
    #[inline(always)]
    pub fn tim13(&mut self) -> TIM13_W<APB1FZRrs> {
        TIM13_W::new(self, 7)
    }
    ///Bit 8 - TIM14 stop in debug
    #[inline(always)]
    pub fn tim14(&mut self) -> TIM14_W<APB1FZRrs> {
        TIM14_W::new(self, 8)
    }
    ///Bit 9 - LPTIM1 stop in debug
    #[inline(always)]
    pub fn lptim1(&mut self) -> LPTIM1_W<APB1FZRrs> {
        LPTIM1_W::new(self, 9)
    }
    ///Bit 11 - WWDG stop in debug
    #[inline(always)]
    pub fn wwdg(&mut self) -> WWDG_W<APB1FZRrs> {
        WWDG_W::new(self, 11)
    }
    ///Bit 21 - I2C1 SMBUS timeout stop in debug
    #[inline(always)]
    pub fn i2c1(&mut self) -> I2C1_W<APB1FZRrs> {
        I2C1_W::new(self, 21)
    }
    ///Bit 22 - I2C2 SMBUS timeout stop in debug
    #[inline(always)]
    pub fn i2c2(&mut self) -> I2C2_W<APB1FZRrs> {
        I2C2_W::new(self, 22)
    }
    ///Bit 23 - I2C3 SMBUS timeout stop in debug
    #[inline(always)]
    pub fn i2c3(&mut self) -> I2C3_W<APB1FZRrs> {
        I2C3_W::new(self, 23)
    }
}
/**DBGMCU APB1 peripheral freeze register

You can [`read`](crate::Reg::read) this register and get [`apb1fzr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`apb1fzr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32H7S.html#DBGMCU:APB1FZR)*/
pub struct APB1FZRrs;
impl crate::RegisterSpec for APB1FZRrs {
    type Ux = u32;
}
///`read()` method returns [`apb1fzr::R`](R) reader structure
impl crate::Readable for APB1FZRrs {}
///`write(|w| ..)` method takes [`apb1fzr::W`](W) writer structure
impl crate::Writable for APB1FZRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets APB1FZR to value 0
impl crate::Resettable for APB1FZRrs {}
