<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › dec › setup.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>setup.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * System-specific setup, especially interrupts.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1998 Harald Koerfgen</span>
<span class="cm"> * Copyright (C) 2000, 2001, 2002, 2003, 2005  Maciej W. Rozycki</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/console.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/param.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pm.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/bootinfo.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/cpu-features.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/reboot.h&gt;</span>
<span class="cp">#include &lt;asm/time.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>
<span class="cp">#include &lt;asm/wbflush.h&gt;</span>

<span class="cp">#include &lt;asm/dec/interrupts.h&gt;</span>
<span class="cp">#include &lt;asm/dec/ioasic.h&gt;</span>
<span class="cp">#include &lt;asm/dec/ioasic_addrs.h&gt;</span>
<span class="cp">#include &lt;asm/dec/ioasic_ints.h&gt;</span>
<span class="cp">#include &lt;asm/dec/kn01.h&gt;</span>
<span class="cp">#include &lt;asm/dec/kn02.h&gt;</span>
<span class="cp">#include &lt;asm/dec/kn02ba.h&gt;</span>
<span class="cp">#include &lt;asm/dec/kn02ca.h&gt;</span>
<span class="cp">#include &lt;asm/dec/kn03.h&gt;</span>
<span class="cp">#include &lt;asm/dec/kn230.h&gt;</span>
<span class="cp">#include &lt;asm/dec/system.h&gt;</span>


<span class="k">extern</span> <span class="kt">void</span> <span class="n">dec_machine_restart</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">command</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dec_machine_halt</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dec_machine_power_off</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">irqreturn_t</span> <span class="n">dec_intr_halt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dec_kn_slot_base</span><span class="p">,</span> <span class="n">dec_kn_slot_size</span><span class="p">;</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dec_kn_slot_base</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dec_kn_slot_size</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">dec_tc_bus</span><span class="p">;</span>

<span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">ioasic_ssr_lock</span><span class="p">);</span>

<span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ioasic_base</span><span class="p">;</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ioasic_base</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ routing and priority tables.  Priorites are set as follows:</span>
<span class="cm"> *</span>
<span class="cm"> * 		KN01	KN230	KN02	KN02-BA	KN02-CA	KN03</span>
<span class="cm"> *</span>
<span class="cm"> * MEMORY	CPU	CPU	CPU	ASIC	CPU	CPU</span>
<span class="cm"> * RTC		CPU	CPU	CPU	ASIC	CPU	CPU</span>
<span class="cm"> * DMA		-	-	-	ASIC	ASIC	ASIC</span>
<span class="cm"> * SERIAL0	CPU	CPU	CSR	ASIC	ASIC	ASIC</span>
<span class="cm"> * SERIAL1	-	-	-	ASIC	-	ASIC</span>
<span class="cm"> * SCSI		CPU	CPU	CSR	ASIC	ASIC	ASIC</span>
<span class="cm"> * ETHERNET	CPU	*	CSR	ASIC	ASIC	ASIC</span>
<span class="cm"> * other	-	-	-	ASIC	-	-</span>
<span class="cm"> * TC2		-	-	CSR	CPU	ASIC	ASIC</span>
<span class="cm"> * TC1		-	-	CSR	CPU	ASIC	ASIC</span>
<span class="cm"> * TC0		-	-	CSR	CPU	ASIC	ASIC</span>
<span class="cm"> * other	-	CPU	-	CPU	ASIC	ASIC</span>
<span class="cm"> * other	-	-	-	-	CPU	CPU</span>
<span class="cm"> *</span>
<span class="cm"> * * -- shared with SCSI</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_NR_INTS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span> <span class="p">...</span> <span class="n">DEC_NR_INTS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span>
<span class="p">};</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dec_interrupt</span><span class="p">);</span>

<span class="n">int_ptr</span> <span class="n">cpu_mask_nr_tbl</span><span class="p">[</span><span class="n">DEC_MAX_CPU_INTS</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0</span> <span class="p">},</span> <span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">dec_intr_unimplemented</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>
<span class="n">int_ptr</span> <span class="n">asic_mask_nr_tbl</span><span class="p">[</span><span class="n">DEC_MAX_ASIC_INTS</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0</span> <span class="p">},</span> <span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">asic_intr_unimplemented</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>
<span class="kt">int</span> <span class="n">cpu_fpu_mask</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">DEC_CPU_INR_FPU</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">ioirq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cascade&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">fpuirq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fpu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">busirq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;bus error&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">haltirq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">dec_intr_halt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;halt&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Bus error (DBE/IBE exceptions and bus interrupts) handling setup.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dec_be_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mips_machtype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">MACH_DS23100</span>:	<span class="cm">/* DS2100/DS3100 Pmin/Pmax */</span>
		<span class="n">board_be_handler</span> <span class="o">=</span> <span class="n">dec_kn01_be_handler</span><span class="p">;</span>
		<span class="n">busirq</span><span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">dec_kn01_be_interrupt</span><span class="p">;</span>
		<span class="n">busirq</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IRQF_SHARED</span><span class="p">;</span>
		<span class="n">dec_kn01_be_init</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5000_1XX</span>:	<span class="cm">/* DS5000/1xx 3min */</span>
	<span class="k">case</span> <span class="n">MACH_DS5000_XX</span>:	<span class="cm">/* DS5000/xx Maxine */</span>
		<span class="n">board_be_handler</span> <span class="o">=</span> <span class="n">dec_kn02xa_be_handler</span><span class="p">;</span>
		<span class="n">busirq</span><span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">dec_kn02xa_be_interrupt</span><span class="p">;</span>
		<span class="n">dec_kn02xa_be_init</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5000_200</span>:	<span class="cm">/* DS5000/200 3max */</span>
	<span class="k">case</span> <span class="n">MACH_DS5000_2X0</span>:	<span class="cm">/* DS5000/240 3max+ */</span>
	<span class="k">case</span> <span class="n">MACH_DS5900</span>:	<span class="cm">/* DS5900 bigmax */</span>
		<span class="n">board_be_handler</span> <span class="o">=</span> <span class="n">dec_ecc_be_handler</span><span class="p">;</span>
		<span class="n">busirq</span><span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">dec_ecc_be_interrupt</span><span class="p">;</span>
		<span class="n">dec_ecc_be_init</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_mem_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">board_be_init</span> <span class="o">=</span> <span class="n">dec_be_init</span><span class="p">;</span>

	<span class="n">wbflush_setup</span><span class="p">();</span>

	<span class="n">_machine_restart</span> <span class="o">=</span> <span class="n">dec_machine_restart</span><span class="p">;</span>
	<span class="n">_machine_halt</span> <span class="o">=</span> <span class="n">dec_machine_halt</span><span class="p">;</span>
	<span class="n">pm_power_off</span> <span class="o">=</span> <span class="n">dec_machine_power_off</span><span class="p">;</span>

	<span class="n">ioport_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">;</span>
	<span class="n">ioport_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="mi">0UL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Machine-specific initialisation for KN01, aka DS2100 (aka Pmin)</span>
<span class="cm"> * or DS3100 (aka Pmax).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">kn01_interrupt</span><span class="p">[</span><span class="n">DEC_NR_INTS</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DEC_IRQ_CASCADE</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RECV</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_XMIT</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_DZ11</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_DZ11</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FPU</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">DEC_CPU_INR_FPU</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_HALT</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_LANCE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_BUS</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_BUS</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_PSU</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_RTC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_RTC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SII</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_SII</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC0</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC1</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC2</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TIMER</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_VIDEO</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_VIDEO</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_DMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn01_cpu_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN01_CPU_INR_BUS</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_BUS</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN01_CPU_INR_RTC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_RTC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN01_CPU_INR_DZ11</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_DZ11</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN01_CPU_INR_SII</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_SII</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN01_CPU_INR_LANCE</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN01_CPU_INR_LANCE</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">cpu_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dec_init_kn01</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* IRQ routing. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dec_interrupt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn01_interrupt</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn01_interrupt</span><span class="p">));</span>

	<span class="cm">/* CPU IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn01_cpu_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn01_cpu_mask_nr_tbl</span><span class="p">));</span>

	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>

<span class="p">}</span>				<span class="cm">/* dec_init_kn01 */</span>


<span class="cm">/*</span>
<span class="cm"> * Machine-specific initialisation for KN230, aka DS5100, aka MIPSmate.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">kn230_interrupt</span><span class="p">[</span><span class="n">DEC_NR_INTS</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DEC_IRQ_CASCADE</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RECV</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_XMIT</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_DZ11</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_DZ11</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FPU</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">DEC_CPU_INR_FPU</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_HALT</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_HALT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_LANCE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_BUS</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_BUS</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_PSU</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_RTC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_RTC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SII</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_SII</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC0</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC1</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC2</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TIMER</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_VIDEO</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_DMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn230_cpu_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN230_CPU_INR_BUS</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_BUS</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN230_CPU_INR_RTC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_RTC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN230_CPU_INR_DZ11</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_DZ11</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN230_CPU_INR_SII</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN230_CPU_INR_SII</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">cpu_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dec_init_kn230</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* IRQ routing. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dec_interrupt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn230_interrupt</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn230_interrupt</span><span class="p">));</span>

	<span class="cm">/* CPU IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn230_cpu_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn230_cpu_mask_nr_tbl</span><span class="p">));</span>

	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>

<span class="p">}</span>				<span class="cm">/* dec_init_kn230 */</span>


<span class="cm">/*</span>
<span class="cm"> * Machine-specific initialisation for KN02, aka DS5000/200, aka 3max.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">kn02_interrupt</span><span class="p">[</span><span class="n">DEC_NR_INTS</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DEC_IRQ_CASCADE</span><span class="p">]</span>	<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CPU_INR_CASCADE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RECV</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_XMIT</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_DZ11</span><span class="p">]</span>		<span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_DZ11</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_ASC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FPU</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">DEC_CPU_INR_FPU</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_HALT</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE</span><span class="p">]</span>		<span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_LANCE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_BUS</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CPU_INR_BUS</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_PSU</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_RTC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CPU_INR_RTC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SII</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC0</span><span class="p">]</span>		<span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_TC0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC1</span><span class="p">]</span>		<span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_TC1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC2</span><span class="p">]</span>		<span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_TC2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TIMER</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_VIDEO</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_DMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn02_cpu_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02_CPU_INR_BUS</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CPU_INR_BUS</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02_CPU_INR_RTC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CPU_INR_RTC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02_CPU_INR_CASCADE</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">kn02_io_int</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">cpu_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn02_asic_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_MASK</span><span class="p">(</span><span class="n">KN02_CSR_INR_DZ11</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_DZ11</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_MASK</span><span class="p">(</span><span class="n">KN02_CSR_INR_ASC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_ASC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_MASK</span><span class="p">(</span><span class="n">KN02_CSR_INR_LANCE</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_LANCE</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_MASK</span><span class="p">(</span><span class="n">KN02_CSR_INR_TC2</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_TC2</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_MASK</span><span class="p">(</span><span class="n">KN02_CSR_INR_TC1</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_TC1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_MASK</span><span class="p">(</span><span class="n">KN02_CSR_INR_TC0</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_NR</span><span class="p">(</span><span class="n">KN02_CSR_INR_TC0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">KN02_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">kn02_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dec_init_kn02</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* IRQ routing. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dec_interrupt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn02_interrupt</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn02_interrupt</span><span class="p">));</span>

	<span class="cm">/* CPU IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn02_cpu_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn02_cpu_mask_nr_tbl</span><span class="p">));</span>

	<span class="cm">/* KN02 CSR IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn02_asic_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn02_asic_mask_nr_tbl</span><span class="p">));</span>

	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>
	<span class="n">init_kn02_irqs</span><span class="p">(</span><span class="n">KN02_IRQ_BASE</span><span class="p">);</span>

<span class="p">}</span>				<span class="cm">/* dec_init_kn02 */</span>


<span class="cm">/*</span>
<span class="cm"> * Machine-specific initialisation for KN02-BA, aka DS5000/1xx</span>
<span class="cm"> * (xx = 20, 25, 33), aka 3min.  Also applies to KN04(-BA), aka</span>
<span class="cm"> * DS5000/150, aka 4min.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">kn02ba_interrupt</span><span class="p">[</span><span class="n">DEC_NR_INTS</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DEC_IRQ_CASCADE</span><span class="p">]</span>	<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_CASCADE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RECV</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_XMIT</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_DZ11</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_ASC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FPU</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">DEC_CPU_INR_FPU</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_HALT</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_HALT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_LANCE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_BUS</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_BUS</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_PSU</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_PSU</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_RTC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_RTC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_SCC0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_SCC1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SII</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC0</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_TC0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC1</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_TC1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC2</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_TC2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TIMER</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_VIDEO</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ASC_MERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ASC_ERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_DMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ASC_DMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_LANCE_MERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_RXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_RXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_TXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_TXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC1A_RXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC1A_RXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC1A_TXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC1A_TXDMA</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn02ba_cpu_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_CASCADE</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">kn02xa_io_int</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_TC2</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_TC2</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_TC1</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_TC1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_TC0</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_CPU_INR_TC0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">cpu_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn02ba_asic_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_IO_INR_BUS</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_BUS</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_IO_INR_RTC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_RTC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_DMA</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">asic_dma_int</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_IO_INR_SCC0</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_SCC0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_IO_INR_SCC1</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_SCC1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_IO_INR_ASC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_ASC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02BA_IO_INR_LANCE</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02BA_IO_INR_LANCE</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">asic_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dec_init_kn02ba</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* IRQ routing. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dec_interrupt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn02ba_interrupt</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn02ba_interrupt</span><span class="p">));</span>

	<span class="cm">/* CPU IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn02ba_cpu_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn02ba_cpu_mask_nr_tbl</span><span class="p">));</span>

	<span class="cm">/* I/O ASIC IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn02ba_asic_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn02ba_asic_mask_nr_tbl</span><span class="p">));</span>

	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>
	<span class="n">init_ioasic_irqs</span><span class="p">(</span><span class="n">IO_IRQ_BASE</span><span class="p">);</span>

<span class="p">}</span>				<span class="cm">/* dec_init_kn02ba */</span>


<span class="cm">/*</span>
<span class="cm"> * Machine-specific initialisation for KN02-CA, aka DS5000/xx,</span>
<span class="cm"> * (xx = 20, 25, 33), aka MAXine.  Also applies to KN04(-CA), aka</span>
<span class="cm"> * DS5000/50, aka 4MAXine.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">kn02ca_interrupt</span><span class="p">[</span><span class="n">DEC_NR_INTS</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DEC_IRQ_CASCADE</span><span class="p">]</span>	<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_CASCADE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RECV</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_AB_RECV</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_XMIT</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_AB_XMIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_DZ11</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_ASC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_FLOPPY</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FPU</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">DEC_CPU_INR_FPU</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_HALT</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_HALT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_ISDN</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_LANCE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_BUS</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_BUS</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_PSU</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_RTC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_RTC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_SCC0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SII</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC0</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_TC0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC1</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_TC1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC2</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TIMER</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_TIMER</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_VIDEO</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_VIDEO</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ASC_MERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ASC_ERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_DMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ASC_DMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_FLOPPY_ERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ISDN_ERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ISDN_RXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ISDN_TXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_LANCE_MERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_RXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_RXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_TXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_TXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_AB_RXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_AB_RXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_AB_TXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_AB_TXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn02ca_cpu_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_BUS</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_BUS</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_RTC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_RTC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN02CA_CPU_INR_CASCADE</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">kn02xa_io_int</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">cpu_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn02ca_asic_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_DMA</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">asic_dma_int</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02CA_IO_INR_SCC0</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_SCC0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02CA_IO_INR_ASC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_ASC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02CA_IO_INR_LANCE</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_LANCE</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02CA_IO_INR_TC1</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_TC1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN02CA_IO_INR_TC0</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN02CA_IO_INR_TC0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">asic_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dec_init_kn02ca</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* IRQ routing. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dec_interrupt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn02ca_interrupt</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn02ca_interrupt</span><span class="p">));</span>

	<span class="cm">/* CPU IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn02ca_cpu_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn02ca_cpu_mask_nr_tbl</span><span class="p">));</span>

	<span class="cm">/* I/O ASIC IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn02ca_asic_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn02ca_asic_mask_nr_tbl</span><span class="p">));</span>

	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>
	<span class="n">init_ioasic_irqs</span><span class="p">(</span><span class="n">IO_IRQ_BASE</span><span class="p">);</span>

<span class="p">}</span>				<span class="cm">/* dec_init_kn02ca */</span>


<span class="cm">/*</span>
<span class="cm"> * Machine-specific initialisation for KN03, aka DS5000/240,</span>
<span class="cm"> * aka 3max+ and DS5900, aka BIGmax.  Also applies to KN05, aka</span>
<span class="cm"> * DS5000/260, aka 4max+ and DS5900/260.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">kn03_interrupt</span><span class="p">[</span><span class="n">DEC_NR_INTS</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DEC_IRQ_CASCADE</span><span class="p">]</span>	<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN03_CPU_INR_CASCADE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RECV</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_XMIT</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_DZ11</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_ASC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FPU</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">DEC_CPU_INR_FPU</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_HALT</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN03_CPU_INR_HALT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_LANCE</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_BUS</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN03_CPU_INR_BUS</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_PSU</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_PSU</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_RTC</span><span class="p">]</span>		<span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN03_CPU_INR_RTC</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_SCC0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_SCC1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SII</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC0</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_TC0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC1</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_TC1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TC2</span><span class="p">]</span>		<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_TC2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_TIMER</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_VIDEO</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ASC_MERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ASC_ERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ASC_DMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_ASC_DMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_FLOPPY_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_ERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_ISDN_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_LANCE_MERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_LANCE_MERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_RXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_RXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_TXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC0A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC0A_TXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_AB_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC1A_RXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_RXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC1A_RXDMA</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXERR</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC1A_TXERR</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DEC_IRQ_SCC1A_TXDMA</span><span class="p">]</span>	<span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">IO_INR_SCC1A_TXDMA</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn03_cpu_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_CPU_INR_BUS</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN03_CPU_INR_BUS</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_CPU_INR_RTC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_NR</span><span class="p">(</span><span class="n">KN03_CPU_INR_RTC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_CPU_INR_CASCADE</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">kn03_io_int</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">DEC_CPU_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">cpu_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">int_ptr</span> <span class="n">kn03_asic_mask_nr_tbl</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_DMA</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">asic_dma_int</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_IO_INR_SCC0</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_SCC0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_IO_INR_SCC1</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_SCC1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_IO_INR_ASC</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_ASC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_IO_INR_LANCE</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_LANCE</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_IO_INR_TC2</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_TC2</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_IO_INR_TC1</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_TC1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_MASK</span><span class="p">(</span><span class="n">KN03_IO_INR_TC0</span><span class="p">)</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_NR</span><span class="p">(</span><span class="n">KN03_IO_INR_TC0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">{</span> <span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">IO_IRQ_ALL</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">asic_all_int</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dec_init_kn03</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* IRQ routing. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dec_interrupt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn03_interrupt</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn03_interrupt</span><span class="p">));</span>

	<span class="cm">/* CPU IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn03_cpu_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn03_cpu_mask_nr_tbl</span><span class="p">));</span>

	<span class="cm">/* I/O ASIC IRQ priorities. */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic_mask_nr_tbl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">kn03_asic_mask_nr_tbl</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">kn03_asic_mask_nr_tbl</span><span class="p">));</span>

	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>
	<span class="n">init_ioasic_irqs</span><span class="p">(</span><span class="n">IO_IRQ_BASE</span><span class="p">);</span>

<span class="p">}</span>				<span class="cm">/* dec_init_kn03 */</span>


<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mips_machtype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">MACH_DS23100</span>:	<span class="cm">/* DS2100/DS3100 Pmin/Pmax */</span>
		<span class="n">dec_init_kn01</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5100</span>:	<span class="cm">/* DS5100 MIPSmate */</span>
		<span class="n">dec_init_kn230</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5000_200</span>:	<span class="cm">/* DS5000/200 3max */</span>
		<span class="n">dec_init_kn02</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5000_1XX</span>:	<span class="cm">/* DS5000/1xx 3min */</span>
		<span class="n">dec_init_kn02ba</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5000_2X0</span>:	<span class="cm">/* DS5000/240 3max+ */</span>
	<span class="k">case</span> <span class="n">MACH_DS5900</span>:	<span class="cm">/* DS5900 bigmax */</span>
		<span class="n">dec_init_kn03</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5000_XX</span>:	<span class="cm">/* Personal DS5000/xx */</span>
		<span class="n">dec_init_kn02ca</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5800</span>:	<span class="cm">/* DS5800 Isis */</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Don&#39;t know how to set this up!&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5400</span>:	<span class="cm">/* DS5400 MIPSfair */</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Don&#39;t know how to set this up!&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MACH_DS5500</span>:	<span class="cm">/* DS5500 MIPSfair-2 */</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Don&#39;t know how to set this up!&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Free the FPU interrupt if the exception is present. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_nofpuex</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cpu_fpu_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_IRQ_FPU</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Register board interrupts: FPU and cascade. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_IRQ_FPU</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_IRQ_FPU</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">fpuirq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_IRQ_CASCADE</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_IRQ_CASCADE</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">ioirq</span><span class="p">);</span>

	<span class="cm">/* Register the bus error interrupt. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_IRQ_BUS</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">busirq</span><span class="p">.</span><span class="n">handler</span><span class="p">)</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_IRQ_BUS</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">busirq</span><span class="p">);</span>

	<span class="cm">/* Register the HALT interrupt. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_IRQ_HALT</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="n">dec_interrupt</span><span class="p">[</span><span class="n">DEC_IRQ_HALT</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">haltirq</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">dec_irq_dispatch</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
