{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BinaryAdder 24 " "Ignored 24 assignments for entity \"BinaryAdder\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BinaryAdder -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BinaryAdder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BinaryAdder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605519112307 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1605519112307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605519112806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605519112818 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cam_proj_deo_cv 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"cam_proj_deo_cv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605519112923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605519113008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605519113008 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1605519113272 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605519113856 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "start_gray_kn PIN_E1 " "Can't place node \"start_gray_kn\" -- illegal location assignment PIN_E1" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { start_gray_kn } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_gray_kn" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114040 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VSYNC_cam PIN_P11 " "Can't place node \"VSYNC_cam\" -- illegal location assignment PIN_P11" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { VSYNC_cam } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VSYNC_cam" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114040 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "XCLK_cam PIN_N11 " "Can't place node \"XCLK_cam\" -- illegal location assignment PIN_N11" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { XCLK_cam } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XCLK_cam" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114045 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sioc PIN_C3 " "Can't place node \"sioc\" -- illegal location assignment PIN_C3" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sioc } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sioc" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114045 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "dqm\[1\] PIN_T5 " "Can't place node \"dqm\[1\]\" -- illegal location assignment PIN_T5" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { dqm[1] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqm\[1\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114045 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_addr\[0\] PIN_P2 " "Can't place node \"sd_addr\[0\]\" -- illegal location assignment PIN_P2" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_addr[0] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[0\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114046 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_addr\[1\] PIN_N5 " "Can't place node \"sd_addr\[1\]\" -- illegal location assignment PIN_N5" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_addr[1] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[1\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114046 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_addr\[7\] PIN_T6 " "Can't place node \"sd_addr\[7\]\" -- illegal location assignment PIN_T6" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_addr[7] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[7\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114046 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_addr\[8\] PIN_R1 " "Can't place node \"sd_addr\[8\]\" -- illegal location assignment PIN_R1" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_addr[8] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[8\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114046 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_addr\[9\] PIN_P1 " "Can't place node \"sd_addr\[9\]\" -- illegal location assignment PIN_P1" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_addr[9] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[9\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114046 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "tft_sdo PIN_B4 " "Can't place node \"tft_sdo\" -- illegal location assignment PIN_B4" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { tft_sdo } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_sdo" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114047 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "tft_dc PIN_D5 " "Can't place node \"tft_dc\" -- illegal location assignment PIN_D5" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { tft_dc } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_dc" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114047 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "tft_cs PIN_A6 " "Can't place node \"tft_cs\" -- illegal location assignment PIN_A6" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { tft_cs } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_cs" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114047 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LED\[3\] PIN_A11 " "Can't place node \"LED\[3\]\" -- illegal location assignment PIN_A11" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114047 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LED\[4\] PIN_D1 " "Can't place node \"LED\[4\]\" -- illegal location assignment PIN_D1" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114047 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LED\[6\] PIN_B1 " "Can't place node \"LED\[6\]\" -- illegal location assignment PIN_B1" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114048 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LED\[7\] PIN_L3 " "Can't place node \"LED\[7\]\" -- illegal location assignment PIN_L3" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114048 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[3\] PIN_K5 " "Can't place node \"sd_data\[3\]\" -- illegal location assignment PIN_K5" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[3] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114048 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[4\] PIN_K2 " "Can't place node \"sd_data\[4\]\" -- illegal location assignment PIN_K2" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[4] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114048 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[5\] PIN_J2 " "Can't place node \"sd_data\[5\]\" -- illegal location assignment PIN_J2" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[5] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114049 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[6\] PIN_J1 " "Can't place node \"sd_data\[6\]\" -- illegal location assignment PIN_J1" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[6] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114050 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[9\] PIN_T2 " "Can't place node \"sd_data\[9\]\" -- illegal location assignment PIN_T2" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[9] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114050 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[10\] PIN_T3 " "Can't place node \"sd_data\[10\]\" -- illegal location assignment PIN_T3" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[10] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114050 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[11\] PIN_R3 " "Can't place node \"sd_data\[11\]\" -- illegal location assignment PIN_R3" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[11] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114050 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[13\] PIN_P3 " "Can't place node \"sd_data\[13\]\" -- illegal location assignment PIN_P3" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[13] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114051 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[14\] PIN_N3 " "Can't place node \"sd_data\[14\]\" -- illegal location assignment PIN_N3" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[14] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114051 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sd_data\[15\] PIN_K1 " "Can't place node \"sd_data\[15\]\" -- illegal location assignment PIN_K1" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { sd_data[15] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114051 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "rst PIN_J15 " "Can't place node \"rst\" -- illegal location assignment PIN_J15" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114051 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "clk50 PIN_R8 " "Can't place node \"clk50\" -- illegal location assignment PIN_R8" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114051 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "data_cam\[4\] PIN_R13 " "Can't place node \"data_cam\[4\]\" -- illegal location assignment PIN_R13" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { data_cam[4] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[4\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114052 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "data_cam\[7\] PIN_T11 " "Can't place node \"data_cam\[7\]\" -- illegal location assignment PIN_T11" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { data_cam[7] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[7\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/top/cam_proj_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/HLIMDS/HLIMDS2020/lab3/verilog/imp/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1605519114052 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605519114052 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1605519124953 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1605519124953 ""}
{ "Error" "EQEXE_ERROR_COUNT" "I/O Assignment Analysis 32 s 29 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was unsuccessful. 32 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605519125415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 16 12:32:05 2020 " "Processing ended: Mon Nov 16 12:32:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605519125415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605519125415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605519125415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605519125415 ""}
