{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [70.4718, 36.4547, 36.1609, 32.8867, 29.2748]
  , "total":
  [503698, 1002133, 2945, 1308, 72]
  , "name":"Kernel System"
  , "max_resources":
  [1385660, 2771320, 8955, 4468, 69283]
  , "children":
  [
    {
      "name":"Static Partition"
      , "type":"partition"
      , "children":
      [
        {
          "name":"Board interface"
          , "type":"resource"
          , "data":
          [480580, 961160, 2766, 1292, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Platform interface logic."
            }
          ]
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [13691, 19807, 78, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."
        }
        , {
          "type":"brief"
          , "text":"For 2 global loads and 1 global store."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"
            }
          ]
        }
      ]
    }
    , {
      "name":"System description ROM"
      , "type":"resource"
      , "data":
      [2, 71, 2, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."
        }
        , {
          "type":"brief"
          , "text":"Contains information for the host."
        }
      ]
    }
    , {
      "name":"SAXPY"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.49752, 0.784103, 0.76119, 1.10553, 0.358102]
      , "total_kernel_resources":
      [9425, 21095, 99, 16, 72]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (SAXPY2_block.cl:13)"
          , "type":"resource"
          , "data":
          [24, 64, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                , "line":13
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (SAXPY2_block.cl:17)"
          , "type":"resource"
          , "data":
          [8, 64, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                , "line":17
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (SAXPY2_block.cl:21)"
          , "type":"resource"
          , "data":
          [8, 64, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                , "line":21
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (SAXPY2_block.cl:25)"
          , "type":"resource"
          , "data":
          [24, 64, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                , "line":25
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"SAXPY2_block.cl:14 (local_x)"
          , "type":"resource"
          , "data":
          [0, 0, 13, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                , "line":14
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Good but replicated"
              , "Requested size":"4096 bytes"
              , "Implemented size":"16384 bytes"
              , "Number of banks":"1 (banked on bit 4294967295)"
              , "Bank width":"512 bits"
              , "Bank depth":"64 words"
              , "Total replication":"4"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                  , "links":
                  [
                    {
                      "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                      , "line":"13"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Good but replicated,\n4096B requested,\n16384B implemented."
            }
          ]
        }
        , {
          "name":"SAXPY2_block.cl:15 (local_y)"
          , "type":"resource"
          , "data":
          [0, 0, 13, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                , "line":15
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Good but replicated"
              , "Requested size":"4096 bytes"
              , "Implemented size":"16384 bytes"
              , "Number of banks":"1 (banked on bit 4294967295)"
              , "Bank width":"512 bits"
              , "Bank depth":"64 words"
              , "Total replication":"4"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                  , "links":
                  [
                    {
                      "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                      , "line":"13"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Good but replicated,\n4096B requested,\n16384B implemented."
            }
          ]
        }
        , {
          "name":"SAXPY.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [5, 51, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [5, 11, 0, 0, 0]
                }
                , {
                  "name":"SAXPY2_block.cl:13"
                  , "type":"resource"
                  , "data":
                  [0, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":13
                      }
                    ]
                  ]
                }
                , {
                  "name":"SAXPY2_block.cl:26"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"SAXPY2_block.cl:8"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":8
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [22, 34, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"SAXPY2_block.cl:13"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":13
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"SAXPY2_block.cl:26"
                  , "type":"resource"
                  , "data":
                  [382, 385, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":26
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer to Floating-point Conversion"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [382, 385, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"SAXPY.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"SAXPY2_block.cl:29"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":29
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"SAXPY.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1, 107, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 107, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [48, 19, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [8, 5, 0, 0, 0]
                }
                , {
                  "name":"SAXPY2_block.cl:13"
                  , "type":"resource"
                  , "data":
                  [32, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":13
                      }
                    ]
                  ]
                }
                , {
                  "name":"SAXPY2_block.cl:14"
                  , "type":"resource"
                  , "data":
                  [8, 5, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":14
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [41, 64, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"SAXPY2_block.cl:13"
                  , "type":"resource"
                  , "data":
                  [69, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":13
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"SAXPY.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"SAXPY2_block.cl:26"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"SAXPY.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [352, 2166, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [352, 2166, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [129, 109, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [12, 8, 0, 0, 0]
                }
                , {
                  "name":"SAXPY2_block.cl:13"
                  , "type":"resource"
                  , "data":
                  [61, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":13
                      }
                    ]
                  ]
                }
                , {
                  "name":"SAXPY2_block.cl:14"
                  , "type":"resource"
                  , "data":
                  [12, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":14
                      }
                    ]
                  ]
                }
                , {
                  "name":"SAXPY2_block.cl:17"
                  , "type":"resource"
                  , "data":
                  [44, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":17
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [151, 266, 0, 0, 12]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"SAXPY2_block.cl:17"
                  , "type":"resource"
                  , "data":
                  [43, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":17
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"SAXPY2_block.cl:18"
                  , "type":"resource"
                  , "data":
                  [3301, 4803, 43, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":18
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3235, 4779, 43, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced cached LSU,\nLoad with a private 512 kilobit cache"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Local-pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Local-pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                              , "line":"14"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"SAXPY.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [400, 2481, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [400, 2481, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [198, 262, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [59, 128, 0, 0, 0]
                }
                , {
                  "name":"SAXPY2_block.cl:13"
                  , "type":"resource"
                  , "data":
                  [74, 101, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":13
                      }
                    ]
                  ]
                }
                , {
                  "name":"SAXPY2_block.cl:14"
                  , "type":"resource"
                  , "data":
                  [12, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":14
                      }
                    ]
                  ]
                }
                , {
                  "name":"SAXPY2_block.cl:21"
                  , "type":"resource"
                  , "data":
                  [44, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":21
                      }
                    ]
                  ]
                }
                , {
                  "name":"SAXPY2_block.cl:26"
                  , "type":"resource"
                  , "data":
                  [9, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [181, 326, 0, 0, 15]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"SAXPY2_block.cl:21"
                  , "type":"resource"
                  , "data":
                  [43, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":21
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"SAXPY2_block.cl:22"
                  , "type":"resource"
                  , "data":
                  [750, 2494, 13, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":22
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [684, 2470, 13, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Local-pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Local-pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"SAXPY.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1, 1, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 1, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [52, 59, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [12, 20, 0, 0, 0]
                }
                , {
                  "name":"SAXPY2_block.cl:14"
                  , "type":"resource"
                  , "data":
                  [12, 20, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":14
                      }
                    ]
                  ]
                }
                , {
                  "name":"SAXPY2_block.cl:26"
                  , "type":"resource"
                  , "data":
                  [28, 19, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"SAXPY.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [149, 1009, 0, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [149, 1009, 0, 0, 6]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [230, 380, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [118, 256, 0, 0, 0]
                }
                , {
                  "name":"SAXPY2_block.cl:13"
                  , "type":"resource"
                  , "data":
                  [52, 69, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":13
                      }
                    ]
                  ]
                }
                , {
                  "name":"SAXPY2_block.cl:25"
                  , "type":"resource"
                  , "data":
                  [60, 55, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":25
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [317, 615, 0, 0, 30]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"SAXPY2_block.cl:13"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":13
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"SAXPY2_block.cl:25"
                  , "type":"resource"
                  , "data":
                  [45, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":25
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"SAXPY2_block.cl:26"
                  , "type":"resource"
                  , "data":
                  [933, 3723, 17, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                        , "line":26
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [0, 0, 0, 16, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [532, 1042, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Local-pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Local-pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY2_block.cl"
                              , "line":"14"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [369, 2681, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced write-ack LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced write-ack LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
