|iZero
D1_SINAL <= display_duplo:inst33.saida_sinal
clock => temporizador:inst19.clock
clock => debouncer:inst15.clk
clock => debouncer:inst17.clk
clock => lcdlab3:inst26.CLOCK_50
reset => debouncer:inst15.button_in
SLIDE_SWITCHES[0] => entrada_de_dados:inst27.chaves[0]
SLIDE_SWITCHES[0] => leds_SLIDE_SWITCHES[0].DATAIN
SLIDE_SWITCHES[1] => entrada_de_dados:inst27.chaves[1]
SLIDE_SWITCHES[1] => leds_SLIDE_SWITCHES[1].DATAIN
SLIDE_SWITCHES[2] => entrada_de_dados:inst27.chaves[2]
SLIDE_SWITCHES[2] => leds_SLIDE_SWITCHES[2].DATAIN
SLIDE_SWITCHES[3] => entrada_de_dados:inst27.chaves[3]
SLIDE_SWITCHES[3] => leds_SLIDE_SWITCHES[3].DATAIN
SLIDE_SWITCHES[4] => entrada_de_dados:inst27.chaves[4]
SLIDE_SWITCHES[4] => leds_SLIDE_SWITCHES[4].DATAIN
SLIDE_SWITCHES[5] => entrada_de_dados:inst27.chaves[5]
SLIDE_SWITCHES[5] => leds_SLIDE_SWITCHES[5].DATAIN
SLIDE_SWITCHES[6] => entrada_de_dados:inst27.chaves[6]
SLIDE_SWITCHES[6] => leds_SLIDE_SWITCHES[6].DATAIN
SLIDE_SWITCHES[7] => entrada_de_dados:inst27.chaves[7]
SLIDE_SWITCHES[7] => leds_SLIDE_SWITCHES[7].DATAIN
IN_BUTTON => debouncer:inst17.button_in
D3_SINAL <= display_quadruplo:inst35.saida_sinal
LCD_ON <= lcdlab3:inst26.LCD_ON
LCD_BLON <= lcdlab3:inst26.LCD_BLON
LCD_RW <= lcdlab3:inst26.LCD_RW
LCD_EN <= lcdlab3:inst26.LCD_EN
LCD_RS <= lcdlab3:inst26.LCD_RS
D2_SINAL <= display_duplo:inst34.saida_sinal
D1_DEZENA[0] <= display_duplo:inst33.saida_dezena[0]
D1_DEZENA[1] <= display_duplo:inst33.saida_dezena[1]
D1_DEZENA[2] <= display_duplo:inst33.saida_dezena[2]
D1_DEZENA[3] <= display_duplo:inst33.saida_dezena[3]
D1_DEZENA[4] <= display_duplo:inst33.saida_dezena[4]
D1_DEZENA[5] <= display_duplo:inst33.saida_dezena[5]
D1_DEZENA[6] <= display_duplo:inst33.saida_dezena[6]
D1_UNIDADE[0] <= display_duplo:inst33.saida_unidade[0]
D1_UNIDADE[1] <= display_duplo:inst33.saida_unidade[1]
D1_UNIDADE[2] <= display_duplo:inst33.saida_unidade[2]
D1_UNIDADE[3] <= display_duplo:inst33.saida_unidade[3]
D1_UNIDADE[4] <= display_duplo:inst33.saida_unidade[4]
D1_UNIDADE[5] <= display_duplo:inst33.saida_unidade[5]
D1_UNIDADE[6] <= display_duplo:inst33.saida_unidade[6]
D2_DEZENA[0] <= display_duplo:inst34.saida_dezena[0]
D2_DEZENA[1] <= display_duplo:inst34.saida_dezena[1]
D2_DEZENA[2] <= display_duplo:inst34.saida_dezena[2]
D2_DEZENA[3] <= display_duplo:inst34.saida_dezena[3]
D2_DEZENA[4] <= display_duplo:inst34.saida_dezena[4]
D2_DEZENA[5] <= display_duplo:inst34.saida_dezena[5]
D2_DEZENA[6] <= display_duplo:inst34.saida_dezena[6]
D2_UNIDADE[0] <= display_duplo:inst34.saida_unidade[0]
D2_UNIDADE[1] <= display_duplo:inst34.saida_unidade[1]
D2_UNIDADE[2] <= display_duplo:inst34.saida_unidade[2]
D2_UNIDADE[3] <= display_duplo:inst34.saida_unidade[3]
D2_UNIDADE[4] <= display_duplo:inst34.saida_unidade[4]
D2_UNIDADE[5] <= display_duplo:inst34.saida_unidade[5]
D2_UNIDADE[6] <= display_duplo:inst34.saida_unidade[6]
D3_CENTENA[0] <= display_quadruplo:inst35.saida_centena[0]
D3_CENTENA[1] <= display_quadruplo:inst35.saida_centena[1]
D3_CENTENA[2] <= display_quadruplo:inst35.saida_centena[2]
D3_CENTENA[3] <= display_quadruplo:inst35.saida_centena[3]
D3_CENTENA[4] <= display_quadruplo:inst35.saida_centena[4]
D3_CENTENA[5] <= display_quadruplo:inst35.saida_centena[5]
D3_CENTENA[6] <= display_quadruplo:inst35.saida_centena[6]
D3_DEZENA[0] <= display_quadruplo:inst35.saida_dezena[0]
D3_DEZENA[1] <= display_quadruplo:inst35.saida_dezena[1]
D3_DEZENA[2] <= display_quadruplo:inst35.saida_dezena[2]
D3_DEZENA[3] <= display_quadruplo:inst35.saida_dezena[3]
D3_DEZENA[4] <= display_quadruplo:inst35.saida_dezena[4]
D3_DEZENA[5] <= display_quadruplo:inst35.saida_dezena[5]
D3_DEZENA[6] <= display_quadruplo:inst35.saida_dezena[6]
D3_MILHAR[0] <= display_quadruplo:inst35.saida_milhar[0]
D3_MILHAR[1] <= display_quadruplo:inst35.saida_milhar[1]
D3_MILHAR[2] <= display_quadruplo:inst35.saida_milhar[2]
D3_MILHAR[3] <= display_quadruplo:inst35.saida_milhar[3]
D3_MILHAR[4] <= display_quadruplo:inst35.saida_milhar[4]
D3_MILHAR[5] <= display_quadruplo:inst35.saida_milhar[5]
D3_MILHAR[6] <= display_quadruplo:inst35.saida_milhar[6]
D3_UNIDADE[0] <= display_quadruplo:inst35.saida_unidade[0]
D3_UNIDADE[1] <= display_quadruplo:inst35.saida_unidade[1]
D3_UNIDADE[2] <= display_quadruplo:inst35.saida_unidade[2]
D3_UNIDADE[3] <= display_quadruplo:inst35.saida_unidade[3]
D3_UNIDADE[4] <= display_quadruplo:inst35.saida_unidade[4]
D3_UNIDADE[5] <= display_quadruplo:inst35.saida_unidade[5]
D3_UNIDADE[6] <= display_quadruplo:inst35.saida_unidade[6]
LCD_DATA[0] <= lcdlab3:inst26.LCD_DATA[0]
LCD_DATA[1] <= lcdlab3:inst26.LCD_DATA[1]
LCD_DATA[2] <= lcdlab3:inst26.LCD_DATA[2]
LCD_DATA[3] <= lcdlab3:inst26.LCD_DATA[3]
LCD_DATA[4] <= lcdlab3:inst26.LCD_DATA[4]
LCD_DATA[5] <= lcdlab3:inst26.LCD_DATA[5]
LCD_DATA[6] <= lcdlab3:inst26.LCD_DATA[6]
LCD_DATA[7] <= lcdlab3:inst26.LCD_DATA[7]
leds_SLIDE_SWITCHES[0] <= SLIDE_SWITCHES[0].DB_MAX_OUTPUT_PORT_TYPE
leds_SLIDE_SWITCHES[1] <= SLIDE_SWITCHES[1].DB_MAX_OUTPUT_PORT_TYPE
leds_SLIDE_SWITCHES[2] <= SLIDE_SWITCHES[2].DB_MAX_OUTPUT_PORT_TYPE
leds_SLIDE_SWITCHES[3] <= SLIDE_SWITCHES[3].DB_MAX_OUTPUT_PORT_TYPE
leds_SLIDE_SWITCHES[4] <= SLIDE_SWITCHES[4].DB_MAX_OUTPUT_PORT_TYPE
leds_SLIDE_SWITCHES[5] <= SLIDE_SWITCHES[5].DB_MAX_OUTPUT_PORT_TYPE
leds_SLIDE_SWITCHES[6] <= SLIDE_SWITCHES[6].DB_MAX_OUTPUT_PORT_TYPE
leds_SLIDE_SWITCHES[7] <= SLIDE_SWITCHES[7].DB_MAX_OUTPUT_PORT_TYPE


|iZero|display_duplo:inst33
sinal => saida_sinal.DATAIN
dezena[0] => Decoder0.IN3
dezena[1] => Decoder0.IN2
dezena[2] => Decoder0.IN1
dezena[3] => Decoder0.IN0
unidade[0] => Decoder1.IN3
unidade[1] => Decoder1.IN2
unidade[2] => Decoder1.IN1
unidade[3] => Decoder1.IN0
saida_sinal <= sinal.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE


|iZero|BCD_dois_digitos:inst30
numero[0] => unidade.DATAB
numero[0] => Add7.IN64
numero[1] => LessThan6.IN8
numero[1] => Add6.IN8
numero[1] => unidade.DATAA
numero[1] => Add7.IN63
numero[2] => LessThan4.IN8
numero[2] => Add4.IN8
numero[2] => unidade.DATAA
numero[2] => Add7.IN62
numero[3] => LessThan2.IN8
numero[3] => Add2.IN8
numero[3] => unidade.DATAA
numero[3] => Add7.IN61
numero[4] => LessThan1.IN8
numero[4] => Add1.IN8
numero[4] => unidade.DATAA
numero[4] => Add7.IN60
numero[5] => LessThan0.IN6
numero[5] => Add0.IN6
numero[5] => unidade.DATAA
numero[5] => Add7.IN59
numero[6] => LessThan0.IN5
numero[6] => Add0.IN5
numero[6] => unidade.DATAA
numero[6] => Add7.IN58
numero[7] => LessThan0.IN4
numero[7] => Add0.IN4
numero[7] => unidade.DATAA
numero[7] => dezena.OUTPUTSELECT
numero[7] => dezena.OUTPUTSELECT
numero[7] => dezena.OUTPUTSELECT
numero[7] => dezena.OUTPUTSELECT
numero[7] => unidade.OUTPUTSELECT
numero[7] => unidade.OUTPUTSELECT
numero[7] => unidade.OUTPUTSELECT
numero[7] => unidade.OUTPUTSELECT
numero[7] => Add7.IN33
numero[7] => sinal.DATAIN
numero[8] => Add7.IN57
numero[9] => Add7.IN56
numero[10] => Add7.IN55
numero[11] => Add7.IN54
numero[12] => Add7.IN53
numero[13] => Add7.IN52
numero[14] => Add7.IN51
numero[15] => Add7.IN50
numero[16] => Add7.IN49
numero[17] => Add7.IN48
numero[18] => Add7.IN47
numero[19] => Add7.IN46
numero[20] => Add7.IN45
numero[21] => Add7.IN44
numero[22] => Add7.IN43
numero[23] => Add7.IN42
numero[24] => Add7.IN41
numero[25] => Add7.IN40
numero[26] => Add7.IN39
numero[27] => Add7.IN38
numero[28] => Add7.IN37
numero[29] => Add7.IN36
numero[30] => Add7.IN35
numero[31] => Add7.IN34
sinal <= numero[7].DB_MAX_OUTPUT_PORT_TYPE
dezena[0] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
dezena[1] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
dezena[2] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
dezena[3] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
unidade[0] <= unidade.DB_MAX_OUTPUT_PORT_TYPE
unidade[1] <= unidade.DB_MAX_OUTPUT_PORT_TYPE
unidade[2] <= unidade.DB_MAX_OUTPUT_PORT_TYPE
unidade[3] <= unidade.DB_MAX_OUTPUT_PORT_TYPE


|iZero|saida_de_dados:inst5
clock => saidas[0][0].CLK
clock => saidas[0][1].CLK
clock => saidas[0][2].CLK
clock => saidas[0][3].CLK
clock => saidas[0][4].CLK
clock => saidas[0][5].CLK
clock => saidas[0][6].CLK
clock => saidas[0][7].CLK
clock => saidas[0][8].CLK
clock => saidas[0][9].CLK
clock => saidas[0][10].CLK
clock => saidas[0][11].CLK
clock => saidas[0][12].CLK
clock => saidas[0][13].CLK
clock => saidas[0][14].CLK
clock => saidas[0][15].CLK
clock => saidas[0][16].CLK
clock => saidas[0][17].CLK
clock => saidas[0][18].CLK
clock => saidas[0][19].CLK
clock => saidas[0][20].CLK
clock => saidas[0][21].CLK
clock => saidas[0][22].CLK
clock => saidas[0][23].CLK
clock => saidas[0][24].CLK
clock => saidas[0][25].CLK
clock => saidas[0][26].CLK
clock => saidas[0][27].CLK
clock => saidas[0][28].CLK
clock => saidas[0][29].CLK
clock => saidas[0][30].CLK
clock => saidas[0][31].CLK
clock => saidas[1][0].CLK
clock => saidas[1][1].CLK
clock => saidas[1][2].CLK
clock => saidas[1][3].CLK
clock => saidas[1][4].CLK
clock => saidas[1][5].CLK
clock => saidas[1][6].CLK
clock => saidas[1][7].CLK
clock => saidas[1][8].CLK
clock => saidas[1][9].CLK
clock => saidas[1][10].CLK
clock => saidas[1][11].CLK
clock => saidas[1][12].CLK
clock => saidas[1][13].CLK
clock => saidas[1][14].CLK
clock => saidas[1][15].CLK
clock => saidas[1][16].CLK
clock => saidas[1][17].CLK
clock => saidas[1][18].CLK
clock => saidas[1][19].CLK
clock => saidas[1][20].CLK
clock => saidas[1][21].CLK
clock => saidas[1][22].CLK
clock => saidas[1][23].CLK
clock => saidas[1][24].CLK
clock => saidas[1][25].CLK
clock => saidas[1][26].CLK
clock => saidas[1][27].CLK
clock => saidas[1][28].CLK
clock => saidas[1][29].CLK
clock => saidas[1][30].CLK
clock => saidas[1][31].CLK
clock => saidas[2][0].CLK
clock => saidas[2][1].CLK
clock => saidas[2][2].CLK
clock => saidas[2][3].CLK
clock => saidas[2][4].CLK
clock => saidas[2][5].CLK
clock => saidas[2][6].CLK
clock => saidas[2][7].CLK
clock => saidas[2][8].CLK
clock => saidas[2][9].CLK
clock => saidas[2][10].CLK
clock => saidas[2][11].CLK
clock => saidas[2][12].CLK
clock => saidas[2][13].CLK
clock => saidas[2][14].CLK
clock => saidas[2][15].CLK
clock => saidas[2][16].CLK
clock => saidas[2][17].CLK
clock => saidas[2][18].CLK
clock => saidas[2][19].CLK
clock => saidas[2][20].CLK
clock => saidas[2][21].CLK
clock => saidas[2][22].CLK
clock => saidas[2][23].CLK
clock => saidas[2][24].CLK
clock => saidas[2][25].CLK
clock => saidas[2][26].CLK
clock => saidas[2][27].CLK
clock => saidas[2][28].CLK
clock => saidas[2][29].CLK
clock => saidas[2][30].CLK
clock => saidas[2][31].CLK
endereco[0] => Decoder0.IN1
endereco[1] => Decoder0.IN0
endereco[2] => LessThan0.IN60
endereco[3] => LessThan0.IN59
endereco[4] => LessThan0.IN58
endereco[5] => LessThan0.IN57
endereco[6] => LessThan0.IN56
endereco[7] => LessThan0.IN55
endereco[8] => LessThan0.IN54
endereco[9] => LessThan0.IN53
endereco[10] => LessThan0.IN52
endereco[11] => LessThan0.IN51
endereco[12] => LessThan0.IN50
endereco[13] => LessThan0.IN49
endereco[14] => LessThan0.IN48
endereco[15] => LessThan0.IN47
endereco[16] => LessThan0.IN46
endereco[17] => LessThan0.IN45
endereco[18] => LessThan0.IN44
endereco[19] => LessThan0.IN43
endereco[20] => LessThan0.IN42
endereco[21] => LessThan0.IN41
endereco[22] => LessThan0.IN40
endereco[23] => LessThan0.IN39
endereco[24] => LessThan0.IN38
endereco[25] => LessThan0.IN37
endereco[26] => LessThan0.IN36
endereco[27] => LessThan0.IN35
endereco[28] => LessThan0.IN34
endereco[29] => LessThan0.IN33
endereco[30] => LessThan0.IN32
endereco[31] => LessThan0.IN31
dado_de_saida[0] => saidas.DATAB
dado_de_saida[0] => saidas.DATAB
dado_de_saida[0] => saidas.DATAB
dado_de_saida[1] => saidas.DATAB
dado_de_saida[1] => saidas.DATAB
dado_de_saida[1] => saidas.DATAB
dado_de_saida[2] => saidas.DATAB
dado_de_saida[2] => saidas.DATAB
dado_de_saida[2] => saidas.DATAB
dado_de_saida[3] => saidas.DATAB
dado_de_saida[3] => saidas.DATAB
dado_de_saida[3] => saidas.DATAB
dado_de_saida[4] => saidas.DATAB
dado_de_saida[4] => saidas.DATAB
dado_de_saida[4] => saidas.DATAB
dado_de_saida[5] => saidas.DATAB
dado_de_saida[5] => saidas.DATAB
dado_de_saida[5] => saidas.DATAB
dado_de_saida[6] => saidas.DATAB
dado_de_saida[6] => saidas.DATAB
dado_de_saida[6] => saidas.DATAB
dado_de_saida[7] => saidas.DATAB
dado_de_saida[7] => saidas.DATAB
dado_de_saida[7] => saidas.DATAB
dado_de_saida[8] => saidas.DATAB
dado_de_saida[8] => saidas.DATAB
dado_de_saida[8] => saidas.DATAB
dado_de_saida[9] => saidas.DATAB
dado_de_saida[9] => saidas.DATAB
dado_de_saida[9] => saidas.DATAB
dado_de_saida[10] => saidas.DATAB
dado_de_saida[10] => saidas.DATAB
dado_de_saida[10] => saidas.DATAB
dado_de_saida[11] => saidas.DATAB
dado_de_saida[11] => saidas.DATAB
dado_de_saida[11] => saidas.DATAB
dado_de_saida[12] => saidas.DATAB
dado_de_saida[12] => saidas.DATAB
dado_de_saida[12] => saidas.DATAB
dado_de_saida[13] => saidas.DATAB
dado_de_saida[13] => saidas.DATAB
dado_de_saida[13] => saidas.DATAB
dado_de_saida[14] => saidas.DATAB
dado_de_saida[14] => saidas.DATAB
dado_de_saida[14] => saidas.DATAB
dado_de_saida[15] => saidas.DATAB
dado_de_saida[15] => saidas.DATAB
dado_de_saida[15] => saidas.DATAB
dado_de_saida[16] => saidas.DATAB
dado_de_saida[16] => saidas.DATAB
dado_de_saida[16] => saidas.DATAB
dado_de_saida[17] => saidas.DATAB
dado_de_saida[17] => saidas.DATAB
dado_de_saida[17] => saidas.DATAB
dado_de_saida[18] => saidas.DATAB
dado_de_saida[18] => saidas.DATAB
dado_de_saida[18] => saidas.DATAB
dado_de_saida[19] => saidas.DATAB
dado_de_saida[19] => saidas.DATAB
dado_de_saida[19] => saidas.DATAB
dado_de_saida[20] => saidas.DATAB
dado_de_saida[20] => saidas.DATAB
dado_de_saida[20] => saidas.DATAB
dado_de_saida[21] => saidas.DATAB
dado_de_saida[21] => saidas.DATAB
dado_de_saida[21] => saidas.DATAB
dado_de_saida[22] => saidas.DATAB
dado_de_saida[22] => saidas.DATAB
dado_de_saida[22] => saidas.DATAB
dado_de_saida[23] => saidas.DATAB
dado_de_saida[23] => saidas.DATAB
dado_de_saida[23] => saidas.DATAB
dado_de_saida[24] => saidas.DATAB
dado_de_saida[24] => saidas.DATAB
dado_de_saida[24] => saidas.DATAB
dado_de_saida[25] => saidas.DATAB
dado_de_saida[25] => saidas.DATAB
dado_de_saida[25] => saidas.DATAB
dado_de_saida[26] => saidas.DATAB
dado_de_saida[26] => saidas.DATAB
dado_de_saida[26] => saidas.DATAB
dado_de_saida[27] => saidas.DATAB
dado_de_saida[27] => saidas.DATAB
dado_de_saida[27] => saidas.DATAB
dado_de_saida[28] => saidas.DATAB
dado_de_saida[28] => saidas.DATAB
dado_de_saida[28] => saidas.DATAB
dado_de_saida[29] => saidas.DATAB
dado_de_saida[29] => saidas.DATAB
dado_de_saida[29] => saidas.DATAB
dado_de_saida[30] => saidas.DATAB
dado_de_saida[30] => saidas.DATAB
dado_de_saida[30] => saidas.DATAB
dado_de_saida[31] => saidas.DATAB
dado_de_saida[31] => saidas.DATAB
dado_de_saida[31] => saidas.DATAB
reset => saidas[0][0].ACLR
reset => saidas[0][1].ACLR
reset => saidas[0][2].ACLR
reset => saidas[0][3].ACLR
reset => saidas[0][4].ACLR
reset => saidas[0][5].ACLR
reset => saidas[0][6].ACLR
reset => saidas[0][7].ACLR
reset => saidas[0][8].ACLR
reset => saidas[0][9].ACLR
reset => saidas[0][10].ACLR
reset => saidas[0][11].ACLR
reset => saidas[0][12].ACLR
reset => saidas[0][13].ACLR
reset => saidas[0][14].ACLR
reset => saidas[0][15].ACLR
reset => saidas[0][16].ACLR
reset => saidas[0][17].ACLR
reset => saidas[0][18].ACLR
reset => saidas[0][19].ACLR
reset => saidas[0][20].ACLR
reset => saidas[0][21].ACLR
reset => saidas[0][22].ACLR
reset => saidas[0][23].ACLR
reset => saidas[0][24].ACLR
reset => saidas[0][25].ACLR
reset => saidas[0][26].ACLR
reset => saidas[0][27].ACLR
reset => saidas[0][28].ACLR
reset => saidas[0][29].ACLR
reset => saidas[0][30].ACLR
reset => saidas[0][31].ACLR
reset => saidas[1][0].ACLR
reset => saidas[1][1].ACLR
reset => saidas[1][2].ACLR
reset => saidas[1][3].ACLR
reset => saidas[1][4].ACLR
reset => saidas[1][5].ACLR
reset => saidas[1][6].ACLR
reset => saidas[1][7].ACLR
reset => saidas[1][8].ACLR
reset => saidas[1][9].ACLR
reset => saidas[1][10].ACLR
reset => saidas[1][11].ACLR
reset => saidas[1][12].ACLR
reset => saidas[1][13].ACLR
reset => saidas[1][14].ACLR
reset => saidas[1][15].ACLR
reset => saidas[1][16].ACLR
reset => saidas[1][17].ACLR
reset => saidas[1][18].ACLR
reset => saidas[1][19].ACLR
reset => saidas[1][20].ACLR
reset => saidas[1][21].ACLR
reset => saidas[1][22].ACLR
reset => saidas[1][23].ACLR
reset => saidas[1][24].ACLR
reset => saidas[1][25].ACLR
reset => saidas[1][26].ACLR
reset => saidas[1][27].ACLR
reset => saidas[1][28].ACLR
reset => saidas[1][29].ACLR
reset => saidas[1][30].ACLR
reset => saidas[1][31].ACLR
reset => saidas[2][0].ACLR
reset => saidas[2][1].ACLR
reset => saidas[2][2].ACLR
reset => saidas[2][3].ACLR
reset => saidas[2][4].ACLR
reset => saidas[2][5].ACLR
reset => saidas[2][6].ACLR
reset => saidas[2][7].ACLR
reset => saidas[2][8].ACLR
reset => saidas[2][9].ACLR
reset => saidas[2][10].ACLR
reset => saidas[2][11].ACLR
reset => saidas[2][12].ACLR
reset => saidas[2][13].ACLR
reset => saidas[2][14].ACLR
reset => saidas[2][15].ACLR
reset => saidas[2][16].ACLR
reset => saidas[2][17].ACLR
reset => saidas[2][18].ACLR
reset => saidas[2][19].ACLR
reset => saidas[2][20].ACLR
reset => saidas[2][21].ACLR
reset => saidas[2][22].ACLR
reset => saidas[2][23].ACLR
reset => saidas[2][24].ACLR
reset => saidas[2][25].ACLR
reset => saidas[2][26].ACLR
reset => saidas[2][27].ACLR
reset => saidas[2][28].ACLR
reset => saidas[2][29].ACLR
reset => saidas[2][30].ACLR
reset => saidas[2][31].ACLR
OUT => saidas[2][31].ENA
OUT => saidas[2][30].ENA
OUT => saidas[2][29].ENA
OUT => saidas[2][28].ENA
OUT => saidas[2][27].ENA
OUT => saidas[2][26].ENA
OUT => saidas[2][25].ENA
OUT => saidas[2][24].ENA
OUT => saidas[2][23].ENA
OUT => saidas[2][22].ENA
OUT => saidas[2][21].ENA
OUT => saidas[2][20].ENA
OUT => saidas[2][19].ENA
OUT => saidas[2][18].ENA
OUT => saidas[2][17].ENA
OUT => saidas[2][16].ENA
OUT => saidas[2][15].ENA
OUT => saidas[2][14].ENA
OUT => saidas[2][13].ENA
OUT => saidas[2][12].ENA
OUT => saidas[2][11].ENA
OUT => saidas[2][10].ENA
OUT => saidas[2][9].ENA
OUT => saidas[2][8].ENA
OUT => saidas[2][7].ENA
OUT => saidas[2][6].ENA
OUT => saidas[2][5].ENA
OUT => saidas[2][4].ENA
OUT => saidas[2][3].ENA
OUT => saidas[2][2].ENA
OUT => saidas[2][1].ENA
OUT => saidas[2][0].ENA
OUT => saidas[1][31].ENA
OUT => saidas[1][30].ENA
OUT => saidas[1][29].ENA
OUT => saidas[1][28].ENA
OUT => saidas[1][27].ENA
OUT => saidas[1][26].ENA
OUT => saidas[1][25].ENA
OUT => saidas[1][24].ENA
OUT => saidas[1][23].ENA
OUT => saidas[1][22].ENA
OUT => saidas[1][21].ENA
OUT => saidas[1][20].ENA
OUT => saidas[1][19].ENA
OUT => saidas[1][18].ENA
OUT => saidas[1][17].ENA
OUT => saidas[1][16].ENA
OUT => saidas[1][15].ENA
OUT => saidas[1][14].ENA
OUT => saidas[1][13].ENA
OUT => saidas[1][12].ENA
OUT => saidas[1][11].ENA
OUT => saidas[1][10].ENA
OUT => saidas[1][9].ENA
OUT => saidas[1][8].ENA
OUT => saidas[1][7].ENA
OUT => saidas[1][6].ENA
OUT => saidas[1][5].ENA
OUT => saidas[1][4].ENA
OUT => saidas[1][3].ENA
OUT => saidas[1][2].ENA
OUT => saidas[1][1].ENA
OUT => saidas[1][0].ENA
OUT => saidas[0][31].ENA
OUT => saidas[0][30].ENA
OUT => saidas[0][29].ENA
OUT => saidas[0][28].ENA
OUT => saidas[0][27].ENA
OUT => saidas[0][26].ENA
OUT => saidas[0][25].ENA
OUT => saidas[0][24].ENA
OUT => saidas[0][23].ENA
OUT => saidas[0][22].ENA
OUT => saidas[0][21].ENA
OUT => saidas[0][20].ENA
OUT => saidas[0][19].ENA
OUT => saidas[0][18].ENA
OUT => saidas[0][17].ENA
OUT => saidas[0][16].ENA
OUT => saidas[0][15].ENA
OUT => saidas[0][14].ENA
OUT => saidas[0][13].ENA
OUT => saidas[0][12].ENA
OUT => saidas[0][11].ENA
OUT => saidas[0][10].ENA
OUT => saidas[0][9].ENA
OUT => saidas[0][8].ENA
OUT => saidas[0][7].ENA
OUT => saidas[0][6].ENA
OUT => saidas[0][5].ENA
OUT => saidas[0][4].ENA
OUT => saidas[0][3].ENA
OUT => saidas[0][2].ENA
OUT => saidas[0][1].ENA
OUT => saidas[0][0].ENA
D1[0] <= saidas[0][0].DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= saidas[0][1].DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= saidas[0][2].DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= saidas[0][3].DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= saidas[0][4].DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= saidas[0][5].DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= saidas[0][6].DB_MAX_OUTPUT_PORT_TYPE
D1[7] <= saidas[0][7].DB_MAX_OUTPUT_PORT_TYPE
D1[8] <= saidas[0][8].DB_MAX_OUTPUT_PORT_TYPE
D1[9] <= saidas[0][9].DB_MAX_OUTPUT_PORT_TYPE
D1[10] <= saidas[0][10].DB_MAX_OUTPUT_PORT_TYPE
D1[11] <= saidas[0][11].DB_MAX_OUTPUT_PORT_TYPE
D1[12] <= saidas[0][12].DB_MAX_OUTPUT_PORT_TYPE
D1[13] <= saidas[0][13].DB_MAX_OUTPUT_PORT_TYPE
D1[14] <= saidas[0][14].DB_MAX_OUTPUT_PORT_TYPE
D1[15] <= saidas[0][15].DB_MAX_OUTPUT_PORT_TYPE
D1[16] <= saidas[0][16].DB_MAX_OUTPUT_PORT_TYPE
D1[17] <= saidas[0][17].DB_MAX_OUTPUT_PORT_TYPE
D1[18] <= saidas[0][18].DB_MAX_OUTPUT_PORT_TYPE
D1[19] <= saidas[0][19].DB_MAX_OUTPUT_PORT_TYPE
D1[20] <= saidas[0][20].DB_MAX_OUTPUT_PORT_TYPE
D1[21] <= saidas[0][21].DB_MAX_OUTPUT_PORT_TYPE
D1[22] <= saidas[0][22].DB_MAX_OUTPUT_PORT_TYPE
D1[23] <= saidas[0][23].DB_MAX_OUTPUT_PORT_TYPE
D1[24] <= saidas[0][24].DB_MAX_OUTPUT_PORT_TYPE
D1[25] <= saidas[0][25].DB_MAX_OUTPUT_PORT_TYPE
D1[26] <= saidas[0][26].DB_MAX_OUTPUT_PORT_TYPE
D1[27] <= saidas[0][27].DB_MAX_OUTPUT_PORT_TYPE
D1[28] <= saidas[0][28].DB_MAX_OUTPUT_PORT_TYPE
D1[29] <= saidas[0][29].DB_MAX_OUTPUT_PORT_TYPE
D1[30] <= saidas[0][30].DB_MAX_OUTPUT_PORT_TYPE
D1[31] <= saidas[0][31].DB_MAX_OUTPUT_PORT_TYPE
D2[0] <= saidas[1][0].DB_MAX_OUTPUT_PORT_TYPE
D2[1] <= saidas[1][1].DB_MAX_OUTPUT_PORT_TYPE
D2[2] <= saidas[1][2].DB_MAX_OUTPUT_PORT_TYPE
D2[3] <= saidas[1][3].DB_MAX_OUTPUT_PORT_TYPE
D2[4] <= saidas[1][4].DB_MAX_OUTPUT_PORT_TYPE
D2[5] <= saidas[1][5].DB_MAX_OUTPUT_PORT_TYPE
D2[6] <= saidas[1][6].DB_MAX_OUTPUT_PORT_TYPE
D2[7] <= saidas[1][7].DB_MAX_OUTPUT_PORT_TYPE
D2[8] <= saidas[1][8].DB_MAX_OUTPUT_PORT_TYPE
D2[9] <= saidas[1][9].DB_MAX_OUTPUT_PORT_TYPE
D2[10] <= saidas[1][10].DB_MAX_OUTPUT_PORT_TYPE
D2[11] <= saidas[1][11].DB_MAX_OUTPUT_PORT_TYPE
D2[12] <= saidas[1][12].DB_MAX_OUTPUT_PORT_TYPE
D2[13] <= saidas[1][13].DB_MAX_OUTPUT_PORT_TYPE
D2[14] <= saidas[1][14].DB_MAX_OUTPUT_PORT_TYPE
D2[15] <= saidas[1][15].DB_MAX_OUTPUT_PORT_TYPE
D2[16] <= saidas[1][16].DB_MAX_OUTPUT_PORT_TYPE
D2[17] <= saidas[1][17].DB_MAX_OUTPUT_PORT_TYPE
D2[18] <= saidas[1][18].DB_MAX_OUTPUT_PORT_TYPE
D2[19] <= saidas[1][19].DB_MAX_OUTPUT_PORT_TYPE
D2[20] <= saidas[1][20].DB_MAX_OUTPUT_PORT_TYPE
D2[21] <= saidas[1][21].DB_MAX_OUTPUT_PORT_TYPE
D2[22] <= saidas[1][22].DB_MAX_OUTPUT_PORT_TYPE
D2[23] <= saidas[1][23].DB_MAX_OUTPUT_PORT_TYPE
D2[24] <= saidas[1][24].DB_MAX_OUTPUT_PORT_TYPE
D2[25] <= saidas[1][25].DB_MAX_OUTPUT_PORT_TYPE
D2[26] <= saidas[1][26].DB_MAX_OUTPUT_PORT_TYPE
D2[27] <= saidas[1][27].DB_MAX_OUTPUT_PORT_TYPE
D2[28] <= saidas[1][28].DB_MAX_OUTPUT_PORT_TYPE
D2[29] <= saidas[1][29].DB_MAX_OUTPUT_PORT_TYPE
D2[30] <= saidas[1][30].DB_MAX_OUTPUT_PORT_TYPE
D2[31] <= saidas[1][31].DB_MAX_OUTPUT_PORT_TYPE
D3[0] <= saidas[2][0].DB_MAX_OUTPUT_PORT_TYPE
D3[1] <= saidas[2][1].DB_MAX_OUTPUT_PORT_TYPE
D3[2] <= saidas[2][2].DB_MAX_OUTPUT_PORT_TYPE
D3[3] <= saidas[2][3].DB_MAX_OUTPUT_PORT_TYPE
D3[4] <= saidas[2][4].DB_MAX_OUTPUT_PORT_TYPE
D3[5] <= saidas[2][5].DB_MAX_OUTPUT_PORT_TYPE
D3[6] <= saidas[2][6].DB_MAX_OUTPUT_PORT_TYPE
D3[7] <= saidas[2][7].DB_MAX_OUTPUT_PORT_TYPE
D3[8] <= saidas[2][8].DB_MAX_OUTPUT_PORT_TYPE
D3[9] <= saidas[2][9].DB_MAX_OUTPUT_PORT_TYPE
D3[10] <= saidas[2][10].DB_MAX_OUTPUT_PORT_TYPE
D3[11] <= saidas[2][11].DB_MAX_OUTPUT_PORT_TYPE
D3[12] <= saidas[2][12].DB_MAX_OUTPUT_PORT_TYPE
D3[13] <= saidas[2][13].DB_MAX_OUTPUT_PORT_TYPE
D3[14] <= saidas[2][14].DB_MAX_OUTPUT_PORT_TYPE
D3[15] <= saidas[2][15].DB_MAX_OUTPUT_PORT_TYPE
D3[16] <= saidas[2][16].DB_MAX_OUTPUT_PORT_TYPE
D3[17] <= saidas[2][17].DB_MAX_OUTPUT_PORT_TYPE
D3[18] <= saidas[2][18].DB_MAX_OUTPUT_PORT_TYPE
D3[19] <= saidas[2][19].DB_MAX_OUTPUT_PORT_TYPE
D3[20] <= saidas[2][20].DB_MAX_OUTPUT_PORT_TYPE
D3[21] <= saidas[2][21].DB_MAX_OUTPUT_PORT_TYPE
D3[22] <= saidas[2][22].DB_MAX_OUTPUT_PORT_TYPE
D3[23] <= saidas[2][23].DB_MAX_OUTPUT_PORT_TYPE
D3[24] <= saidas[2][24].DB_MAX_OUTPUT_PORT_TYPE
D3[25] <= saidas[2][25].DB_MAX_OUTPUT_PORT_TYPE
D3[26] <= saidas[2][26].DB_MAX_OUTPUT_PORT_TYPE
D3[27] <= saidas[2][27].DB_MAX_OUTPUT_PORT_TYPE
D3[28] <= saidas[2][28].DB_MAX_OUTPUT_PORT_TYPE
D3[29] <= saidas[2][29].DB_MAX_OUTPUT_PORT_TYPE
D3[30] <= saidas[2][30].DB_MAX_OUTPUT_PORT_TYPE
D3[31] <= saidas[2][31].DB_MAX_OUTPUT_PORT_TYPE


|iZero|temporizador:inst19
clock => contador[0].CLK
clock => contador[1].CLK
clock => contador[2].CLK
clock => contador[3].CLK
clock => contador[4].CLK
clock => contador[5].CLK
reduzclock <= contador[5].DB_MAX_OUTPUT_PORT_TYPE


|iZero|debouncer:inst15
clk => DB_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => DFF2.CLK
clk => DFF1.CLK
n_reset => DFF1.OUTPUTSELECT
n_reset => DFF2.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
button_in => DFF1.DATAA
DB_out <= DB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|iZero|unidade_de_controle:inst
isFalse => pcSource.IN1
isInput => isInsert.IN1
op[0] => WideNor0.IN0
op[0] => i_addi.IN1
op[0] => i_muli.IN1
op[0] => i_modi.IN1
op[0] => i_ori.IN1
op[0] => i_not.IN1
op[0] => i_lori.IN1
op[0] => i_srli.IN1
op[0] => i_lw.IN1
op[0] => i_la.IN1
op[0] => i_in.IN1
op[0] => i_jf.IN1
op[0] => comb.IN1
op[0] => i_li.IN1
op[0] => i_mov.IN1
op[0] => i_slli.IN1
op[0] => i_xori.IN1
op[0] => i_andi.IN1
op[0] => i_divi.IN1
op[0] => i_subi.IN1
op[0] => comb.IN1
op[0] => comb.IN1
op[0] => comb.IN1
op[0] => i_j.IN1
op[0] => i_landi.IN1
op[1] => WideNor0.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[2] => WideNor0.IN2
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[3] => WideNor0.IN3
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[4] => WideNor0.IN4
op[4] => comb.IN0
op[4] => comb.IN0
op[5] => WideNor0.IN5
op[5] => comb.IN1
op[5] => comb.IN1
func[0] => i_sub.IN1
func[0] => i_div.IN1
func[0] => i_and.IN1
func[0] => i_xor.IN1
func[0] => i_lor.IN1
func[0] => i_srl.IN1
func[0] => i_ne.IN1
func[0] => i_let.IN1
func[0] => i_get.IN1
func[0] => i_gt.IN1
func[0] => i_lt.IN1
func[0] => i_eq.IN1
func[0] => i_sll.IN1
func[0] => i_or.IN1
func[0] => i_mod.IN1
func[0] => i_mul.IN1
func[0] => i_add.IN1
func[0] => i_jr.IN1
func[0] => i_land.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[4] => comb.IN1
func[4] => comb.IN1
func[5] => comb.IN1
regWrite <= regWrite.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= comb.DB_MAX_OUTPUT_PORT_TYPE
isRegAluOp <= isRegAluOp.DB_MAX_OUTPUT_PORT_TYPE
isRTDest <= isRTDest.DB_MAX_OUTPUT_PORT_TYPE
isJal <= comb.DB_MAX_OUTPUT_PORT_TYPE
outWrite <= comb.DB_MAX_OUTPUT_PORT_TYPE
isHalt <= comb.DB_MAX_OUTPUT_PORT_TYPE
isInsert <= isInsert.DB_MAX_OUTPUT_PORT_TYPE
pcSource[0] <= pcSource.DB_MAX_OUTPUT_PORT_TYPE
pcSource[1] <= pcSource.DB_MAX_OUTPUT_PORT_TYPE
regWrtSelect[0] <= regWrtSelect.DB_MAX_OUTPUT_PORT_TYPE
regWrtSelect[1] <= regWrtSelect.DB_MAX_OUTPUT_PORT_TYPE
aluOp[0] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[1] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[2] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[3] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[4] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE


|iZero|unidade_logica_aritmetica:inst6
aluOp[0] => Mux0.IN34
aluOp[0] => Mux1.IN34
aluOp[0] => Mux2.IN34
aluOp[0] => Mux3.IN34
aluOp[0] => Mux4.IN34
aluOp[0] => Mux5.IN34
aluOp[0] => Mux6.IN34
aluOp[0] => Mux7.IN34
aluOp[0] => Mux8.IN34
aluOp[0] => Mux9.IN34
aluOp[0] => Mux10.IN34
aluOp[0] => Mux11.IN34
aluOp[0] => Mux12.IN34
aluOp[0] => Mux13.IN34
aluOp[0] => Mux14.IN34
aluOp[0] => Mux15.IN34
aluOp[0] => Mux16.IN34
aluOp[0] => Mux17.IN34
aluOp[0] => Mux18.IN34
aluOp[0] => Mux19.IN34
aluOp[0] => Mux20.IN34
aluOp[0] => Mux21.IN34
aluOp[0] => Mux22.IN34
aluOp[0] => Mux23.IN34
aluOp[0] => Mux24.IN34
aluOp[0] => Mux25.IN34
aluOp[0] => Mux26.IN34
aluOp[0] => Mux27.IN34
aluOp[0] => Mux28.IN34
aluOp[0] => Mux29.IN34
aluOp[0] => Mux30.IN34
aluOp[0] => Mux31.IN34
aluOp[1] => Mux0.IN33
aluOp[1] => Mux1.IN33
aluOp[1] => Mux2.IN33
aluOp[1] => Mux3.IN33
aluOp[1] => Mux4.IN33
aluOp[1] => Mux5.IN33
aluOp[1] => Mux6.IN33
aluOp[1] => Mux7.IN33
aluOp[1] => Mux8.IN33
aluOp[1] => Mux9.IN33
aluOp[1] => Mux10.IN33
aluOp[1] => Mux11.IN33
aluOp[1] => Mux12.IN33
aluOp[1] => Mux13.IN33
aluOp[1] => Mux14.IN33
aluOp[1] => Mux15.IN33
aluOp[1] => Mux16.IN33
aluOp[1] => Mux17.IN33
aluOp[1] => Mux18.IN33
aluOp[1] => Mux19.IN33
aluOp[1] => Mux20.IN33
aluOp[1] => Mux21.IN33
aluOp[1] => Mux22.IN33
aluOp[1] => Mux23.IN33
aluOp[1] => Mux24.IN33
aluOp[1] => Mux25.IN33
aluOp[1] => Mux26.IN33
aluOp[1] => Mux27.IN33
aluOp[1] => Mux28.IN33
aluOp[1] => Mux29.IN33
aluOp[1] => Mux30.IN33
aluOp[1] => Mux31.IN33
aluOp[2] => Mux0.IN32
aluOp[2] => Mux1.IN32
aluOp[2] => Mux2.IN32
aluOp[2] => Mux3.IN32
aluOp[2] => Mux4.IN32
aluOp[2] => Mux5.IN32
aluOp[2] => Mux6.IN32
aluOp[2] => Mux7.IN32
aluOp[2] => Mux8.IN32
aluOp[2] => Mux9.IN32
aluOp[2] => Mux10.IN32
aluOp[2] => Mux11.IN32
aluOp[2] => Mux12.IN32
aluOp[2] => Mux13.IN32
aluOp[2] => Mux14.IN32
aluOp[2] => Mux15.IN32
aluOp[2] => Mux16.IN32
aluOp[2] => Mux17.IN32
aluOp[2] => Mux18.IN32
aluOp[2] => Mux19.IN32
aluOp[2] => Mux20.IN32
aluOp[2] => Mux21.IN32
aluOp[2] => Mux22.IN32
aluOp[2] => Mux23.IN32
aluOp[2] => Mux24.IN32
aluOp[2] => Mux25.IN32
aluOp[2] => Mux26.IN32
aluOp[2] => Mux27.IN32
aluOp[2] => Mux28.IN32
aluOp[2] => Mux29.IN32
aluOp[2] => Mux30.IN32
aluOp[2] => Mux31.IN32
aluOp[3] => Mux0.IN31
aluOp[3] => Mux1.IN31
aluOp[3] => Mux2.IN31
aluOp[3] => Mux3.IN31
aluOp[3] => Mux4.IN31
aluOp[3] => Mux5.IN31
aluOp[3] => Mux6.IN31
aluOp[3] => Mux7.IN31
aluOp[3] => Mux8.IN31
aluOp[3] => Mux9.IN31
aluOp[3] => Mux10.IN31
aluOp[3] => Mux11.IN31
aluOp[3] => Mux12.IN31
aluOp[3] => Mux13.IN31
aluOp[3] => Mux14.IN31
aluOp[3] => Mux15.IN31
aluOp[3] => Mux16.IN31
aluOp[3] => Mux17.IN31
aluOp[3] => Mux18.IN31
aluOp[3] => Mux19.IN31
aluOp[3] => Mux20.IN31
aluOp[3] => Mux21.IN31
aluOp[3] => Mux22.IN31
aluOp[3] => Mux23.IN31
aluOp[3] => Mux24.IN31
aluOp[3] => Mux25.IN31
aluOp[3] => Mux26.IN31
aluOp[3] => Mux27.IN31
aluOp[3] => Mux28.IN31
aluOp[3] => Mux29.IN31
aluOp[3] => Mux30.IN31
aluOp[3] => Mux31.IN31
aluOp[4] => Mux0.IN30
aluOp[4] => Mux1.IN30
aluOp[4] => Mux2.IN30
aluOp[4] => Mux3.IN30
aluOp[4] => Mux4.IN30
aluOp[4] => Mux5.IN30
aluOp[4] => Mux6.IN30
aluOp[4] => Mux7.IN30
aluOp[4] => Mux8.IN30
aluOp[4] => Mux9.IN30
aluOp[4] => Mux10.IN30
aluOp[4] => Mux11.IN30
aluOp[4] => Mux12.IN30
aluOp[4] => Mux13.IN30
aluOp[4] => Mux14.IN30
aluOp[4] => Mux15.IN30
aluOp[4] => Mux16.IN30
aluOp[4] => Mux17.IN30
aluOp[4] => Mux18.IN30
aluOp[4] => Mux19.IN30
aluOp[4] => Mux20.IN30
aluOp[4] => Mux21.IN30
aluOp[4] => Mux22.IN30
aluOp[4] => Mux23.IN30
aluOp[4] => Mux24.IN30
aluOp[4] => Mux25.IN30
aluOp[4] => Mux26.IN30
aluOp[4] => Mux27.IN30
aluOp[4] => Mux28.IN30
aluOp[4] => Mux29.IN30
aluOp[4] => Mux30.IN30
aluOp[4] => Mux31.IN30
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => Mult0.IN31
A[0] => Div0.IN31
A[0] => Mod0.IN31
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight0.IN32
A[0] => select.IN0
A[0] => select.IN0
A[0] => select.IN0
A[0] => WideOr0.IN0
A[0] => Equal1.IN31
A[0] => LessThan0.IN32
A[0] => LessThan1.IN32
A[0] => LessThan2.IN32
A[0] => LessThan3.IN32
A[0] => Mux31.IN35
A[0] => Equal0.IN31
A[0] => Mux31.IN21
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => Mult0.IN30
A[1] => Div0.IN30
A[1] => Mod0.IN30
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight0.IN31
A[1] => select.IN0
A[1] => select.IN0
A[1] => select.IN0
A[1] => WideOr0.IN1
A[1] => Equal1.IN30
A[1] => LessThan0.IN31
A[1] => LessThan1.IN31
A[1] => LessThan2.IN31
A[1] => LessThan3.IN31
A[1] => Mux30.IN35
A[1] => Equal0.IN30
A[1] => Mux30.IN29
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => Mult0.IN29
A[2] => Div0.IN29
A[2] => Mod0.IN29
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight0.IN30
A[2] => select.IN0
A[2] => select.IN0
A[2] => select.IN0
A[2] => WideOr0.IN2
A[2] => Equal1.IN29
A[2] => LessThan0.IN30
A[2] => LessThan1.IN30
A[2] => LessThan2.IN30
A[2] => LessThan3.IN30
A[2] => Mux29.IN35
A[2] => Equal0.IN29
A[2] => Mux29.IN29
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => Mult0.IN28
A[3] => Div0.IN28
A[3] => Mod0.IN28
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight0.IN29
A[3] => select.IN0
A[3] => select.IN0
A[3] => select.IN0
A[3] => WideOr0.IN3
A[3] => Equal1.IN28
A[3] => LessThan0.IN29
A[3] => LessThan1.IN29
A[3] => LessThan2.IN29
A[3] => LessThan3.IN29
A[3] => Mux28.IN35
A[3] => Equal0.IN28
A[3] => Mux28.IN29
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => Mult0.IN27
A[4] => Div0.IN27
A[4] => Mod0.IN27
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight0.IN28
A[4] => select.IN0
A[4] => select.IN0
A[4] => select.IN0
A[4] => WideOr0.IN4
A[4] => Equal1.IN27
A[4] => LessThan0.IN28
A[4] => LessThan1.IN28
A[4] => LessThan2.IN28
A[4] => LessThan3.IN28
A[4] => Mux27.IN35
A[4] => Equal0.IN27
A[4] => Mux27.IN29
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => Mult0.IN26
A[5] => Div0.IN26
A[5] => Mod0.IN26
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight0.IN27
A[5] => select.IN0
A[5] => select.IN0
A[5] => select.IN0
A[5] => WideOr0.IN5
A[5] => Equal1.IN26
A[5] => LessThan0.IN27
A[5] => LessThan1.IN27
A[5] => LessThan2.IN27
A[5] => LessThan3.IN27
A[5] => Mux26.IN35
A[5] => Equal0.IN26
A[5] => Mux26.IN29
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => Mult0.IN25
A[6] => Div0.IN25
A[6] => Mod0.IN25
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight0.IN26
A[6] => select.IN0
A[6] => select.IN0
A[6] => select.IN0
A[6] => WideOr0.IN6
A[6] => Equal1.IN25
A[6] => LessThan0.IN26
A[6] => LessThan1.IN26
A[6] => LessThan2.IN26
A[6] => LessThan3.IN26
A[6] => Mux25.IN35
A[6] => Equal0.IN25
A[6] => Mux25.IN29
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => Mult0.IN24
A[7] => Div0.IN24
A[7] => Mod0.IN24
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight0.IN25
A[7] => select.IN0
A[7] => select.IN0
A[7] => select.IN0
A[7] => WideOr0.IN7
A[7] => Equal1.IN24
A[7] => LessThan0.IN25
A[7] => LessThan1.IN25
A[7] => LessThan2.IN25
A[7] => LessThan3.IN25
A[7] => Mux24.IN35
A[7] => Equal0.IN24
A[7] => Mux24.IN29
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => Mult0.IN23
A[8] => Div0.IN23
A[8] => Mod0.IN23
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight0.IN24
A[8] => select.IN0
A[8] => select.IN0
A[8] => select.IN0
A[8] => WideOr0.IN8
A[8] => Equal1.IN23
A[8] => LessThan0.IN24
A[8] => LessThan1.IN24
A[8] => LessThan2.IN24
A[8] => LessThan3.IN24
A[8] => Mux23.IN35
A[8] => Equal0.IN23
A[8] => Mux23.IN29
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => Mult0.IN22
A[9] => Div0.IN22
A[9] => Mod0.IN22
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight0.IN23
A[9] => select.IN0
A[9] => select.IN0
A[9] => select.IN0
A[9] => WideOr0.IN9
A[9] => Equal1.IN22
A[9] => LessThan0.IN23
A[9] => LessThan1.IN23
A[9] => LessThan2.IN23
A[9] => LessThan3.IN23
A[9] => Mux22.IN35
A[9] => Equal0.IN22
A[9] => Mux22.IN29
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => Mult0.IN21
A[10] => Div0.IN21
A[10] => Mod0.IN21
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight0.IN22
A[10] => select.IN0
A[10] => select.IN0
A[10] => select.IN0
A[10] => WideOr0.IN10
A[10] => Equal1.IN21
A[10] => LessThan0.IN22
A[10] => LessThan1.IN22
A[10] => LessThan2.IN22
A[10] => LessThan3.IN22
A[10] => Mux21.IN35
A[10] => Equal0.IN21
A[10] => Mux21.IN29
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => Mult0.IN20
A[11] => Div0.IN20
A[11] => Mod0.IN20
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight0.IN21
A[11] => select.IN0
A[11] => select.IN0
A[11] => select.IN0
A[11] => WideOr0.IN11
A[11] => Equal1.IN20
A[11] => LessThan0.IN21
A[11] => LessThan1.IN21
A[11] => LessThan2.IN21
A[11] => LessThan3.IN21
A[11] => Mux20.IN35
A[11] => Equal0.IN20
A[11] => Mux20.IN29
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => Mult0.IN19
A[12] => Div0.IN19
A[12] => Mod0.IN19
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight0.IN20
A[12] => select.IN0
A[12] => select.IN0
A[12] => select.IN0
A[12] => WideOr0.IN12
A[12] => Equal1.IN19
A[12] => LessThan0.IN20
A[12] => LessThan1.IN20
A[12] => LessThan2.IN20
A[12] => LessThan3.IN20
A[12] => Mux19.IN35
A[12] => Equal0.IN19
A[12] => Mux19.IN29
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => Mult0.IN18
A[13] => Div0.IN18
A[13] => Mod0.IN18
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight0.IN19
A[13] => select.IN0
A[13] => select.IN0
A[13] => select.IN0
A[13] => WideOr0.IN13
A[13] => Equal1.IN18
A[13] => LessThan0.IN19
A[13] => LessThan1.IN19
A[13] => LessThan2.IN19
A[13] => LessThan3.IN19
A[13] => Mux18.IN35
A[13] => Equal0.IN18
A[13] => Mux18.IN29
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => Mult0.IN17
A[14] => Div0.IN17
A[14] => Mod0.IN17
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight0.IN18
A[14] => select.IN0
A[14] => select.IN0
A[14] => select.IN0
A[14] => WideOr0.IN14
A[14] => Equal1.IN17
A[14] => LessThan0.IN18
A[14] => LessThan1.IN18
A[14] => LessThan2.IN18
A[14] => LessThan3.IN18
A[14] => Mux17.IN35
A[14] => Equal0.IN17
A[14] => Mux17.IN29
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => Mult0.IN16
A[15] => Div0.IN16
A[15] => Mod0.IN16
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight0.IN17
A[15] => select.IN0
A[15] => select.IN0
A[15] => select.IN0
A[15] => WideOr0.IN15
A[15] => Equal1.IN16
A[15] => LessThan0.IN17
A[15] => LessThan1.IN17
A[15] => LessThan2.IN17
A[15] => LessThan3.IN17
A[15] => Mux16.IN35
A[15] => Equal0.IN16
A[15] => Mux16.IN29
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => Mult0.IN15
A[16] => Div0.IN15
A[16] => Mod0.IN15
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight0.IN16
A[16] => select.IN0
A[16] => select.IN0
A[16] => select.IN0
A[16] => WideOr0.IN16
A[16] => Equal1.IN15
A[16] => LessThan0.IN16
A[16] => LessThan1.IN16
A[16] => LessThan2.IN16
A[16] => LessThan3.IN16
A[16] => Mux15.IN35
A[16] => Equal0.IN15
A[16] => Mux15.IN29
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => Mult0.IN14
A[17] => Div0.IN14
A[17] => Mod0.IN14
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight0.IN15
A[17] => select.IN0
A[17] => select.IN0
A[17] => select.IN0
A[17] => WideOr0.IN17
A[17] => Equal1.IN14
A[17] => LessThan0.IN15
A[17] => LessThan1.IN15
A[17] => LessThan2.IN15
A[17] => LessThan3.IN15
A[17] => Mux14.IN35
A[17] => Equal0.IN14
A[17] => Mux14.IN29
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => Mult0.IN13
A[18] => Div0.IN13
A[18] => Mod0.IN13
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight0.IN14
A[18] => select.IN0
A[18] => select.IN0
A[18] => select.IN0
A[18] => WideOr0.IN18
A[18] => Equal1.IN13
A[18] => LessThan0.IN14
A[18] => LessThan1.IN14
A[18] => LessThan2.IN14
A[18] => LessThan3.IN14
A[18] => Mux13.IN35
A[18] => Equal0.IN13
A[18] => Mux13.IN29
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => Mult0.IN12
A[19] => Div0.IN12
A[19] => Mod0.IN12
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight0.IN13
A[19] => select.IN0
A[19] => select.IN0
A[19] => select.IN0
A[19] => WideOr0.IN19
A[19] => Equal1.IN12
A[19] => LessThan0.IN13
A[19] => LessThan1.IN13
A[19] => LessThan2.IN13
A[19] => LessThan3.IN13
A[19] => Mux12.IN35
A[19] => Equal0.IN12
A[19] => Mux12.IN29
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => Mult0.IN11
A[20] => Div0.IN11
A[20] => Mod0.IN11
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight0.IN12
A[20] => select.IN0
A[20] => select.IN0
A[20] => select.IN0
A[20] => WideOr0.IN20
A[20] => Equal1.IN11
A[20] => LessThan0.IN12
A[20] => LessThan1.IN12
A[20] => LessThan2.IN12
A[20] => LessThan3.IN12
A[20] => Mux11.IN35
A[20] => Equal0.IN11
A[20] => Mux11.IN29
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => Mult0.IN10
A[21] => Div0.IN10
A[21] => Mod0.IN10
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight0.IN11
A[21] => select.IN0
A[21] => select.IN0
A[21] => select.IN0
A[21] => WideOr0.IN21
A[21] => Equal1.IN10
A[21] => LessThan0.IN11
A[21] => LessThan1.IN11
A[21] => LessThan2.IN11
A[21] => LessThan3.IN11
A[21] => Mux10.IN35
A[21] => Equal0.IN10
A[21] => Mux10.IN29
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => Mult0.IN9
A[22] => Div0.IN9
A[22] => Mod0.IN9
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight0.IN10
A[22] => select.IN0
A[22] => select.IN0
A[22] => select.IN0
A[22] => WideOr0.IN22
A[22] => Equal1.IN9
A[22] => LessThan0.IN10
A[22] => LessThan1.IN10
A[22] => LessThan2.IN10
A[22] => LessThan3.IN10
A[22] => Mux9.IN35
A[22] => Equal0.IN9
A[22] => Mux9.IN29
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => Mult0.IN8
A[23] => Div0.IN8
A[23] => Mod0.IN8
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight0.IN9
A[23] => select.IN0
A[23] => select.IN0
A[23] => select.IN0
A[23] => WideOr0.IN23
A[23] => Equal1.IN8
A[23] => LessThan0.IN9
A[23] => LessThan1.IN9
A[23] => LessThan2.IN9
A[23] => LessThan3.IN9
A[23] => Mux8.IN35
A[23] => Equal0.IN8
A[23] => Mux8.IN29
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => Mult0.IN7
A[24] => Div0.IN7
A[24] => Mod0.IN7
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight0.IN8
A[24] => select.IN0
A[24] => select.IN0
A[24] => select.IN0
A[24] => WideOr0.IN24
A[24] => Equal1.IN7
A[24] => LessThan0.IN8
A[24] => LessThan1.IN8
A[24] => LessThan2.IN8
A[24] => LessThan3.IN8
A[24] => Mux7.IN35
A[24] => Equal0.IN7
A[24] => Mux7.IN29
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => Mult0.IN6
A[25] => Div0.IN6
A[25] => Mod0.IN6
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight0.IN7
A[25] => select.IN0
A[25] => select.IN0
A[25] => select.IN0
A[25] => WideOr0.IN25
A[25] => Equal1.IN6
A[25] => LessThan0.IN7
A[25] => LessThan1.IN7
A[25] => LessThan2.IN7
A[25] => LessThan3.IN7
A[25] => Mux6.IN35
A[25] => Equal0.IN6
A[25] => Mux6.IN29
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => Mult0.IN5
A[26] => Div0.IN5
A[26] => Mod0.IN5
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight0.IN6
A[26] => select.IN0
A[26] => select.IN0
A[26] => select.IN0
A[26] => WideOr0.IN26
A[26] => Equal1.IN5
A[26] => LessThan0.IN6
A[26] => LessThan1.IN6
A[26] => LessThan2.IN6
A[26] => LessThan3.IN6
A[26] => Mux5.IN35
A[26] => Equal0.IN5
A[26] => Mux5.IN29
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => Mult0.IN4
A[27] => Div0.IN4
A[27] => Mod0.IN4
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight0.IN5
A[27] => select.IN0
A[27] => select.IN0
A[27] => select.IN0
A[27] => WideOr0.IN27
A[27] => Equal1.IN4
A[27] => LessThan0.IN5
A[27] => LessThan1.IN5
A[27] => LessThan2.IN5
A[27] => LessThan3.IN5
A[27] => Mux4.IN35
A[27] => Equal0.IN4
A[27] => Mux4.IN29
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => Mult0.IN3
A[28] => Div0.IN3
A[28] => Mod0.IN3
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight0.IN4
A[28] => select.IN0
A[28] => select.IN0
A[28] => select.IN0
A[28] => WideOr0.IN28
A[28] => Equal1.IN3
A[28] => LessThan0.IN4
A[28] => LessThan1.IN4
A[28] => LessThan2.IN4
A[28] => LessThan3.IN4
A[28] => Mux3.IN35
A[28] => Equal0.IN3
A[28] => Mux3.IN29
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => Mult0.IN2
A[29] => Div0.IN2
A[29] => Mod0.IN2
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight0.IN3
A[29] => select.IN0
A[29] => select.IN0
A[29] => select.IN0
A[29] => WideOr0.IN29
A[29] => Equal1.IN2
A[29] => LessThan0.IN3
A[29] => LessThan1.IN3
A[29] => LessThan2.IN3
A[29] => LessThan3.IN3
A[29] => Mux2.IN35
A[29] => Equal0.IN2
A[29] => Mux2.IN29
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => Mult0.IN1
A[30] => Div0.IN1
A[30] => Mod0.IN1
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight0.IN2
A[30] => select.IN0
A[30] => select.IN0
A[30] => select.IN0
A[30] => WideOr0.IN30
A[30] => Equal1.IN1
A[30] => LessThan0.IN2
A[30] => LessThan1.IN2
A[30] => LessThan2.IN2
A[30] => LessThan3.IN2
A[30] => Mux1.IN35
A[30] => Equal0.IN1
A[30] => Mux1.IN29
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => Mult0.IN0
A[31] => Div0.IN0
A[31] => Mod0.IN0
A[31] => ShiftLeft0.IN1
A[31] => ShiftRight0.IN1
A[31] => select.IN0
A[31] => select.IN0
A[31] => select.IN0
A[31] => WideOr0.IN31
A[31] => Equal1.IN0
A[31] => LessThan0.IN1
A[31] => LessThan1.IN1
A[31] => LessThan2.IN1
A[31] => LessThan3.IN1
A[31] => Mux0.IN35
A[31] => Equal0.IN0
A[31] => Mux0.IN29
B[0] => Add0.IN64
B[0] => Mult0.IN63
B[0] => Div0.IN63
B[0] => Mod0.IN63
B[0] => ShiftLeft0.IN64
B[0] => ShiftRight0.IN64
B[0] => select.IN1
B[0] => select.IN1
B[0] => select.IN1
B[0] => WideOr1.IN0
B[0] => Equal1.IN63
B[0] => LessThan0.IN64
B[0] => LessThan1.IN64
B[0] => LessThan2.IN64
B[0] => LessThan3.IN64
B[0] => Mux31.IN36
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => Mult0.IN62
B[1] => Div0.IN62
B[1] => Mod0.IN62
B[1] => ShiftLeft0.IN63
B[1] => ShiftRight0.IN63
B[1] => select.IN1
B[1] => select.IN1
B[1] => select.IN1
B[1] => WideOr1.IN1
B[1] => Equal1.IN62
B[1] => LessThan0.IN63
B[1] => LessThan1.IN63
B[1] => LessThan2.IN63
B[1] => LessThan3.IN63
B[1] => Mux30.IN36
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => Mult0.IN61
B[2] => Div0.IN61
B[2] => Mod0.IN61
B[2] => ShiftLeft0.IN62
B[2] => ShiftRight0.IN62
B[2] => select.IN1
B[2] => select.IN1
B[2] => select.IN1
B[2] => WideOr1.IN2
B[2] => Equal1.IN61
B[2] => LessThan0.IN62
B[2] => LessThan1.IN62
B[2] => LessThan2.IN62
B[2] => LessThan3.IN62
B[2] => Mux29.IN36
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => Mult0.IN60
B[3] => Div0.IN60
B[3] => Mod0.IN60
B[3] => ShiftLeft0.IN61
B[3] => ShiftRight0.IN61
B[3] => select.IN1
B[3] => select.IN1
B[3] => select.IN1
B[3] => WideOr1.IN3
B[3] => Equal1.IN60
B[3] => LessThan0.IN61
B[3] => LessThan1.IN61
B[3] => LessThan2.IN61
B[3] => LessThan3.IN61
B[3] => Mux28.IN36
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => Mult0.IN59
B[4] => Div0.IN59
B[4] => Mod0.IN59
B[4] => ShiftLeft0.IN60
B[4] => ShiftRight0.IN60
B[4] => select.IN1
B[4] => select.IN1
B[4] => select.IN1
B[4] => WideOr1.IN4
B[4] => Equal1.IN59
B[4] => LessThan0.IN60
B[4] => LessThan1.IN60
B[4] => LessThan2.IN60
B[4] => LessThan3.IN60
B[4] => Mux27.IN36
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => Mult0.IN58
B[5] => Div0.IN58
B[5] => Mod0.IN58
B[5] => ShiftLeft0.IN59
B[5] => ShiftRight0.IN59
B[5] => select.IN1
B[5] => select.IN1
B[5] => select.IN1
B[5] => WideOr1.IN5
B[5] => Equal1.IN58
B[5] => LessThan0.IN59
B[5] => LessThan1.IN59
B[5] => LessThan2.IN59
B[5] => LessThan3.IN59
B[5] => Mux26.IN36
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => Mult0.IN57
B[6] => Div0.IN57
B[6] => Mod0.IN57
B[6] => ShiftLeft0.IN58
B[6] => ShiftRight0.IN58
B[6] => select.IN1
B[6] => select.IN1
B[6] => select.IN1
B[6] => WideOr1.IN6
B[6] => Equal1.IN57
B[6] => LessThan0.IN58
B[6] => LessThan1.IN58
B[6] => LessThan2.IN58
B[6] => LessThan3.IN58
B[6] => Mux25.IN36
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => Mult0.IN56
B[7] => Div0.IN56
B[7] => Mod0.IN56
B[7] => ShiftLeft0.IN57
B[7] => ShiftRight0.IN57
B[7] => select.IN1
B[7] => select.IN1
B[7] => select.IN1
B[7] => WideOr1.IN7
B[7] => Equal1.IN56
B[7] => LessThan0.IN57
B[7] => LessThan1.IN57
B[7] => LessThan2.IN57
B[7] => LessThan3.IN57
B[7] => Mux24.IN36
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => Mult0.IN55
B[8] => Div0.IN55
B[8] => Mod0.IN55
B[8] => ShiftLeft0.IN56
B[8] => ShiftRight0.IN56
B[8] => select.IN1
B[8] => select.IN1
B[8] => select.IN1
B[8] => WideOr1.IN8
B[8] => Equal1.IN55
B[8] => LessThan0.IN56
B[8] => LessThan1.IN56
B[8] => LessThan2.IN56
B[8] => LessThan3.IN56
B[8] => Mux23.IN36
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => Mult0.IN54
B[9] => Div0.IN54
B[9] => Mod0.IN54
B[9] => ShiftLeft0.IN55
B[9] => ShiftRight0.IN55
B[9] => select.IN1
B[9] => select.IN1
B[9] => select.IN1
B[9] => WideOr1.IN9
B[9] => Equal1.IN54
B[9] => LessThan0.IN55
B[9] => LessThan1.IN55
B[9] => LessThan2.IN55
B[9] => LessThan3.IN55
B[9] => Mux22.IN36
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => Mult0.IN53
B[10] => Div0.IN53
B[10] => Mod0.IN53
B[10] => ShiftLeft0.IN54
B[10] => ShiftRight0.IN54
B[10] => select.IN1
B[10] => select.IN1
B[10] => select.IN1
B[10] => WideOr1.IN10
B[10] => Equal1.IN53
B[10] => LessThan0.IN54
B[10] => LessThan1.IN54
B[10] => LessThan2.IN54
B[10] => LessThan3.IN54
B[10] => Mux21.IN36
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => Mult0.IN52
B[11] => Div0.IN52
B[11] => Mod0.IN52
B[11] => ShiftLeft0.IN53
B[11] => ShiftRight0.IN53
B[11] => select.IN1
B[11] => select.IN1
B[11] => select.IN1
B[11] => WideOr1.IN11
B[11] => Equal1.IN52
B[11] => LessThan0.IN53
B[11] => LessThan1.IN53
B[11] => LessThan2.IN53
B[11] => LessThan3.IN53
B[11] => Mux20.IN36
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => Mult0.IN51
B[12] => Div0.IN51
B[12] => Mod0.IN51
B[12] => ShiftLeft0.IN52
B[12] => ShiftRight0.IN52
B[12] => select.IN1
B[12] => select.IN1
B[12] => select.IN1
B[12] => WideOr1.IN12
B[12] => Equal1.IN51
B[12] => LessThan0.IN52
B[12] => LessThan1.IN52
B[12] => LessThan2.IN52
B[12] => LessThan3.IN52
B[12] => Mux19.IN36
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => Mult0.IN50
B[13] => Div0.IN50
B[13] => Mod0.IN50
B[13] => ShiftLeft0.IN51
B[13] => ShiftRight0.IN51
B[13] => select.IN1
B[13] => select.IN1
B[13] => select.IN1
B[13] => WideOr1.IN13
B[13] => Equal1.IN50
B[13] => LessThan0.IN51
B[13] => LessThan1.IN51
B[13] => LessThan2.IN51
B[13] => LessThan3.IN51
B[13] => Mux18.IN36
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => Mult0.IN49
B[14] => Div0.IN49
B[14] => Mod0.IN49
B[14] => ShiftLeft0.IN50
B[14] => ShiftRight0.IN50
B[14] => select.IN1
B[14] => select.IN1
B[14] => select.IN1
B[14] => WideOr1.IN14
B[14] => Equal1.IN49
B[14] => LessThan0.IN50
B[14] => LessThan1.IN50
B[14] => LessThan2.IN50
B[14] => LessThan3.IN50
B[14] => Mux17.IN36
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => Mult0.IN48
B[15] => Div0.IN48
B[15] => Mod0.IN48
B[15] => ShiftLeft0.IN49
B[15] => ShiftRight0.IN49
B[15] => select.IN1
B[15] => select.IN1
B[15] => select.IN1
B[15] => WideOr1.IN15
B[15] => Equal1.IN48
B[15] => LessThan0.IN49
B[15] => LessThan1.IN49
B[15] => LessThan2.IN49
B[15] => LessThan3.IN49
B[15] => Mux16.IN36
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => Mult0.IN47
B[16] => Div0.IN47
B[16] => Mod0.IN47
B[16] => ShiftLeft0.IN48
B[16] => ShiftRight0.IN48
B[16] => select.IN1
B[16] => select.IN1
B[16] => select.IN1
B[16] => WideOr1.IN16
B[16] => Equal1.IN47
B[16] => LessThan0.IN48
B[16] => LessThan1.IN48
B[16] => LessThan2.IN48
B[16] => LessThan3.IN48
B[16] => Mux15.IN36
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => Mult0.IN46
B[17] => Div0.IN46
B[17] => Mod0.IN46
B[17] => ShiftLeft0.IN47
B[17] => ShiftRight0.IN47
B[17] => select.IN1
B[17] => select.IN1
B[17] => select.IN1
B[17] => WideOr1.IN17
B[17] => Equal1.IN46
B[17] => LessThan0.IN47
B[17] => LessThan1.IN47
B[17] => LessThan2.IN47
B[17] => LessThan3.IN47
B[17] => Mux14.IN36
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => Mult0.IN45
B[18] => Div0.IN45
B[18] => Mod0.IN45
B[18] => ShiftLeft0.IN46
B[18] => ShiftRight0.IN46
B[18] => select.IN1
B[18] => select.IN1
B[18] => select.IN1
B[18] => WideOr1.IN18
B[18] => Equal1.IN45
B[18] => LessThan0.IN46
B[18] => LessThan1.IN46
B[18] => LessThan2.IN46
B[18] => LessThan3.IN46
B[18] => Mux13.IN36
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => Mult0.IN44
B[19] => Div0.IN44
B[19] => Mod0.IN44
B[19] => ShiftLeft0.IN45
B[19] => ShiftRight0.IN45
B[19] => select.IN1
B[19] => select.IN1
B[19] => select.IN1
B[19] => WideOr1.IN19
B[19] => Equal1.IN44
B[19] => LessThan0.IN45
B[19] => LessThan1.IN45
B[19] => LessThan2.IN45
B[19] => LessThan3.IN45
B[19] => Mux12.IN36
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => Mult0.IN43
B[20] => Div0.IN43
B[20] => Mod0.IN43
B[20] => ShiftLeft0.IN44
B[20] => ShiftRight0.IN44
B[20] => select.IN1
B[20] => select.IN1
B[20] => select.IN1
B[20] => WideOr1.IN20
B[20] => Equal1.IN43
B[20] => LessThan0.IN44
B[20] => LessThan1.IN44
B[20] => LessThan2.IN44
B[20] => LessThan3.IN44
B[20] => Mux11.IN36
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => Mult0.IN42
B[21] => Div0.IN42
B[21] => Mod0.IN42
B[21] => ShiftLeft0.IN43
B[21] => ShiftRight0.IN43
B[21] => select.IN1
B[21] => select.IN1
B[21] => select.IN1
B[21] => WideOr1.IN21
B[21] => Equal1.IN42
B[21] => LessThan0.IN43
B[21] => LessThan1.IN43
B[21] => LessThan2.IN43
B[21] => LessThan3.IN43
B[21] => Mux10.IN36
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => Mult0.IN41
B[22] => Div0.IN41
B[22] => Mod0.IN41
B[22] => ShiftLeft0.IN42
B[22] => ShiftRight0.IN42
B[22] => select.IN1
B[22] => select.IN1
B[22] => select.IN1
B[22] => WideOr1.IN22
B[22] => Equal1.IN41
B[22] => LessThan0.IN42
B[22] => LessThan1.IN42
B[22] => LessThan2.IN42
B[22] => LessThan3.IN42
B[22] => Mux9.IN36
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => Mult0.IN40
B[23] => Div0.IN40
B[23] => Mod0.IN40
B[23] => ShiftLeft0.IN41
B[23] => ShiftRight0.IN41
B[23] => select.IN1
B[23] => select.IN1
B[23] => select.IN1
B[23] => WideOr1.IN23
B[23] => Equal1.IN40
B[23] => LessThan0.IN41
B[23] => LessThan1.IN41
B[23] => LessThan2.IN41
B[23] => LessThan3.IN41
B[23] => Mux8.IN36
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => Mult0.IN39
B[24] => Div0.IN39
B[24] => Mod0.IN39
B[24] => ShiftLeft0.IN40
B[24] => ShiftRight0.IN40
B[24] => select.IN1
B[24] => select.IN1
B[24] => select.IN1
B[24] => WideOr1.IN24
B[24] => Equal1.IN39
B[24] => LessThan0.IN40
B[24] => LessThan1.IN40
B[24] => LessThan2.IN40
B[24] => LessThan3.IN40
B[24] => Mux7.IN36
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => Mult0.IN38
B[25] => Div0.IN38
B[25] => Mod0.IN38
B[25] => ShiftLeft0.IN39
B[25] => ShiftRight0.IN39
B[25] => select.IN1
B[25] => select.IN1
B[25] => select.IN1
B[25] => WideOr1.IN25
B[25] => Equal1.IN38
B[25] => LessThan0.IN39
B[25] => LessThan1.IN39
B[25] => LessThan2.IN39
B[25] => LessThan3.IN39
B[25] => Mux6.IN36
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => Mult0.IN37
B[26] => Div0.IN37
B[26] => Mod0.IN37
B[26] => ShiftLeft0.IN38
B[26] => ShiftRight0.IN38
B[26] => select.IN1
B[26] => select.IN1
B[26] => select.IN1
B[26] => WideOr1.IN26
B[26] => Equal1.IN37
B[26] => LessThan0.IN38
B[26] => LessThan1.IN38
B[26] => LessThan2.IN38
B[26] => LessThan3.IN38
B[26] => Mux5.IN36
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => Mult0.IN36
B[27] => Div0.IN36
B[27] => Mod0.IN36
B[27] => ShiftLeft0.IN37
B[27] => ShiftRight0.IN37
B[27] => select.IN1
B[27] => select.IN1
B[27] => select.IN1
B[27] => WideOr1.IN27
B[27] => Equal1.IN36
B[27] => LessThan0.IN37
B[27] => LessThan1.IN37
B[27] => LessThan2.IN37
B[27] => LessThan3.IN37
B[27] => Mux4.IN36
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => Mult0.IN35
B[28] => Div0.IN35
B[28] => Mod0.IN35
B[28] => ShiftLeft0.IN36
B[28] => ShiftRight0.IN36
B[28] => select.IN1
B[28] => select.IN1
B[28] => select.IN1
B[28] => WideOr1.IN28
B[28] => Equal1.IN35
B[28] => LessThan0.IN36
B[28] => LessThan1.IN36
B[28] => LessThan2.IN36
B[28] => LessThan3.IN36
B[28] => Mux3.IN36
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => Mult0.IN34
B[29] => Div0.IN34
B[29] => Mod0.IN34
B[29] => ShiftLeft0.IN35
B[29] => ShiftRight0.IN35
B[29] => select.IN1
B[29] => select.IN1
B[29] => select.IN1
B[29] => WideOr1.IN29
B[29] => Equal1.IN34
B[29] => LessThan0.IN35
B[29] => LessThan1.IN35
B[29] => LessThan2.IN35
B[29] => LessThan3.IN35
B[29] => Mux2.IN36
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => Mult0.IN33
B[30] => Div0.IN33
B[30] => Mod0.IN33
B[30] => ShiftLeft0.IN34
B[30] => ShiftRight0.IN34
B[30] => select.IN1
B[30] => select.IN1
B[30] => select.IN1
B[30] => WideOr1.IN30
B[30] => Equal1.IN33
B[30] => LessThan0.IN34
B[30] => LessThan1.IN34
B[30] => LessThan2.IN34
B[30] => LessThan3.IN34
B[30] => Mux1.IN36
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => Mult0.IN32
B[31] => Div0.IN32
B[31] => Mod0.IN32
B[31] => ShiftLeft0.IN33
B[31] => ShiftRight0.IN33
B[31] => select.IN1
B[31] => select.IN1
B[31] => select.IN1
B[31] => WideOr1.IN31
B[31] => Equal1.IN32
B[31] => LessThan0.IN33
B[31] => LessThan1.IN33
B[31] => LessThan2.IN33
B[31] => LessThan3.IN33
B[31] => Mux0.IN36
B[31] => Add1.IN1
resultado[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
isFalse <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|iZero|banco_de_registradores:inst9
clock => regs[0][0].CLK
clock => regs[0][1].CLK
clock => regs[0][2].CLK
clock => regs[0][3].CLK
clock => regs[0][4].CLK
clock => regs[0][5].CLK
clock => regs[0][6].CLK
clock => regs[0][7].CLK
clock => regs[0][8].CLK
clock => regs[0][9].CLK
clock => regs[0][10].CLK
clock => regs[0][11].CLK
clock => regs[0][12].CLK
clock => regs[0][13].CLK
clock => regs[0][14].CLK
clock => regs[0][15].CLK
clock => regs[0][16].CLK
clock => regs[0][17].CLK
clock => regs[0][18].CLK
clock => regs[0][19].CLK
clock => regs[0][20].CLK
clock => regs[0][21].CLK
clock => regs[0][22].CLK
clock => regs[0][23].CLK
clock => regs[0][24].CLK
clock => regs[0][25].CLK
clock => regs[0][26].CLK
clock => regs[0][27].CLK
clock => regs[0][28].CLK
clock => regs[0][29].CLK
clock => regs[0][30].CLK
clock => regs[0][31].CLK
clock => regs[1][0].CLK
clock => regs[1][1].CLK
clock => regs[1][2].CLK
clock => regs[1][3].CLK
clock => regs[1][4].CLK
clock => regs[1][5].CLK
clock => regs[1][6].CLK
clock => regs[1][7].CLK
clock => regs[1][8].CLK
clock => regs[1][9].CLK
clock => regs[1][10].CLK
clock => regs[1][11].CLK
clock => regs[1][12].CLK
clock => regs[1][13].CLK
clock => regs[1][14].CLK
clock => regs[1][15].CLK
clock => regs[1][16].CLK
clock => regs[1][17].CLK
clock => regs[1][18].CLK
clock => regs[1][19].CLK
clock => regs[1][20].CLK
clock => regs[1][21].CLK
clock => regs[1][22].CLK
clock => regs[1][23].CLK
clock => regs[1][24].CLK
clock => regs[1][25].CLK
clock => regs[1][26].CLK
clock => regs[1][27].CLK
clock => regs[1][28].CLK
clock => regs[1][29].CLK
clock => regs[1][30].CLK
clock => regs[1][31].CLK
clock => regs[2][0].CLK
clock => regs[2][1].CLK
clock => regs[2][2].CLK
clock => regs[2][3].CLK
clock => regs[2][4].CLK
clock => regs[2][5].CLK
clock => regs[2][6].CLK
clock => regs[2][7].CLK
clock => regs[2][8].CLK
clock => regs[2][9].CLK
clock => regs[2][10].CLK
clock => regs[2][11].CLK
clock => regs[2][12].CLK
clock => regs[2][13].CLK
clock => regs[2][14].CLK
clock => regs[2][15].CLK
clock => regs[2][16].CLK
clock => regs[2][17].CLK
clock => regs[2][18].CLK
clock => regs[2][19].CLK
clock => regs[2][20].CLK
clock => regs[2][21].CLK
clock => regs[2][22].CLK
clock => regs[2][23].CLK
clock => regs[2][24].CLK
clock => regs[2][25].CLK
clock => regs[2][26].CLK
clock => regs[2][27].CLK
clock => regs[2][28].CLK
clock => regs[2][29].CLK
clock => regs[2][30].CLK
clock => regs[2][31].CLK
clock => regs[3][0].CLK
clock => regs[3][1].CLK
clock => regs[3][2].CLK
clock => regs[3][3].CLK
clock => regs[3][4].CLK
clock => regs[3][5].CLK
clock => regs[3][6].CLK
clock => regs[3][7].CLK
clock => regs[3][8].CLK
clock => regs[3][9].CLK
clock => regs[3][10].CLK
clock => regs[3][11].CLK
clock => regs[3][12].CLK
clock => regs[3][13].CLK
clock => regs[3][14].CLK
clock => regs[3][15].CLK
clock => regs[3][16].CLK
clock => regs[3][17].CLK
clock => regs[3][18].CLK
clock => regs[3][19].CLK
clock => regs[3][20].CLK
clock => regs[3][21].CLK
clock => regs[3][22].CLK
clock => regs[3][23].CLK
clock => regs[3][24].CLK
clock => regs[3][25].CLK
clock => regs[3][26].CLK
clock => regs[3][27].CLK
clock => regs[3][28].CLK
clock => regs[3][29].CLK
clock => regs[3][30].CLK
clock => regs[3][31].CLK
clock => regs[4][0].CLK
clock => regs[4][1].CLK
clock => regs[4][2].CLK
clock => regs[4][3].CLK
clock => regs[4][4].CLK
clock => regs[4][5].CLK
clock => regs[4][6].CLK
clock => regs[4][7].CLK
clock => regs[4][8].CLK
clock => regs[4][9].CLK
clock => regs[4][10].CLK
clock => regs[4][11].CLK
clock => regs[4][12].CLK
clock => regs[4][13].CLK
clock => regs[4][14].CLK
clock => regs[4][15].CLK
clock => regs[4][16].CLK
clock => regs[4][17].CLK
clock => regs[4][18].CLK
clock => regs[4][19].CLK
clock => regs[4][20].CLK
clock => regs[4][21].CLK
clock => regs[4][22].CLK
clock => regs[4][23].CLK
clock => regs[4][24].CLK
clock => regs[4][25].CLK
clock => regs[4][26].CLK
clock => regs[4][27].CLK
clock => regs[4][28].CLK
clock => regs[4][29].CLK
clock => regs[4][30].CLK
clock => regs[4][31].CLK
clock => regs[5][0].CLK
clock => regs[5][1].CLK
clock => regs[5][2].CLK
clock => regs[5][3].CLK
clock => regs[5][4].CLK
clock => regs[5][5].CLK
clock => regs[5][6].CLK
clock => regs[5][7].CLK
clock => regs[5][8].CLK
clock => regs[5][9].CLK
clock => regs[5][10].CLK
clock => regs[5][11].CLK
clock => regs[5][12].CLK
clock => regs[5][13].CLK
clock => regs[5][14].CLK
clock => regs[5][15].CLK
clock => regs[5][16].CLK
clock => regs[5][17].CLK
clock => regs[5][18].CLK
clock => regs[5][19].CLK
clock => regs[5][20].CLK
clock => regs[5][21].CLK
clock => regs[5][22].CLK
clock => regs[5][23].CLK
clock => regs[5][24].CLK
clock => regs[5][25].CLK
clock => regs[5][26].CLK
clock => regs[5][27].CLK
clock => regs[5][28].CLK
clock => regs[5][29].CLK
clock => regs[5][30].CLK
clock => regs[5][31].CLK
clock => regs[6][0].CLK
clock => regs[6][1].CLK
clock => regs[6][2].CLK
clock => regs[6][3].CLK
clock => regs[6][4].CLK
clock => regs[6][5].CLK
clock => regs[6][6].CLK
clock => regs[6][7].CLK
clock => regs[6][8].CLK
clock => regs[6][9].CLK
clock => regs[6][10].CLK
clock => regs[6][11].CLK
clock => regs[6][12].CLK
clock => regs[6][13].CLK
clock => regs[6][14].CLK
clock => regs[6][15].CLK
clock => regs[6][16].CLK
clock => regs[6][17].CLK
clock => regs[6][18].CLK
clock => regs[6][19].CLK
clock => regs[6][20].CLK
clock => regs[6][21].CLK
clock => regs[6][22].CLK
clock => regs[6][23].CLK
clock => regs[6][24].CLK
clock => regs[6][25].CLK
clock => regs[6][26].CLK
clock => regs[6][27].CLK
clock => regs[6][28].CLK
clock => regs[6][29].CLK
clock => regs[6][30].CLK
clock => regs[6][31].CLK
clock => regs[7][0].CLK
clock => regs[7][1].CLK
clock => regs[7][2].CLK
clock => regs[7][3].CLK
clock => regs[7][4].CLK
clock => regs[7][5].CLK
clock => regs[7][6].CLK
clock => regs[7][7].CLK
clock => regs[7][8].CLK
clock => regs[7][9].CLK
clock => regs[7][10].CLK
clock => regs[7][11].CLK
clock => regs[7][12].CLK
clock => regs[7][13].CLK
clock => regs[7][14].CLK
clock => regs[7][15].CLK
clock => regs[7][16].CLK
clock => regs[7][17].CLK
clock => regs[7][18].CLK
clock => regs[7][19].CLK
clock => regs[7][20].CLK
clock => regs[7][21].CLK
clock => regs[7][22].CLK
clock => regs[7][23].CLK
clock => regs[7][24].CLK
clock => regs[7][25].CLK
clock => regs[7][26].CLK
clock => regs[7][27].CLK
clock => regs[7][28].CLK
clock => regs[7][29].CLK
clock => regs[7][30].CLK
clock => regs[7][31].CLK
clock => regs[8][0].CLK
clock => regs[8][1].CLK
clock => regs[8][2].CLK
clock => regs[8][3].CLK
clock => regs[8][4].CLK
clock => regs[8][5].CLK
clock => regs[8][6].CLK
clock => regs[8][7].CLK
clock => regs[8][8].CLK
clock => regs[8][9].CLK
clock => regs[8][10].CLK
clock => regs[8][11].CLK
clock => regs[8][12].CLK
clock => regs[8][13].CLK
clock => regs[8][14].CLK
clock => regs[8][15].CLK
clock => regs[8][16].CLK
clock => regs[8][17].CLK
clock => regs[8][18].CLK
clock => regs[8][19].CLK
clock => regs[8][20].CLK
clock => regs[8][21].CLK
clock => regs[8][22].CLK
clock => regs[8][23].CLK
clock => regs[8][24].CLK
clock => regs[8][25].CLK
clock => regs[8][26].CLK
clock => regs[8][27].CLK
clock => regs[8][28].CLK
clock => regs[8][29].CLK
clock => regs[8][30].CLK
clock => regs[8][31].CLK
clock => regs[9][0].CLK
clock => regs[9][1].CLK
clock => regs[9][2].CLK
clock => regs[9][3].CLK
clock => regs[9][4].CLK
clock => regs[9][5].CLK
clock => regs[9][6].CLK
clock => regs[9][7].CLK
clock => regs[9][8].CLK
clock => regs[9][9].CLK
clock => regs[9][10].CLK
clock => regs[9][11].CLK
clock => regs[9][12].CLK
clock => regs[9][13].CLK
clock => regs[9][14].CLK
clock => regs[9][15].CLK
clock => regs[9][16].CLK
clock => regs[9][17].CLK
clock => regs[9][18].CLK
clock => regs[9][19].CLK
clock => regs[9][20].CLK
clock => regs[9][21].CLK
clock => regs[9][22].CLK
clock => regs[9][23].CLK
clock => regs[9][24].CLK
clock => regs[9][25].CLK
clock => regs[9][26].CLK
clock => regs[9][27].CLK
clock => regs[9][28].CLK
clock => regs[9][29].CLK
clock => regs[9][30].CLK
clock => regs[9][31].CLK
clock => regs[10][0].CLK
clock => regs[10][1].CLK
clock => regs[10][2].CLK
clock => regs[10][3].CLK
clock => regs[10][4].CLK
clock => regs[10][5].CLK
clock => regs[10][6].CLK
clock => regs[10][7].CLK
clock => regs[10][8].CLK
clock => regs[10][9].CLK
clock => regs[10][10].CLK
clock => regs[10][11].CLK
clock => regs[10][12].CLK
clock => regs[10][13].CLK
clock => regs[10][14].CLK
clock => regs[10][15].CLK
clock => regs[10][16].CLK
clock => regs[10][17].CLK
clock => regs[10][18].CLK
clock => regs[10][19].CLK
clock => regs[10][20].CLK
clock => regs[10][21].CLK
clock => regs[10][22].CLK
clock => regs[10][23].CLK
clock => regs[10][24].CLK
clock => regs[10][25].CLK
clock => regs[10][26].CLK
clock => regs[10][27].CLK
clock => regs[10][28].CLK
clock => regs[10][29].CLK
clock => regs[10][30].CLK
clock => regs[10][31].CLK
clock => regs[11][0].CLK
clock => regs[11][1].CLK
clock => regs[11][2].CLK
clock => regs[11][3].CLK
clock => regs[11][4].CLK
clock => regs[11][5].CLK
clock => regs[11][6].CLK
clock => regs[11][7].CLK
clock => regs[11][8].CLK
clock => regs[11][9].CLK
clock => regs[11][10].CLK
clock => regs[11][11].CLK
clock => regs[11][12].CLK
clock => regs[11][13].CLK
clock => regs[11][14].CLK
clock => regs[11][15].CLK
clock => regs[11][16].CLK
clock => regs[11][17].CLK
clock => regs[11][18].CLK
clock => regs[11][19].CLK
clock => regs[11][20].CLK
clock => regs[11][21].CLK
clock => regs[11][22].CLK
clock => regs[11][23].CLK
clock => regs[11][24].CLK
clock => regs[11][25].CLK
clock => regs[11][26].CLK
clock => regs[11][27].CLK
clock => regs[11][28].CLK
clock => regs[11][29].CLK
clock => regs[11][30].CLK
clock => regs[11][31].CLK
clock => regs[12][0].CLK
clock => regs[12][1].CLK
clock => regs[12][2].CLK
clock => regs[12][3].CLK
clock => regs[12][4].CLK
clock => regs[12][5].CLK
clock => regs[12][6].CLK
clock => regs[12][7].CLK
clock => regs[12][8].CLK
clock => regs[12][9].CLK
clock => regs[12][10].CLK
clock => regs[12][11].CLK
clock => regs[12][12].CLK
clock => regs[12][13].CLK
clock => regs[12][14].CLK
clock => regs[12][15].CLK
clock => regs[12][16].CLK
clock => regs[12][17].CLK
clock => regs[12][18].CLK
clock => regs[12][19].CLK
clock => regs[12][20].CLK
clock => regs[12][21].CLK
clock => regs[12][22].CLK
clock => regs[12][23].CLK
clock => regs[12][24].CLK
clock => regs[12][25].CLK
clock => regs[12][26].CLK
clock => regs[12][27].CLK
clock => regs[12][28].CLK
clock => regs[12][29].CLK
clock => regs[12][30].CLK
clock => regs[12][31].CLK
clock => regs[13][0].CLK
clock => regs[13][1].CLK
clock => regs[13][2].CLK
clock => regs[13][3].CLK
clock => regs[13][4].CLK
clock => regs[13][5].CLK
clock => regs[13][6].CLK
clock => regs[13][7].CLK
clock => regs[13][8].CLK
clock => regs[13][9].CLK
clock => regs[13][10].CLK
clock => regs[13][11].CLK
clock => regs[13][12].CLK
clock => regs[13][13].CLK
clock => regs[13][14].CLK
clock => regs[13][15].CLK
clock => regs[13][16].CLK
clock => regs[13][17].CLK
clock => regs[13][18].CLK
clock => regs[13][19].CLK
clock => regs[13][20].CLK
clock => regs[13][21].CLK
clock => regs[13][22].CLK
clock => regs[13][23].CLK
clock => regs[13][24].CLK
clock => regs[13][25].CLK
clock => regs[13][26].CLK
clock => regs[13][27].CLK
clock => regs[13][28].CLK
clock => regs[13][29].CLK
clock => regs[13][30].CLK
clock => regs[13][31].CLK
clock => regs[14][0].CLK
clock => regs[14][1].CLK
clock => regs[14][2].CLK
clock => regs[14][3].CLK
clock => regs[14][4].CLK
clock => regs[14][5].CLK
clock => regs[14][6].CLK
clock => regs[14][7].CLK
clock => regs[14][8].CLK
clock => regs[14][9].CLK
clock => regs[14][10].CLK
clock => regs[14][11].CLK
clock => regs[14][12].CLK
clock => regs[14][13].CLK
clock => regs[14][14].CLK
clock => regs[14][15].CLK
clock => regs[14][16].CLK
clock => regs[14][17].CLK
clock => regs[14][18].CLK
clock => regs[14][19].CLK
clock => regs[14][20].CLK
clock => regs[14][21].CLK
clock => regs[14][22].CLK
clock => regs[14][23].CLK
clock => regs[14][24].CLK
clock => regs[14][25].CLK
clock => regs[14][26].CLK
clock => regs[14][27].CLK
clock => regs[14][28].CLK
clock => regs[14][29].CLK
clock => regs[14][30].CLK
clock => regs[14][31].CLK
clock => regs[15][0].CLK
clock => regs[15][1].CLK
clock => regs[15][2].CLK
clock => regs[15][3].CLK
clock => regs[15][4].CLK
clock => regs[15][5].CLK
clock => regs[15][6].CLK
clock => regs[15][7].CLK
clock => regs[15][8].CLK
clock => regs[15][9].CLK
clock => regs[15][10].CLK
clock => regs[15][11].CLK
clock => regs[15][12].CLK
clock => regs[15][13].CLK
clock => regs[15][14].CLK
clock => regs[15][15].CLK
clock => regs[15][16].CLK
clock => regs[15][17].CLK
clock => regs[15][18].CLK
clock => regs[15][19].CLK
clock => regs[15][20].CLK
clock => regs[15][21].CLK
clock => regs[15][22].CLK
clock => regs[15][23].CLK
clock => regs[15][24].CLK
clock => regs[15][25].CLK
clock => regs[15][26].CLK
clock => regs[15][27].CLK
clock => regs[15][28].CLK
clock => regs[15][29].CLK
clock => regs[15][30].CLK
clock => regs[15][31].CLK
clock => regs[16][0].CLK
clock => regs[16][1].CLK
clock => regs[16][2].CLK
clock => regs[16][3].CLK
clock => regs[16][4].CLK
clock => regs[16][5].CLK
clock => regs[16][6].CLK
clock => regs[16][7].CLK
clock => regs[16][8].CLK
clock => regs[16][9].CLK
clock => regs[16][10].CLK
clock => regs[16][11].CLK
clock => regs[16][12].CLK
clock => regs[16][13].CLK
clock => regs[16][14].CLK
clock => regs[16][15].CLK
clock => regs[16][16].CLK
clock => regs[16][17].CLK
clock => regs[16][18].CLK
clock => regs[16][19].CLK
clock => regs[16][20].CLK
clock => regs[16][21].CLK
clock => regs[16][22].CLK
clock => regs[16][23].CLK
clock => regs[16][24].CLK
clock => regs[16][25].CLK
clock => regs[16][26].CLK
clock => regs[16][27].CLK
clock => regs[16][28].CLK
clock => regs[16][29].CLK
clock => regs[16][30].CLK
clock => regs[16][31].CLK
clock => regs[17][0].CLK
clock => regs[17][1].CLK
clock => regs[17][2].CLK
clock => regs[17][3].CLK
clock => regs[17][4].CLK
clock => regs[17][5].CLK
clock => regs[17][6].CLK
clock => regs[17][7].CLK
clock => regs[17][8].CLK
clock => regs[17][9].CLK
clock => regs[17][10].CLK
clock => regs[17][11].CLK
clock => regs[17][12].CLK
clock => regs[17][13].CLK
clock => regs[17][14].CLK
clock => regs[17][15].CLK
clock => regs[17][16].CLK
clock => regs[17][17].CLK
clock => regs[17][18].CLK
clock => regs[17][19].CLK
clock => regs[17][20].CLK
clock => regs[17][21].CLK
clock => regs[17][22].CLK
clock => regs[17][23].CLK
clock => regs[17][24].CLK
clock => regs[17][25].CLK
clock => regs[17][26].CLK
clock => regs[17][27].CLK
clock => regs[17][28].CLK
clock => regs[17][29].CLK
clock => regs[17][30].CLK
clock => regs[17][31].CLK
clock => regs[18][0].CLK
clock => regs[18][1].CLK
clock => regs[18][2].CLK
clock => regs[18][3].CLK
clock => regs[18][4].CLK
clock => regs[18][5].CLK
clock => regs[18][6].CLK
clock => regs[18][7].CLK
clock => regs[18][8].CLK
clock => regs[18][9].CLK
clock => regs[18][10].CLK
clock => regs[18][11].CLK
clock => regs[18][12].CLK
clock => regs[18][13].CLK
clock => regs[18][14].CLK
clock => regs[18][15].CLK
clock => regs[18][16].CLK
clock => regs[18][17].CLK
clock => regs[18][18].CLK
clock => regs[18][19].CLK
clock => regs[18][20].CLK
clock => regs[18][21].CLK
clock => regs[18][22].CLK
clock => regs[18][23].CLK
clock => regs[18][24].CLK
clock => regs[18][25].CLK
clock => regs[18][26].CLK
clock => regs[18][27].CLK
clock => regs[18][28].CLK
clock => regs[18][29].CLK
clock => regs[18][30].CLK
clock => regs[18][31].CLK
clock => regs[19][0].CLK
clock => regs[19][1].CLK
clock => regs[19][2].CLK
clock => regs[19][3].CLK
clock => regs[19][4].CLK
clock => regs[19][5].CLK
clock => regs[19][6].CLK
clock => regs[19][7].CLK
clock => regs[19][8].CLK
clock => regs[19][9].CLK
clock => regs[19][10].CLK
clock => regs[19][11].CLK
clock => regs[19][12].CLK
clock => regs[19][13].CLK
clock => regs[19][14].CLK
clock => regs[19][15].CLK
clock => regs[19][16].CLK
clock => regs[19][17].CLK
clock => regs[19][18].CLK
clock => regs[19][19].CLK
clock => regs[19][20].CLK
clock => regs[19][21].CLK
clock => regs[19][22].CLK
clock => regs[19][23].CLK
clock => regs[19][24].CLK
clock => regs[19][25].CLK
clock => regs[19][26].CLK
clock => regs[19][27].CLK
clock => regs[19][28].CLK
clock => regs[19][29].CLK
clock => regs[19][30].CLK
clock => regs[19][31].CLK
clock => regs[20][0].CLK
clock => regs[20][1].CLK
clock => regs[20][2].CLK
clock => regs[20][3].CLK
clock => regs[20][4].CLK
clock => regs[20][5].CLK
clock => regs[20][6].CLK
clock => regs[20][7].CLK
clock => regs[20][8].CLK
clock => regs[20][9].CLK
clock => regs[20][10].CLK
clock => regs[20][11].CLK
clock => regs[20][12].CLK
clock => regs[20][13].CLK
clock => regs[20][14].CLK
clock => regs[20][15].CLK
clock => regs[20][16].CLK
clock => regs[20][17].CLK
clock => regs[20][18].CLK
clock => regs[20][19].CLK
clock => regs[20][20].CLK
clock => regs[20][21].CLK
clock => regs[20][22].CLK
clock => regs[20][23].CLK
clock => regs[20][24].CLK
clock => regs[20][25].CLK
clock => regs[20][26].CLK
clock => regs[20][27].CLK
clock => regs[20][28].CLK
clock => regs[20][29].CLK
clock => regs[20][30].CLK
clock => regs[20][31].CLK
clock => regs[21][0].CLK
clock => regs[21][1].CLK
clock => regs[21][2].CLK
clock => regs[21][3].CLK
clock => regs[21][4].CLK
clock => regs[21][5].CLK
clock => regs[21][6].CLK
clock => regs[21][7].CLK
clock => regs[21][8].CLK
clock => regs[21][9].CLK
clock => regs[21][10].CLK
clock => regs[21][11].CLK
clock => regs[21][12].CLK
clock => regs[21][13].CLK
clock => regs[21][14].CLK
clock => regs[21][15].CLK
clock => regs[21][16].CLK
clock => regs[21][17].CLK
clock => regs[21][18].CLK
clock => regs[21][19].CLK
clock => regs[21][20].CLK
clock => regs[21][21].CLK
clock => regs[21][22].CLK
clock => regs[21][23].CLK
clock => regs[21][24].CLK
clock => regs[21][25].CLK
clock => regs[21][26].CLK
clock => regs[21][27].CLK
clock => regs[21][28].CLK
clock => regs[21][29].CLK
clock => regs[21][30].CLK
clock => regs[21][31].CLK
clock => regs[22][0].CLK
clock => regs[22][1].CLK
clock => regs[22][2].CLK
clock => regs[22][3].CLK
clock => regs[22][4].CLK
clock => regs[22][5].CLK
clock => regs[22][6].CLK
clock => regs[22][7].CLK
clock => regs[22][8].CLK
clock => regs[22][9].CLK
clock => regs[22][10].CLK
clock => regs[22][11].CLK
clock => regs[22][12].CLK
clock => regs[22][13].CLK
clock => regs[22][14].CLK
clock => regs[22][15].CLK
clock => regs[22][16].CLK
clock => regs[22][17].CLK
clock => regs[22][18].CLK
clock => regs[22][19].CLK
clock => regs[22][20].CLK
clock => regs[22][21].CLK
clock => regs[22][22].CLK
clock => regs[22][23].CLK
clock => regs[22][24].CLK
clock => regs[22][25].CLK
clock => regs[22][26].CLK
clock => regs[22][27].CLK
clock => regs[22][28].CLK
clock => regs[22][29].CLK
clock => regs[22][30].CLK
clock => regs[22][31].CLK
clock => regs[23][0].CLK
clock => regs[23][1].CLK
clock => regs[23][2].CLK
clock => regs[23][3].CLK
clock => regs[23][4].CLK
clock => regs[23][5].CLK
clock => regs[23][6].CLK
clock => regs[23][7].CLK
clock => regs[23][8].CLK
clock => regs[23][9].CLK
clock => regs[23][10].CLK
clock => regs[23][11].CLK
clock => regs[23][12].CLK
clock => regs[23][13].CLK
clock => regs[23][14].CLK
clock => regs[23][15].CLK
clock => regs[23][16].CLK
clock => regs[23][17].CLK
clock => regs[23][18].CLK
clock => regs[23][19].CLK
clock => regs[23][20].CLK
clock => regs[23][21].CLK
clock => regs[23][22].CLK
clock => regs[23][23].CLK
clock => regs[23][24].CLK
clock => regs[23][25].CLK
clock => regs[23][26].CLK
clock => regs[23][27].CLK
clock => regs[23][28].CLK
clock => regs[23][29].CLK
clock => regs[23][30].CLK
clock => regs[23][31].CLK
clock => regs[24][0].CLK
clock => regs[24][1].CLK
clock => regs[24][2].CLK
clock => regs[24][3].CLK
clock => regs[24][4].CLK
clock => regs[24][5].CLK
clock => regs[24][6].CLK
clock => regs[24][7].CLK
clock => regs[24][8].CLK
clock => regs[24][9].CLK
clock => regs[24][10].CLK
clock => regs[24][11].CLK
clock => regs[24][12].CLK
clock => regs[24][13].CLK
clock => regs[24][14].CLK
clock => regs[24][15].CLK
clock => regs[24][16].CLK
clock => regs[24][17].CLK
clock => regs[24][18].CLK
clock => regs[24][19].CLK
clock => regs[24][20].CLK
clock => regs[24][21].CLK
clock => regs[24][22].CLK
clock => regs[24][23].CLK
clock => regs[24][24].CLK
clock => regs[24][25].CLK
clock => regs[24][26].CLK
clock => regs[24][27].CLK
clock => regs[24][28].CLK
clock => regs[24][29].CLK
clock => regs[24][30].CLK
clock => regs[24][31].CLK
clock => regs[25][0].CLK
clock => regs[25][1].CLK
clock => regs[25][2].CLK
clock => regs[25][3].CLK
clock => regs[25][4].CLK
clock => regs[25][5].CLK
clock => regs[25][6].CLK
clock => regs[25][7].CLK
clock => regs[25][8].CLK
clock => regs[25][9].CLK
clock => regs[25][10].CLK
clock => regs[25][11].CLK
clock => regs[25][12].CLK
clock => regs[25][13].CLK
clock => regs[25][14].CLK
clock => regs[25][15].CLK
clock => regs[25][16].CLK
clock => regs[25][17].CLK
clock => regs[25][18].CLK
clock => regs[25][19].CLK
clock => regs[25][20].CLK
clock => regs[25][21].CLK
clock => regs[25][22].CLK
clock => regs[25][23].CLK
clock => regs[25][24].CLK
clock => regs[25][25].CLK
clock => regs[25][26].CLK
clock => regs[25][27].CLK
clock => regs[25][28].CLK
clock => regs[25][29].CLK
clock => regs[25][30].CLK
clock => regs[25][31].CLK
clock => regs[26][0].CLK
clock => regs[26][1].CLK
clock => regs[26][2].CLK
clock => regs[26][3].CLK
clock => regs[26][4].CLK
clock => regs[26][5].CLK
clock => regs[26][6].CLK
clock => regs[26][7].CLK
clock => regs[26][8].CLK
clock => regs[26][9].CLK
clock => regs[26][10].CLK
clock => regs[26][11].CLK
clock => regs[26][12].CLK
clock => regs[26][13].CLK
clock => regs[26][14].CLK
clock => regs[26][15].CLK
clock => regs[26][16].CLK
clock => regs[26][17].CLK
clock => regs[26][18].CLK
clock => regs[26][19].CLK
clock => regs[26][20].CLK
clock => regs[26][21].CLK
clock => regs[26][22].CLK
clock => regs[26][23].CLK
clock => regs[26][24].CLK
clock => regs[26][25].CLK
clock => regs[26][26].CLK
clock => regs[26][27].CLK
clock => regs[26][28].CLK
clock => regs[26][29].CLK
clock => regs[26][30].CLK
clock => regs[26][31].CLK
clock => regs[27][0].CLK
clock => regs[27][1].CLK
clock => regs[27][2].CLK
clock => regs[27][3].CLK
clock => regs[27][4].CLK
clock => regs[27][5].CLK
clock => regs[27][6].CLK
clock => regs[27][7].CLK
clock => regs[27][8].CLK
clock => regs[27][9].CLK
clock => regs[27][10].CLK
clock => regs[27][11].CLK
clock => regs[27][12].CLK
clock => regs[27][13].CLK
clock => regs[27][14].CLK
clock => regs[27][15].CLK
clock => regs[27][16].CLK
clock => regs[27][17].CLK
clock => regs[27][18].CLK
clock => regs[27][19].CLK
clock => regs[27][20].CLK
clock => regs[27][21].CLK
clock => regs[27][22].CLK
clock => regs[27][23].CLK
clock => regs[27][24].CLK
clock => regs[27][25].CLK
clock => regs[27][26].CLK
clock => regs[27][27].CLK
clock => regs[27][28].CLK
clock => regs[27][29].CLK
clock => regs[27][30].CLK
clock => regs[27][31].CLK
clock => regs[28][0].CLK
clock => regs[28][1].CLK
clock => regs[28][2].CLK
clock => regs[28][3].CLK
clock => regs[28][4].CLK
clock => regs[28][5].CLK
clock => regs[28][6].CLK
clock => regs[28][7].CLK
clock => regs[28][8].CLK
clock => regs[28][9].CLK
clock => regs[28][10].CLK
clock => regs[28][11].CLK
clock => regs[28][12].CLK
clock => regs[28][13].CLK
clock => regs[28][14].CLK
clock => regs[28][15].CLK
clock => regs[28][16].CLK
clock => regs[28][17].CLK
clock => regs[28][18].CLK
clock => regs[28][19].CLK
clock => regs[28][20].CLK
clock => regs[28][21].CLK
clock => regs[28][22].CLK
clock => regs[28][23].CLK
clock => regs[28][24].CLK
clock => regs[28][25].CLK
clock => regs[28][26].CLK
clock => regs[28][27].CLK
clock => regs[28][28].CLK
clock => regs[28][29].CLK
clock => regs[28][30].CLK
clock => regs[28][31].CLK
clock => regs[29][0].CLK
clock => regs[29][1].CLK
clock => regs[29][2].CLK
clock => regs[29][3].CLK
clock => regs[29][4].CLK
clock => regs[29][5].CLK
clock => regs[29][6].CLK
clock => regs[29][7].CLK
clock => regs[29][8].CLK
clock => regs[29][9].CLK
clock => regs[29][10].CLK
clock => regs[29][11].CLK
clock => regs[29][12].CLK
clock => regs[29][13].CLK
clock => regs[29][14].CLK
clock => regs[29][15].CLK
clock => regs[29][16].CLK
clock => regs[29][17].CLK
clock => regs[29][18].CLK
clock => regs[29][19].CLK
clock => regs[29][20].CLK
clock => regs[29][21].CLK
clock => regs[29][22].CLK
clock => regs[29][23].CLK
clock => regs[29][24].CLK
clock => regs[29][25].CLK
clock => regs[29][26].CLK
clock => regs[29][27].CLK
clock => regs[29][28].CLK
clock => regs[29][29].CLK
clock => regs[29][30].CLK
clock => regs[29][31].CLK
clock => regs[30][0].CLK
clock => regs[30][1].CLK
clock => regs[30][2].CLK
clock => regs[30][3].CLK
clock => regs[30][4].CLK
clock => regs[30][5].CLK
clock => regs[30][6].CLK
clock => regs[30][7].CLK
clock => regs[30][8].CLK
clock => regs[30][9].CLK
clock => regs[30][10].CLK
clock => regs[30][11].CLK
clock => regs[30][12].CLK
clock => regs[30][13].CLK
clock => regs[30][14].CLK
clock => regs[30][15].CLK
clock => regs[30][16].CLK
clock => regs[30][17].CLK
clock => regs[30][18].CLK
clock => regs[30][19].CLK
clock => regs[30][20].CLK
clock => regs[30][21].CLK
clock => regs[30][22].CLK
clock => regs[30][23].CLK
clock => regs[30][24].CLK
clock => regs[30][25].CLK
clock => regs[30][26].CLK
clock => regs[30][27].CLK
clock => regs[30][28].CLK
clock => regs[30][29].CLK
clock => regs[30][30].CLK
clock => regs[30][31].CLK
clock => regs[31][0].CLK
clock => regs[31][1].CLK
clock => regs[31][2].CLK
clock => regs[31][3].CLK
clock => regs[31][4].CLK
clock => regs[31][5].CLK
clock => regs[31][6].CLK
clock => regs[31][7].CLK
clock => regs[31][8].CLK
clock => regs[31][9].CLK
clock => regs[31][10].CLK
clock => regs[31][11].CLK
clock => regs[31][12].CLK
clock => regs[31][13].CLK
clock => regs[31][14].CLK
clock => regs[31][15].CLK
clock => regs[31][16].CLK
clock => regs[31][17].CLK
clock => regs[31][18].CLK
clock => regs[31][19].CLK
clock => regs[31][20].CLK
clock => regs[31][21].CLK
clock => regs[31][22].CLK
clock => regs[31][23].CLK
clock => regs[31][24].CLK
clock => regs[31][25].CLK
clock => regs[31][26].CLK
clock => regs[31][27].CLK
clock => regs[31][28].CLK
clock => regs[31][29].CLK
clock => regs[31][30].CLK
clock => regs[31][31].CLK
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
regWrite => regs.OUTPUTSELECT
reset => regs[30][0].ACLR
reset => regs[30][1].ACLR
reset => regs[30][2].ACLR
reset => regs[30][3].ACLR
reset => regs[30][4].ACLR
reset => regs[30][5].ACLR
reset => regs[30][6].ACLR
reset => regs[30][7].ACLR
reset => regs[30][8].ACLR
reset => regs[30][9].ACLR
reset => regs[30][10].ACLR
reset => regs[30][11].ACLR
reset => regs[30][12].ACLR
reset => regs[30][13].ACLR
reset => regs[30][14].ACLR
reset => regs[30][15].ACLR
reset => regs[30][16].ACLR
reset => regs[30][17].ACLR
reset => regs[30][18].ACLR
reset => regs[30][19].ACLR
reset => regs[30][20].ACLR
reset => regs[30][21].ACLR
reset => regs[30][22].ACLR
reset => regs[30][23].ACLR
reset => regs[30][24].ACLR
reset => regs[30][25].ACLR
reset => regs[30][26].ACLR
reset => regs[30][27].ACLR
reset => regs[30][28].ACLR
reset => regs[30][29].ACLR
reset => regs[30][30].ACLR
reset => regs[30][31].ACLR
reset => regs[31][0].ENA
reset => regs[31][31].ENA
reset => regs[31][30].ENA
reset => regs[31][29].ENA
reset => regs[31][28].ENA
reset => regs[31][27].ENA
reset => regs[31][26].ENA
reset => regs[31][25].ENA
reset => regs[31][24].ENA
reset => regs[31][23].ENA
reset => regs[31][22].ENA
reset => regs[31][21].ENA
reset => regs[31][20].ENA
reset => regs[31][19].ENA
reset => regs[31][18].ENA
reset => regs[31][17].ENA
reset => regs[31][16].ENA
reset => regs[31][15].ENA
reset => regs[31][14].ENA
reset => regs[31][13].ENA
reset => regs[31][12].ENA
reset => regs[31][11].ENA
reset => regs[31][10].ENA
reset => regs[31][9].ENA
reset => regs[31][8].ENA
reset => regs[31][7].ENA
reset => regs[31][6].ENA
reset => regs[31][5].ENA
reset => regs[31][4].ENA
reset => regs[31][3].ENA
reset => regs[31][2].ENA
reset => regs[31][1].ENA
reset => regs[29][31].ENA
reset => regs[29][30].ENA
reset => regs[29][29].ENA
reset => regs[29][28].ENA
reset => regs[29][27].ENA
reset => regs[29][26].ENA
reset => regs[29][25].ENA
reset => regs[29][24].ENA
reset => regs[29][23].ENA
reset => regs[29][22].ENA
reset => regs[29][21].ENA
reset => regs[29][20].ENA
reset => regs[29][19].ENA
reset => regs[29][18].ENA
reset => regs[29][17].ENA
reset => regs[29][16].ENA
reset => regs[29][15].ENA
reset => regs[29][14].ENA
reset => regs[29][13].ENA
reset => regs[29][12].ENA
reset => regs[29][11].ENA
reset => regs[29][10].ENA
reset => regs[29][9].ENA
reset => regs[29][8].ENA
reset => regs[29][7].ENA
reset => regs[29][6].ENA
reset => regs[29][5].ENA
reset => regs[29][4].ENA
reset => regs[29][3].ENA
reset => regs[29][2].ENA
reset => regs[29][1].ENA
reset => regs[29][0].ENA
reset => regs[28][31].ENA
reset => regs[28][30].ENA
reset => regs[28][29].ENA
reset => regs[28][28].ENA
reset => regs[28][27].ENA
reset => regs[28][26].ENA
reset => regs[28][25].ENA
reset => regs[28][24].ENA
reset => regs[28][23].ENA
reset => regs[28][22].ENA
reset => regs[28][21].ENA
reset => regs[28][20].ENA
reset => regs[28][19].ENA
reset => regs[28][18].ENA
reset => regs[28][17].ENA
reset => regs[28][16].ENA
reset => regs[28][15].ENA
reset => regs[28][14].ENA
reset => regs[28][13].ENA
reset => regs[28][12].ENA
reset => regs[28][11].ENA
reset => regs[28][10].ENA
reset => regs[28][9].ENA
reset => regs[28][8].ENA
reset => regs[28][7].ENA
reset => regs[28][6].ENA
reset => regs[28][5].ENA
reset => regs[28][4].ENA
reset => regs[28][3].ENA
reset => regs[28][2].ENA
reset => regs[28][1].ENA
reset => regs[28][0].ENA
reset => regs[27][31].ENA
reset => regs[27][30].ENA
reset => regs[27][29].ENA
reset => regs[27][28].ENA
reset => regs[27][27].ENA
reset => regs[27][26].ENA
reset => regs[27][25].ENA
reset => regs[27][24].ENA
reset => regs[27][23].ENA
reset => regs[27][22].ENA
reset => regs[27][21].ENA
reset => regs[27][20].ENA
reset => regs[27][19].ENA
reset => regs[27][18].ENA
reset => regs[27][17].ENA
reset => regs[27][16].ENA
reset => regs[27][15].ENA
reset => regs[27][14].ENA
reset => regs[27][13].ENA
reset => regs[27][12].ENA
reset => regs[27][11].ENA
reset => regs[27][10].ENA
reset => regs[27][9].ENA
reset => regs[27][8].ENA
reset => regs[27][7].ENA
reset => regs[27][6].ENA
reset => regs[27][5].ENA
reset => regs[27][4].ENA
reset => regs[27][3].ENA
reset => regs[27][2].ENA
reset => regs[27][1].ENA
reset => regs[27][0].ENA
reset => regs[26][31].ENA
reset => regs[26][30].ENA
reset => regs[26][29].ENA
reset => regs[26][28].ENA
reset => regs[26][27].ENA
reset => regs[26][26].ENA
reset => regs[26][25].ENA
reset => regs[26][24].ENA
reset => regs[26][23].ENA
reset => regs[26][22].ENA
reset => regs[26][21].ENA
reset => regs[26][20].ENA
reset => regs[26][19].ENA
reset => regs[26][18].ENA
reset => regs[26][17].ENA
reset => regs[26][16].ENA
reset => regs[26][15].ENA
reset => regs[26][14].ENA
reset => regs[26][13].ENA
reset => regs[26][12].ENA
reset => regs[26][11].ENA
reset => regs[26][10].ENA
reset => regs[26][9].ENA
reset => regs[26][8].ENA
reset => regs[26][7].ENA
reset => regs[26][6].ENA
reset => regs[26][5].ENA
reset => regs[26][4].ENA
reset => regs[26][3].ENA
reset => regs[26][2].ENA
reset => regs[26][1].ENA
reset => regs[26][0].ENA
reset => regs[25][31].ENA
reset => regs[25][30].ENA
reset => regs[25][29].ENA
reset => regs[25][28].ENA
reset => regs[25][27].ENA
reset => regs[25][26].ENA
reset => regs[25][25].ENA
reset => regs[25][24].ENA
reset => regs[25][23].ENA
reset => regs[25][22].ENA
reset => regs[25][21].ENA
reset => regs[25][20].ENA
reset => regs[25][19].ENA
reset => regs[25][18].ENA
reset => regs[25][17].ENA
reset => regs[25][16].ENA
reset => regs[25][15].ENA
reset => regs[25][14].ENA
reset => regs[25][13].ENA
reset => regs[25][12].ENA
reset => regs[25][11].ENA
reset => regs[25][10].ENA
reset => regs[25][9].ENA
reset => regs[25][8].ENA
reset => regs[25][7].ENA
reset => regs[25][6].ENA
reset => regs[25][5].ENA
reset => regs[25][4].ENA
reset => regs[25][3].ENA
reset => regs[25][2].ENA
reset => regs[25][1].ENA
reset => regs[25][0].ENA
reset => regs[24][31].ENA
reset => regs[24][30].ENA
reset => regs[24][29].ENA
reset => regs[24][28].ENA
reset => regs[24][27].ENA
reset => regs[24][26].ENA
reset => regs[24][25].ENA
reset => regs[24][24].ENA
reset => regs[24][23].ENA
reset => regs[24][22].ENA
reset => regs[24][21].ENA
reset => regs[24][20].ENA
reset => regs[24][19].ENA
reset => regs[24][18].ENA
reset => regs[24][17].ENA
reset => regs[24][16].ENA
reset => regs[24][15].ENA
reset => regs[24][14].ENA
reset => regs[24][13].ENA
reset => regs[24][12].ENA
reset => regs[24][11].ENA
reset => regs[24][10].ENA
reset => regs[24][9].ENA
reset => regs[24][8].ENA
reset => regs[24][7].ENA
reset => regs[24][6].ENA
reset => regs[24][5].ENA
reset => regs[24][4].ENA
reset => regs[24][3].ENA
reset => regs[24][2].ENA
reset => regs[24][1].ENA
reset => regs[24][0].ENA
reset => regs[23][31].ENA
reset => regs[23][30].ENA
reset => regs[23][29].ENA
reset => regs[23][28].ENA
reset => regs[23][27].ENA
reset => regs[23][26].ENA
reset => regs[23][25].ENA
reset => regs[23][24].ENA
reset => regs[23][23].ENA
reset => regs[23][22].ENA
reset => regs[23][21].ENA
reset => regs[23][20].ENA
reset => regs[23][19].ENA
reset => regs[23][18].ENA
reset => regs[23][17].ENA
reset => regs[23][16].ENA
reset => regs[23][15].ENA
reset => regs[23][14].ENA
reset => regs[23][13].ENA
reset => regs[23][12].ENA
reset => regs[23][11].ENA
reset => regs[23][10].ENA
reset => regs[23][9].ENA
reset => regs[23][8].ENA
reset => regs[23][7].ENA
reset => regs[23][6].ENA
reset => regs[23][5].ENA
reset => regs[23][4].ENA
reset => regs[23][3].ENA
reset => regs[23][2].ENA
reset => regs[23][1].ENA
reset => regs[23][0].ENA
reset => regs[22][31].ENA
reset => regs[22][30].ENA
reset => regs[22][29].ENA
reset => regs[22][28].ENA
reset => regs[22][27].ENA
reset => regs[22][26].ENA
reset => regs[22][25].ENA
reset => regs[22][24].ENA
reset => regs[22][23].ENA
reset => regs[22][22].ENA
reset => regs[22][21].ENA
reset => regs[22][20].ENA
reset => regs[22][19].ENA
reset => regs[22][18].ENA
reset => regs[22][17].ENA
reset => regs[22][16].ENA
reset => regs[22][15].ENA
reset => regs[22][14].ENA
reset => regs[22][13].ENA
reset => regs[22][12].ENA
reset => regs[22][11].ENA
reset => regs[22][10].ENA
reset => regs[22][9].ENA
reset => regs[22][8].ENA
reset => regs[22][7].ENA
reset => regs[22][6].ENA
reset => regs[22][5].ENA
reset => regs[22][4].ENA
reset => regs[22][3].ENA
reset => regs[22][2].ENA
reset => regs[22][1].ENA
reset => regs[22][0].ENA
reset => regs[21][31].ENA
reset => regs[21][30].ENA
reset => regs[21][29].ENA
reset => regs[21][28].ENA
reset => regs[21][27].ENA
reset => regs[21][26].ENA
reset => regs[21][25].ENA
reset => regs[21][24].ENA
reset => regs[21][23].ENA
reset => regs[21][22].ENA
reset => regs[21][21].ENA
reset => regs[21][20].ENA
reset => regs[21][19].ENA
reset => regs[21][18].ENA
reset => regs[21][17].ENA
reset => regs[21][16].ENA
reset => regs[21][15].ENA
reset => regs[21][14].ENA
reset => regs[21][13].ENA
reset => regs[21][12].ENA
reset => regs[21][11].ENA
reset => regs[21][10].ENA
reset => regs[21][9].ENA
reset => regs[21][8].ENA
reset => regs[21][7].ENA
reset => regs[21][6].ENA
reset => regs[21][5].ENA
reset => regs[21][4].ENA
reset => regs[21][3].ENA
reset => regs[21][2].ENA
reset => regs[21][1].ENA
reset => regs[21][0].ENA
reset => regs[20][31].ENA
reset => regs[20][30].ENA
reset => regs[20][29].ENA
reset => regs[20][28].ENA
reset => regs[20][27].ENA
reset => regs[20][26].ENA
reset => regs[20][25].ENA
reset => regs[20][24].ENA
reset => regs[20][23].ENA
reset => regs[20][22].ENA
reset => regs[20][21].ENA
reset => regs[20][20].ENA
reset => regs[20][19].ENA
reset => regs[20][18].ENA
reset => regs[20][17].ENA
reset => regs[20][16].ENA
reset => regs[20][15].ENA
reset => regs[20][14].ENA
reset => regs[20][13].ENA
reset => regs[20][12].ENA
reset => regs[20][11].ENA
reset => regs[20][10].ENA
reset => regs[20][9].ENA
reset => regs[20][8].ENA
reset => regs[20][7].ENA
reset => regs[20][6].ENA
reset => regs[20][5].ENA
reset => regs[20][4].ENA
reset => regs[20][3].ENA
reset => regs[20][2].ENA
reset => regs[20][1].ENA
reset => regs[20][0].ENA
reset => regs[19][31].ENA
reset => regs[19][30].ENA
reset => regs[19][29].ENA
reset => regs[19][28].ENA
reset => regs[19][27].ENA
reset => regs[19][26].ENA
reset => regs[19][25].ENA
reset => regs[19][24].ENA
reset => regs[19][23].ENA
reset => regs[19][22].ENA
reset => regs[19][21].ENA
reset => regs[19][20].ENA
reset => regs[19][19].ENA
reset => regs[19][18].ENA
reset => regs[19][17].ENA
reset => regs[19][16].ENA
reset => regs[19][15].ENA
reset => regs[19][14].ENA
reset => regs[19][13].ENA
reset => regs[19][12].ENA
reset => regs[19][11].ENA
reset => regs[19][10].ENA
reset => regs[19][9].ENA
reset => regs[19][8].ENA
reset => regs[19][7].ENA
reset => regs[19][6].ENA
reset => regs[19][5].ENA
reset => regs[19][4].ENA
reset => regs[19][3].ENA
reset => regs[19][2].ENA
reset => regs[19][1].ENA
reset => regs[19][0].ENA
reset => regs[18][31].ENA
reset => regs[18][30].ENA
reset => regs[18][29].ENA
reset => regs[18][28].ENA
reset => regs[18][27].ENA
reset => regs[18][26].ENA
reset => regs[18][25].ENA
reset => regs[18][24].ENA
reset => regs[18][23].ENA
reset => regs[18][22].ENA
reset => regs[18][21].ENA
reset => regs[18][20].ENA
reset => regs[18][19].ENA
reset => regs[18][18].ENA
reset => regs[18][17].ENA
reset => regs[18][16].ENA
reset => regs[18][15].ENA
reset => regs[18][14].ENA
reset => regs[18][13].ENA
reset => regs[18][12].ENA
reset => regs[18][11].ENA
reset => regs[18][10].ENA
reset => regs[18][9].ENA
reset => regs[18][8].ENA
reset => regs[18][7].ENA
reset => regs[18][6].ENA
reset => regs[18][5].ENA
reset => regs[18][4].ENA
reset => regs[18][3].ENA
reset => regs[18][2].ENA
reset => regs[18][1].ENA
reset => regs[18][0].ENA
reset => regs[17][31].ENA
reset => regs[17][30].ENA
reset => regs[17][29].ENA
reset => regs[17][28].ENA
reset => regs[17][27].ENA
reset => regs[17][26].ENA
reset => regs[17][25].ENA
reset => regs[17][24].ENA
reset => regs[17][23].ENA
reset => regs[17][22].ENA
reset => regs[17][21].ENA
reset => regs[17][20].ENA
reset => regs[17][19].ENA
reset => regs[17][18].ENA
reset => regs[17][17].ENA
reset => regs[17][16].ENA
reset => regs[17][15].ENA
reset => regs[17][14].ENA
reset => regs[17][13].ENA
reset => regs[17][12].ENA
reset => regs[17][11].ENA
reset => regs[17][10].ENA
reset => regs[17][9].ENA
reset => regs[17][8].ENA
reset => regs[17][7].ENA
reset => regs[17][6].ENA
reset => regs[17][5].ENA
reset => regs[17][4].ENA
reset => regs[17][3].ENA
reset => regs[17][2].ENA
reset => regs[17][1].ENA
reset => regs[17][0].ENA
reset => regs[16][31].ENA
reset => regs[16][30].ENA
reset => regs[16][29].ENA
reset => regs[16][28].ENA
reset => regs[16][27].ENA
reset => regs[16][26].ENA
reset => regs[16][25].ENA
reset => regs[16][24].ENA
reset => regs[16][23].ENA
reset => regs[16][22].ENA
reset => regs[16][21].ENA
reset => regs[16][20].ENA
reset => regs[16][19].ENA
reset => regs[16][18].ENA
reset => regs[16][17].ENA
reset => regs[16][16].ENA
reset => regs[16][15].ENA
reset => regs[16][14].ENA
reset => regs[16][13].ENA
reset => regs[16][12].ENA
reset => regs[16][11].ENA
reset => regs[16][10].ENA
reset => regs[16][9].ENA
reset => regs[16][8].ENA
reset => regs[16][7].ENA
reset => regs[16][6].ENA
reset => regs[16][5].ENA
reset => regs[16][4].ENA
reset => regs[16][3].ENA
reset => regs[16][2].ENA
reset => regs[16][1].ENA
reset => regs[16][0].ENA
reset => regs[15][31].ENA
reset => regs[15][30].ENA
reset => regs[15][29].ENA
reset => regs[15][28].ENA
reset => regs[15][27].ENA
reset => regs[15][26].ENA
reset => regs[15][25].ENA
reset => regs[15][24].ENA
reset => regs[15][23].ENA
reset => regs[15][22].ENA
reset => regs[15][21].ENA
reset => regs[15][20].ENA
reset => regs[15][19].ENA
reset => regs[15][18].ENA
reset => regs[15][17].ENA
reset => regs[15][16].ENA
reset => regs[15][15].ENA
reset => regs[15][14].ENA
reset => regs[15][13].ENA
reset => regs[15][12].ENA
reset => regs[15][11].ENA
reset => regs[15][10].ENA
reset => regs[15][9].ENA
reset => regs[15][8].ENA
reset => regs[15][7].ENA
reset => regs[15][6].ENA
reset => regs[15][5].ENA
reset => regs[15][4].ENA
reset => regs[15][3].ENA
reset => regs[15][2].ENA
reset => regs[15][1].ENA
reset => regs[15][0].ENA
reset => regs[14][31].ENA
reset => regs[14][30].ENA
reset => regs[14][29].ENA
reset => regs[14][28].ENA
reset => regs[14][27].ENA
reset => regs[14][26].ENA
reset => regs[14][25].ENA
reset => regs[14][24].ENA
reset => regs[14][23].ENA
reset => regs[14][22].ENA
reset => regs[14][21].ENA
reset => regs[14][20].ENA
reset => regs[14][19].ENA
reset => regs[14][18].ENA
reset => regs[14][17].ENA
reset => regs[14][16].ENA
reset => regs[14][15].ENA
reset => regs[14][14].ENA
reset => regs[14][13].ENA
reset => regs[14][12].ENA
reset => regs[14][11].ENA
reset => regs[14][10].ENA
reset => regs[14][9].ENA
reset => regs[14][8].ENA
reset => regs[14][7].ENA
reset => regs[14][6].ENA
reset => regs[14][5].ENA
reset => regs[14][4].ENA
reset => regs[14][3].ENA
reset => regs[14][2].ENA
reset => regs[14][1].ENA
reset => regs[14][0].ENA
reset => regs[13][31].ENA
reset => regs[13][30].ENA
reset => regs[13][29].ENA
reset => regs[13][28].ENA
reset => regs[13][27].ENA
reset => regs[13][26].ENA
reset => regs[13][25].ENA
reset => regs[13][24].ENA
reset => regs[13][23].ENA
reset => regs[13][22].ENA
reset => regs[13][21].ENA
reset => regs[13][20].ENA
reset => regs[13][19].ENA
reset => regs[13][18].ENA
reset => regs[13][17].ENA
reset => regs[13][16].ENA
reset => regs[13][15].ENA
reset => regs[13][14].ENA
reset => regs[13][13].ENA
reset => regs[13][12].ENA
reset => regs[13][11].ENA
reset => regs[13][10].ENA
reset => regs[13][9].ENA
reset => regs[13][8].ENA
reset => regs[13][7].ENA
reset => regs[13][6].ENA
reset => regs[13][5].ENA
reset => regs[13][4].ENA
reset => regs[13][3].ENA
reset => regs[13][2].ENA
reset => regs[13][1].ENA
reset => regs[13][0].ENA
reset => regs[12][31].ENA
reset => regs[12][30].ENA
reset => regs[12][29].ENA
reset => regs[12][28].ENA
reset => regs[12][27].ENA
reset => regs[12][26].ENA
reset => regs[12][25].ENA
reset => regs[12][24].ENA
reset => regs[12][23].ENA
reset => regs[12][22].ENA
reset => regs[12][21].ENA
reset => regs[12][20].ENA
reset => regs[12][19].ENA
reset => regs[12][18].ENA
reset => regs[12][17].ENA
reset => regs[12][16].ENA
reset => regs[12][15].ENA
reset => regs[12][14].ENA
reset => regs[12][13].ENA
reset => regs[12][12].ENA
reset => regs[12][11].ENA
reset => regs[12][10].ENA
reset => regs[12][9].ENA
reset => regs[12][8].ENA
reset => regs[12][7].ENA
reset => regs[12][6].ENA
reset => regs[12][5].ENA
reset => regs[12][4].ENA
reset => regs[12][3].ENA
reset => regs[12][2].ENA
reset => regs[12][1].ENA
reset => regs[12][0].ENA
reset => regs[11][31].ENA
reset => regs[11][30].ENA
reset => regs[11][29].ENA
reset => regs[11][28].ENA
reset => regs[11][27].ENA
reset => regs[11][26].ENA
reset => regs[11][25].ENA
reset => regs[11][24].ENA
reset => regs[11][23].ENA
reset => regs[11][22].ENA
reset => regs[11][21].ENA
reset => regs[11][20].ENA
reset => regs[11][19].ENA
reset => regs[11][18].ENA
reset => regs[11][17].ENA
reset => regs[11][16].ENA
reset => regs[11][15].ENA
reset => regs[11][14].ENA
reset => regs[11][13].ENA
reset => regs[11][12].ENA
reset => regs[11][11].ENA
reset => regs[11][10].ENA
reset => regs[11][9].ENA
reset => regs[11][8].ENA
reset => regs[11][7].ENA
reset => regs[11][6].ENA
reset => regs[11][5].ENA
reset => regs[11][4].ENA
reset => regs[11][3].ENA
reset => regs[11][2].ENA
reset => regs[11][1].ENA
reset => regs[11][0].ENA
reset => regs[10][31].ENA
reset => regs[10][30].ENA
reset => regs[10][29].ENA
reset => regs[10][28].ENA
reset => regs[10][27].ENA
reset => regs[10][26].ENA
reset => regs[10][25].ENA
reset => regs[10][24].ENA
reset => regs[10][23].ENA
reset => regs[10][22].ENA
reset => regs[10][21].ENA
reset => regs[10][20].ENA
reset => regs[10][19].ENA
reset => regs[10][18].ENA
reset => regs[10][17].ENA
reset => regs[10][16].ENA
reset => regs[10][15].ENA
reset => regs[10][14].ENA
reset => regs[10][13].ENA
reset => regs[10][12].ENA
reset => regs[10][11].ENA
reset => regs[10][10].ENA
reset => regs[10][9].ENA
reset => regs[10][8].ENA
reset => regs[10][7].ENA
reset => regs[10][6].ENA
reset => regs[10][5].ENA
reset => regs[10][4].ENA
reset => regs[10][3].ENA
reset => regs[10][2].ENA
reset => regs[10][1].ENA
reset => regs[10][0].ENA
reset => regs[9][31].ENA
reset => regs[9][30].ENA
reset => regs[9][29].ENA
reset => regs[9][28].ENA
reset => regs[9][27].ENA
reset => regs[9][26].ENA
reset => regs[9][25].ENA
reset => regs[9][24].ENA
reset => regs[9][23].ENA
reset => regs[9][22].ENA
reset => regs[9][21].ENA
reset => regs[9][20].ENA
reset => regs[9][19].ENA
reset => regs[9][18].ENA
reset => regs[9][17].ENA
reset => regs[9][16].ENA
reset => regs[9][15].ENA
reset => regs[9][14].ENA
reset => regs[9][13].ENA
reset => regs[9][12].ENA
reset => regs[9][11].ENA
reset => regs[9][10].ENA
reset => regs[9][9].ENA
reset => regs[9][8].ENA
reset => regs[9][7].ENA
reset => regs[9][6].ENA
reset => regs[9][5].ENA
reset => regs[9][4].ENA
reset => regs[9][3].ENA
reset => regs[9][2].ENA
reset => regs[9][1].ENA
reset => regs[9][0].ENA
reset => regs[8][31].ENA
reset => regs[8][30].ENA
reset => regs[8][29].ENA
reset => regs[8][28].ENA
reset => regs[8][27].ENA
reset => regs[8][26].ENA
reset => regs[8][25].ENA
reset => regs[8][24].ENA
reset => regs[8][23].ENA
reset => regs[8][22].ENA
reset => regs[8][21].ENA
reset => regs[8][20].ENA
reset => regs[8][19].ENA
reset => regs[8][18].ENA
reset => regs[8][17].ENA
reset => regs[8][16].ENA
reset => regs[8][15].ENA
reset => regs[8][14].ENA
reset => regs[8][13].ENA
reset => regs[8][12].ENA
reset => regs[8][11].ENA
reset => regs[8][10].ENA
reset => regs[8][9].ENA
reset => regs[8][8].ENA
reset => regs[8][7].ENA
reset => regs[8][6].ENA
reset => regs[8][5].ENA
reset => regs[8][4].ENA
reset => regs[8][3].ENA
reset => regs[8][2].ENA
reset => regs[8][1].ENA
reset => regs[8][0].ENA
reset => regs[7][31].ENA
reset => regs[7][30].ENA
reset => regs[7][29].ENA
reset => regs[7][28].ENA
reset => regs[7][27].ENA
reset => regs[7][26].ENA
reset => regs[7][25].ENA
reset => regs[7][24].ENA
reset => regs[7][23].ENA
reset => regs[7][22].ENA
reset => regs[7][21].ENA
reset => regs[7][20].ENA
reset => regs[7][19].ENA
reset => regs[7][18].ENA
reset => regs[7][17].ENA
reset => regs[7][16].ENA
reset => regs[7][15].ENA
reset => regs[7][14].ENA
reset => regs[7][13].ENA
reset => regs[7][12].ENA
reset => regs[7][11].ENA
reset => regs[7][10].ENA
reset => regs[7][9].ENA
reset => regs[7][8].ENA
reset => regs[7][7].ENA
reset => regs[7][6].ENA
reset => regs[7][5].ENA
reset => regs[7][4].ENA
reset => regs[7][3].ENA
reset => regs[7][2].ENA
reset => regs[7][1].ENA
reset => regs[7][0].ENA
reset => regs[6][31].ENA
reset => regs[6][30].ENA
reset => regs[6][29].ENA
reset => regs[6][28].ENA
reset => regs[6][27].ENA
reset => regs[6][26].ENA
reset => regs[6][25].ENA
reset => regs[6][24].ENA
reset => regs[6][23].ENA
reset => regs[6][22].ENA
reset => regs[6][21].ENA
reset => regs[6][20].ENA
reset => regs[6][19].ENA
reset => regs[6][18].ENA
reset => regs[6][17].ENA
reset => regs[6][16].ENA
reset => regs[6][15].ENA
reset => regs[6][14].ENA
reset => regs[6][13].ENA
reset => regs[6][12].ENA
reset => regs[6][11].ENA
reset => regs[6][10].ENA
reset => regs[6][9].ENA
reset => regs[6][8].ENA
reset => regs[6][7].ENA
reset => regs[6][6].ENA
reset => regs[6][5].ENA
reset => regs[6][4].ENA
reset => regs[6][3].ENA
reset => regs[6][2].ENA
reset => regs[6][1].ENA
reset => regs[6][0].ENA
reset => regs[5][31].ENA
reset => regs[5][30].ENA
reset => regs[5][29].ENA
reset => regs[5][28].ENA
reset => regs[5][27].ENA
reset => regs[5][26].ENA
reset => regs[5][25].ENA
reset => regs[5][24].ENA
reset => regs[5][23].ENA
reset => regs[5][22].ENA
reset => regs[5][21].ENA
reset => regs[5][20].ENA
reset => regs[5][19].ENA
reset => regs[5][18].ENA
reset => regs[5][17].ENA
reset => regs[5][16].ENA
reset => regs[5][15].ENA
reset => regs[5][14].ENA
reset => regs[5][13].ENA
reset => regs[5][12].ENA
reset => regs[5][11].ENA
reset => regs[5][10].ENA
reset => regs[5][9].ENA
reset => regs[5][8].ENA
reset => regs[5][7].ENA
reset => regs[5][6].ENA
reset => regs[5][5].ENA
reset => regs[5][4].ENA
reset => regs[5][3].ENA
reset => regs[5][2].ENA
reset => regs[5][1].ENA
reset => regs[5][0].ENA
reset => regs[4][31].ENA
reset => regs[4][30].ENA
reset => regs[4][29].ENA
reset => regs[4][28].ENA
reset => regs[4][27].ENA
reset => regs[4][26].ENA
reset => regs[4][25].ENA
reset => regs[4][24].ENA
reset => regs[4][23].ENA
reset => regs[4][22].ENA
reset => regs[4][21].ENA
reset => regs[4][20].ENA
reset => regs[4][19].ENA
reset => regs[4][18].ENA
reset => regs[4][17].ENA
reset => regs[4][16].ENA
reset => regs[4][15].ENA
reset => regs[4][14].ENA
reset => regs[4][13].ENA
reset => regs[4][12].ENA
reset => regs[4][11].ENA
reset => regs[4][10].ENA
reset => regs[4][9].ENA
reset => regs[4][8].ENA
reset => regs[4][7].ENA
reset => regs[4][6].ENA
reset => regs[4][5].ENA
reset => regs[4][4].ENA
reset => regs[4][3].ENA
reset => regs[4][2].ENA
reset => regs[4][1].ENA
reset => regs[4][0].ENA
reset => regs[3][31].ENA
reset => regs[3][30].ENA
reset => regs[3][29].ENA
reset => regs[3][28].ENA
reset => regs[3][27].ENA
reset => regs[3][26].ENA
reset => regs[3][25].ENA
reset => regs[3][24].ENA
reset => regs[3][23].ENA
reset => regs[3][22].ENA
reset => regs[3][21].ENA
reset => regs[3][20].ENA
reset => regs[3][19].ENA
reset => regs[3][18].ENA
reset => regs[3][17].ENA
reset => regs[3][16].ENA
reset => regs[3][15].ENA
reset => regs[3][14].ENA
reset => regs[3][13].ENA
reset => regs[3][12].ENA
reset => regs[3][11].ENA
reset => regs[3][10].ENA
reset => regs[3][9].ENA
reset => regs[3][8].ENA
reset => regs[3][7].ENA
reset => regs[3][6].ENA
reset => regs[3][5].ENA
reset => regs[3][4].ENA
reset => regs[3][3].ENA
reset => regs[3][2].ENA
reset => regs[3][1].ENA
reset => regs[3][0].ENA
reset => regs[2][31].ENA
reset => regs[2][30].ENA
reset => regs[2][29].ENA
reset => regs[2][28].ENA
reset => regs[2][27].ENA
reset => regs[2][26].ENA
reset => regs[2][25].ENA
reset => regs[2][24].ENA
reset => regs[2][23].ENA
reset => regs[2][22].ENA
reset => regs[2][21].ENA
reset => regs[2][20].ENA
reset => regs[2][19].ENA
reset => regs[2][18].ENA
reset => regs[2][17].ENA
reset => regs[2][16].ENA
reset => regs[2][15].ENA
reset => regs[2][14].ENA
reset => regs[2][13].ENA
reset => regs[2][12].ENA
reset => regs[2][11].ENA
reset => regs[2][10].ENA
reset => regs[2][9].ENA
reset => regs[2][8].ENA
reset => regs[2][7].ENA
reset => regs[2][6].ENA
reset => regs[2][5].ENA
reset => regs[2][4].ENA
reset => regs[2][3].ENA
reset => regs[2][2].ENA
reset => regs[2][1].ENA
reset => regs[2][0].ENA
reset => regs[1][31].ENA
reset => regs[1][30].ENA
reset => regs[1][29].ENA
reset => regs[1][28].ENA
reset => regs[1][27].ENA
reset => regs[1][26].ENA
reset => regs[1][25].ENA
reset => regs[1][24].ENA
reset => regs[1][23].ENA
reset => regs[1][22].ENA
reset => regs[1][21].ENA
reset => regs[1][20].ENA
reset => regs[1][19].ENA
reset => regs[1][18].ENA
reset => regs[1][17].ENA
reset => regs[1][16].ENA
reset => regs[1][15].ENA
reset => regs[1][14].ENA
reset => regs[1][13].ENA
reset => regs[1][12].ENA
reset => regs[1][11].ENA
reset => regs[1][10].ENA
reset => regs[1][9].ENA
reset => regs[1][8].ENA
reset => regs[1][7].ENA
reset => regs[1][6].ENA
reset => regs[1][5].ENA
reset => regs[1][4].ENA
reset => regs[1][3].ENA
reset => regs[1][2].ENA
reset => regs[1][1].ENA
reset => regs[1][0].ENA
reset => regs[0][31].ENA
reset => regs[0][30].ENA
reset => regs[0][29].ENA
reset => regs[0][28].ENA
reset => regs[0][27].ENA
reset => regs[0][26].ENA
reset => regs[0][25].ENA
reset => regs[0][24].ENA
reset => regs[0][23].ENA
reset => regs[0][22].ENA
reset => regs[0][21].ENA
reset => regs[0][20].ENA
reset => regs[0][19].ENA
reset => regs[0][18].ENA
reset => regs[0][17].ENA
reset => regs[0][16].ENA
reset => regs[0][15].ENA
reset => regs[0][14].ENA
reset => regs[0][13].ENA
reset => regs[0][12].ENA
reset => regs[0][11].ENA
reset => regs[0][10].ENA
reset => regs[0][9].ENA
reset => regs[0][8].ENA
reset => regs[0][7].ENA
reset => regs[0][6].ENA
reset => regs[0][5].ENA
reset => regs[0][4].ENA
reset => regs[0][3].ENA
reset => regs[0][2].ENA
reset => regs[0][1].ENA
reset => regs[0][0].ENA
RS[0] => Mux32.IN4
RS[0] => Mux33.IN4
RS[0] => Mux34.IN4
RS[0] => Mux35.IN4
RS[0] => Mux36.IN4
RS[0] => Mux37.IN4
RS[0] => Mux38.IN4
RS[0] => Mux39.IN4
RS[0] => Mux40.IN4
RS[0] => Mux41.IN4
RS[0] => Mux42.IN4
RS[0] => Mux43.IN4
RS[0] => Mux44.IN4
RS[0] => Mux45.IN4
RS[0] => Mux46.IN4
RS[0] => Mux47.IN4
RS[0] => Mux48.IN4
RS[0] => Mux49.IN4
RS[0] => Mux50.IN4
RS[0] => Mux51.IN4
RS[0] => Mux52.IN4
RS[0] => Mux53.IN4
RS[0] => Mux54.IN4
RS[0] => Mux55.IN4
RS[0] => Mux56.IN4
RS[0] => Mux57.IN4
RS[0] => Mux58.IN4
RS[0] => Mux59.IN4
RS[0] => Mux60.IN4
RS[0] => Mux61.IN4
RS[0] => Mux62.IN4
RS[0] => Mux63.IN4
RS[1] => Mux32.IN3
RS[1] => Mux33.IN3
RS[1] => Mux34.IN3
RS[1] => Mux35.IN3
RS[1] => Mux36.IN3
RS[1] => Mux37.IN3
RS[1] => Mux38.IN3
RS[1] => Mux39.IN3
RS[1] => Mux40.IN3
RS[1] => Mux41.IN3
RS[1] => Mux42.IN3
RS[1] => Mux43.IN3
RS[1] => Mux44.IN3
RS[1] => Mux45.IN3
RS[1] => Mux46.IN3
RS[1] => Mux47.IN3
RS[1] => Mux48.IN3
RS[1] => Mux49.IN3
RS[1] => Mux50.IN3
RS[1] => Mux51.IN3
RS[1] => Mux52.IN3
RS[1] => Mux53.IN3
RS[1] => Mux54.IN3
RS[1] => Mux55.IN3
RS[1] => Mux56.IN3
RS[1] => Mux57.IN3
RS[1] => Mux58.IN3
RS[1] => Mux59.IN3
RS[1] => Mux60.IN3
RS[1] => Mux61.IN3
RS[1] => Mux62.IN3
RS[1] => Mux63.IN3
RS[2] => Mux32.IN2
RS[2] => Mux33.IN2
RS[2] => Mux34.IN2
RS[2] => Mux35.IN2
RS[2] => Mux36.IN2
RS[2] => Mux37.IN2
RS[2] => Mux38.IN2
RS[2] => Mux39.IN2
RS[2] => Mux40.IN2
RS[2] => Mux41.IN2
RS[2] => Mux42.IN2
RS[2] => Mux43.IN2
RS[2] => Mux44.IN2
RS[2] => Mux45.IN2
RS[2] => Mux46.IN2
RS[2] => Mux47.IN2
RS[2] => Mux48.IN2
RS[2] => Mux49.IN2
RS[2] => Mux50.IN2
RS[2] => Mux51.IN2
RS[2] => Mux52.IN2
RS[2] => Mux53.IN2
RS[2] => Mux54.IN2
RS[2] => Mux55.IN2
RS[2] => Mux56.IN2
RS[2] => Mux57.IN2
RS[2] => Mux58.IN2
RS[2] => Mux59.IN2
RS[2] => Mux60.IN2
RS[2] => Mux61.IN2
RS[2] => Mux62.IN2
RS[2] => Mux63.IN2
RS[3] => Mux32.IN1
RS[3] => Mux33.IN1
RS[3] => Mux34.IN1
RS[3] => Mux35.IN1
RS[3] => Mux36.IN1
RS[3] => Mux37.IN1
RS[3] => Mux38.IN1
RS[3] => Mux39.IN1
RS[3] => Mux40.IN1
RS[3] => Mux41.IN1
RS[3] => Mux42.IN1
RS[3] => Mux43.IN1
RS[3] => Mux44.IN1
RS[3] => Mux45.IN1
RS[3] => Mux46.IN1
RS[3] => Mux47.IN1
RS[3] => Mux48.IN1
RS[3] => Mux49.IN1
RS[3] => Mux50.IN1
RS[3] => Mux51.IN1
RS[3] => Mux52.IN1
RS[3] => Mux53.IN1
RS[3] => Mux54.IN1
RS[3] => Mux55.IN1
RS[3] => Mux56.IN1
RS[3] => Mux57.IN1
RS[3] => Mux58.IN1
RS[3] => Mux59.IN1
RS[3] => Mux60.IN1
RS[3] => Mux61.IN1
RS[3] => Mux62.IN1
RS[3] => Mux63.IN1
RS[4] => Mux32.IN0
RS[4] => Mux33.IN0
RS[4] => Mux34.IN0
RS[4] => Mux35.IN0
RS[4] => Mux36.IN0
RS[4] => Mux37.IN0
RS[4] => Mux38.IN0
RS[4] => Mux39.IN0
RS[4] => Mux40.IN0
RS[4] => Mux41.IN0
RS[4] => Mux42.IN0
RS[4] => Mux43.IN0
RS[4] => Mux44.IN0
RS[4] => Mux45.IN0
RS[4] => Mux46.IN0
RS[4] => Mux47.IN0
RS[4] => Mux48.IN0
RS[4] => Mux49.IN0
RS[4] => Mux50.IN0
RS[4] => Mux51.IN0
RS[4] => Mux52.IN0
RS[4] => Mux53.IN0
RS[4] => Mux54.IN0
RS[4] => Mux55.IN0
RS[4] => Mux56.IN0
RS[4] => Mux57.IN0
RS[4] => Mux58.IN0
RS[4] => Mux59.IN0
RS[4] => Mux60.IN0
RS[4] => Mux61.IN0
RS[4] => Mux62.IN0
RS[4] => Mux63.IN0
RT[0] => Mux64.IN4
RT[0] => Mux65.IN4
RT[0] => Mux66.IN4
RT[0] => Mux67.IN4
RT[0] => Mux68.IN4
RT[0] => Mux69.IN4
RT[0] => Mux70.IN4
RT[0] => Mux71.IN4
RT[0] => Mux72.IN4
RT[0] => Mux73.IN4
RT[0] => Mux74.IN4
RT[0] => Mux75.IN4
RT[0] => Mux76.IN4
RT[0] => Mux77.IN4
RT[0] => Mux78.IN4
RT[0] => Mux79.IN4
RT[0] => Mux80.IN4
RT[0] => Mux81.IN4
RT[0] => Mux82.IN4
RT[0] => Mux83.IN4
RT[0] => Mux84.IN4
RT[0] => Mux85.IN4
RT[0] => Mux86.IN4
RT[0] => Mux87.IN4
RT[0] => Mux88.IN4
RT[0] => Mux89.IN4
RT[0] => Mux90.IN4
RT[0] => Mux91.IN4
RT[0] => Mux92.IN4
RT[0] => Mux93.IN4
RT[0] => Mux94.IN4
RT[0] => Mux95.IN4
RT[1] => Mux64.IN3
RT[1] => Mux65.IN3
RT[1] => Mux66.IN3
RT[1] => Mux67.IN3
RT[1] => Mux68.IN3
RT[1] => Mux69.IN3
RT[1] => Mux70.IN3
RT[1] => Mux71.IN3
RT[1] => Mux72.IN3
RT[1] => Mux73.IN3
RT[1] => Mux74.IN3
RT[1] => Mux75.IN3
RT[1] => Mux76.IN3
RT[1] => Mux77.IN3
RT[1] => Mux78.IN3
RT[1] => Mux79.IN3
RT[1] => Mux80.IN3
RT[1] => Mux81.IN3
RT[1] => Mux82.IN3
RT[1] => Mux83.IN3
RT[1] => Mux84.IN3
RT[1] => Mux85.IN3
RT[1] => Mux86.IN3
RT[1] => Mux87.IN3
RT[1] => Mux88.IN3
RT[1] => Mux89.IN3
RT[1] => Mux90.IN3
RT[1] => Mux91.IN3
RT[1] => Mux92.IN3
RT[1] => Mux93.IN3
RT[1] => Mux94.IN3
RT[1] => Mux95.IN3
RT[2] => Mux64.IN2
RT[2] => Mux65.IN2
RT[2] => Mux66.IN2
RT[2] => Mux67.IN2
RT[2] => Mux68.IN2
RT[2] => Mux69.IN2
RT[2] => Mux70.IN2
RT[2] => Mux71.IN2
RT[2] => Mux72.IN2
RT[2] => Mux73.IN2
RT[2] => Mux74.IN2
RT[2] => Mux75.IN2
RT[2] => Mux76.IN2
RT[2] => Mux77.IN2
RT[2] => Mux78.IN2
RT[2] => Mux79.IN2
RT[2] => Mux80.IN2
RT[2] => Mux81.IN2
RT[2] => Mux82.IN2
RT[2] => Mux83.IN2
RT[2] => Mux84.IN2
RT[2] => Mux85.IN2
RT[2] => Mux86.IN2
RT[2] => Mux87.IN2
RT[2] => Mux88.IN2
RT[2] => Mux89.IN2
RT[2] => Mux90.IN2
RT[2] => Mux91.IN2
RT[2] => Mux92.IN2
RT[2] => Mux93.IN2
RT[2] => Mux94.IN2
RT[2] => Mux95.IN2
RT[3] => Mux64.IN1
RT[3] => Mux65.IN1
RT[3] => Mux66.IN1
RT[3] => Mux67.IN1
RT[3] => Mux68.IN1
RT[3] => Mux69.IN1
RT[3] => Mux70.IN1
RT[3] => Mux71.IN1
RT[3] => Mux72.IN1
RT[3] => Mux73.IN1
RT[3] => Mux74.IN1
RT[3] => Mux75.IN1
RT[3] => Mux76.IN1
RT[3] => Mux77.IN1
RT[3] => Mux78.IN1
RT[3] => Mux79.IN1
RT[3] => Mux80.IN1
RT[3] => Mux81.IN1
RT[3] => Mux82.IN1
RT[3] => Mux83.IN1
RT[3] => Mux84.IN1
RT[3] => Mux85.IN1
RT[3] => Mux86.IN1
RT[3] => Mux87.IN1
RT[3] => Mux88.IN1
RT[3] => Mux89.IN1
RT[3] => Mux90.IN1
RT[3] => Mux91.IN1
RT[3] => Mux92.IN1
RT[3] => Mux93.IN1
RT[3] => Mux94.IN1
RT[3] => Mux95.IN1
RT[4] => Mux64.IN0
RT[4] => Mux65.IN0
RT[4] => Mux66.IN0
RT[4] => Mux67.IN0
RT[4] => Mux68.IN0
RT[4] => Mux69.IN0
RT[4] => Mux70.IN0
RT[4] => Mux71.IN0
RT[4] => Mux72.IN0
RT[4] => Mux73.IN0
RT[4] => Mux74.IN0
RT[4] => Mux75.IN0
RT[4] => Mux76.IN0
RT[4] => Mux77.IN0
RT[4] => Mux78.IN0
RT[4] => Mux79.IN0
RT[4] => Mux80.IN0
RT[4] => Mux81.IN0
RT[4] => Mux82.IN0
RT[4] => Mux83.IN0
RT[4] => Mux84.IN0
RT[4] => Mux85.IN0
RT[4] => Mux86.IN0
RT[4] => Mux87.IN0
RT[4] => Mux88.IN0
RT[4] => Mux89.IN0
RT[4] => Mux90.IN0
RT[4] => Mux91.IN0
RT[4] => Mux92.IN0
RT[4] => Mux93.IN0
RT[4] => Mux94.IN0
RT[4] => Mux95.IN0
RD[0] => Mux0.IN4
RD[0] => Mux1.IN4
RD[0] => Mux2.IN4
RD[0] => Mux3.IN4
RD[0] => Mux4.IN4
RD[0] => Mux5.IN4
RD[0] => Mux6.IN4
RD[0] => Mux7.IN4
RD[0] => Mux8.IN4
RD[0] => Mux9.IN4
RD[0] => Mux10.IN4
RD[0] => Mux11.IN4
RD[0] => Mux12.IN4
RD[0] => Mux13.IN4
RD[0] => Mux14.IN4
RD[0] => Mux15.IN4
RD[0] => Mux16.IN4
RD[0] => Mux17.IN4
RD[0] => Mux18.IN4
RD[0] => Mux19.IN4
RD[0] => Mux20.IN4
RD[0] => Mux21.IN4
RD[0] => Mux22.IN4
RD[0] => Mux23.IN4
RD[0] => Mux24.IN4
RD[0] => Mux25.IN4
RD[0] => Mux26.IN4
RD[0] => Mux27.IN4
RD[0] => Mux28.IN4
RD[0] => Mux29.IN4
RD[0] => Mux30.IN4
RD[0] => Mux31.IN4
RD[0] => Decoder0.IN4
RD[1] => Mux0.IN3
RD[1] => Mux1.IN3
RD[1] => Mux2.IN3
RD[1] => Mux3.IN3
RD[1] => Mux4.IN3
RD[1] => Mux5.IN3
RD[1] => Mux6.IN3
RD[1] => Mux7.IN3
RD[1] => Mux8.IN3
RD[1] => Mux9.IN3
RD[1] => Mux10.IN3
RD[1] => Mux11.IN3
RD[1] => Mux12.IN3
RD[1] => Mux13.IN3
RD[1] => Mux14.IN3
RD[1] => Mux15.IN3
RD[1] => Mux16.IN3
RD[1] => Mux17.IN3
RD[1] => Mux18.IN3
RD[1] => Mux19.IN3
RD[1] => Mux20.IN3
RD[1] => Mux21.IN3
RD[1] => Mux22.IN3
RD[1] => Mux23.IN3
RD[1] => Mux24.IN3
RD[1] => Mux25.IN3
RD[1] => Mux26.IN3
RD[1] => Mux27.IN3
RD[1] => Mux28.IN3
RD[1] => Mux29.IN3
RD[1] => Mux30.IN3
RD[1] => Mux31.IN3
RD[1] => Decoder0.IN3
RD[2] => Mux0.IN2
RD[2] => Mux1.IN2
RD[2] => Mux2.IN2
RD[2] => Mux3.IN2
RD[2] => Mux4.IN2
RD[2] => Mux5.IN2
RD[2] => Mux6.IN2
RD[2] => Mux7.IN2
RD[2] => Mux8.IN2
RD[2] => Mux9.IN2
RD[2] => Mux10.IN2
RD[2] => Mux11.IN2
RD[2] => Mux12.IN2
RD[2] => Mux13.IN2
RD[2] => Mux14.IN2
RD[2] => Mux15.IN2
RD[2] => Mux16.IN2
RD[2] => Mux17.IN2
RD[2] => Mux18.IN2
RD[2] => Mux19.IN2
RD[2] => Mux20.IN2
RD[2] => Mux21.IN2
RD[2] => Mux22.IN2
RD[2] => Mux23.IN2
RD[2] => Mux24.IN2
RD[2] => Mux25.IN2
RD[2] => Mux26.IN2
RD[2] => Mux27.IN2
RD[2] => Mux28.IN2
RD[2] => Mux29.IN2
RD[2] => Mux30.IN2
RD[2] => Mux31.IN2
RD[2] => Decoder0.IN2
RD[3] => Mux0.IN1
RD[3] => Mux1.IN1
RD[3] => Mux2.IN1
RD[3] => Mux3.IN1
RD[3] => Mux4.IN1
RD[3] => Mux5.IN1
RD[3] => Mux6.IN1
RD[3] => Mux7.IN1
RD[3] => Mux8.IN1
RD[3] => Mux9.IN1
RD[3] => Mux10.IN1
RD[3] => Mux11.IN1
RD[3] => Mux12.IN1
RD[3] => Mux13.IN1
RD[3] => Mux14.IN1
RD[3] => Mux15.IN1
RD[3] => Mux16.IN1
RD[3] => Mux17.IN1
RD[3] => Mux18.IN1
RD[3] => Mux19.IN1
RD[3] => Mux20.IN1
RD[3] => Mux21.IN1
RD[3] => Mux22.IN1
RD[3] => Mux23.IN1
RD[3] => Mux24.IN1
RD[3] => Mux25.IN1
RD[3] => Mux26.IN1
RD[3] => Mux27.IN1
RD[3] => Mux28.IN1
RD[3] => Mux29.IN1
RD[3] => Mux30.IN1
RD[3] => Mux31.IN1
RD[3] => Decoder0.IN1
RD[4] => Mux0.IN0
RD[4] => Mux1.IN0
RD[4] => Mux2.IN0
RD[4] => Mux3.IN0
RD[4] => Mux4.IN0
RD[4] => Mux5.IN0
RD[4] => Mux6.IN0
RD[4] => Mux7.IN0
RD[4] => Mux8.IN0
RD[4] => Mux9.IN0
RD[4] => Mux10.IN0
RD[4] => Mux11.IN0
RD[4] => Mux12.IN0
RD[4] => Mux13.IN0
RD[4] => Mux14.IN0
RD[4] => Mux15.IN0
RD[4] => Mux16.IN0
RD[4] => Mux17.IN0
RD[4] => Mux18.IN0
RD[4] => Mux19.IN0
RD[4] => Mux20.IN0
RD[4] => Mux21.IN0
RD[4] => Mux22.IN0
RD[4] => Mux23.IN0
RD[4] => Mux24.IN0
RD[4] => Mux25.IN0
RD[4] => Mux26.IN0
RD[4] => Mux27.IN0
RD[4] => Mux28.IN0
RD[4] => Mux29.IN0
RD[4] => Mux30.IN0
RD[4] => Mux31.IN0
RD[4] => Decoder0.IN0
dadosEscrita[0] => regs.DATAB
dadosEscrita[1] => regs.DATAB
dadosEscrita[2] => regs.DATAB
dadosEscrita[3] => regs.DATAB
dadosEscrita[4] => regs.DATAB
dadosEscrita[5] => regs.DATAB
dadosEscrita[6] => regs.DATAB
dadosEscrita[7] => regs.DATAB
dadosEscrita[8] => regs.DATAB
dadosEscrita[9] => regs.DATAB
dadosEscrita[10] => regs.DATAB
dadosEscrita[11] => regs.DATAB
dadosEscrita[12] => regs.DATAB
dadosEscrita[13] => regs.DATAB
dadosEscrita[14] => regs.DATAB
dadosEscrita[15] => regs.DATAB
dadosEscrita[16] => regs.DATAB
dadosEscrita[17] => regs.DATAB
dadosEscrita[18] => regs.DATAB
dadosEscrita[19] => regs.DATAB
dadosEscrita[20] => regs.DATAB
dadosEscrita[21] => regs.DATAB
dadosEscrita[22] => regs.DATAB
dadosEscrita[23] => regs.DATAB
dadosEscrita[24] => regs.DATAB
dadosEscrita[25] => regs.DATAB
dadosEscrita[26] => regs.DATAB
dadosEscrita[27] => regs.DATAB
dadosEscrita[28] => regs.DATAB
dadosEscrita[29] => regs.DATAB
dadosEscrita[30] => regs.DATAB
dadosEscrita[31] => regs.DATAB
leituraRS[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
leituraRS[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
leituraRT[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|iZero|multiplexador_escrita_br:inst8
entrada_dados[0] => Mux31.IN1
entrada_dados[1] => Mux30.IN1
entrada_dados[2] => Mux29.IN1
entrada_dados[3] => Mux28.IN1
entrada_dados[4] => Mux27.IN1
entrada_dados[5] => Mux26.IN1
entrada_dados[6] => Mux25.IN1
entrada_dados[7] => Mux24.IN1
entrada_dados[8] => Mux23.IN1
entrada_dados[9] => Mux22.IN1
entrada_dados[10] => Mux21.IN1
entrada_dados[11] => Mux20.IN1
entrada_dados[12] => Mux19.IN1
entrada_dados[13] => Mux18.IN1
entrada_dados[14] => Mux17.IN1
entrada_dados[15] => Mux16.IN1
entrada_dados[16] => Mux15.IN1
entrada_dados[17] => Mux14.IN1
entrada_dados[18] => Mux13.IN1
entrada_dados[19] => Mux12.IN1
entrada_dados[20] => Mux11.IN1
entrada_dados[21] => Mux10.IN1
entrada_dados[22] => Mux9.IN1
entrada_dados[23] => Mux8.IN1
entrada_dados[24] => Mux7.IN1
entrada_dados[25] => Mux6.IN1
entrada_dados[26] => Mux5.IN1
entrada_dados[27] => Mux4.IN1
entrada_dados[28] => Mux3.IN1
entrada_dados[29] => Mux2.IN1
entrada_dados[30] => Mux1.IN1
entrada_dados[31] => Mux0.IN1
memoria_dados[0] => Mux31.IN2
memoria_dados[1] => Mux30.IN2
memoria_dados[2] => Mux29.IN2
memoria_dados[3] => Mux28.IN2
memoria_dados[4] => Mux27.IN2
memoria_dados[5] => Mux26.IN2
memoria_dados[6] => Mux25.IN2
memoria_dados[7] => Mux24.IN2
memoria_dados[8] => Mux23.IN2
memoria_dados[9] => Mux22.IN2
memoria_dados[10] => Mux21.IN2
memoria_dados[11] => Mux20.IN2
memoria_dados[12] => Mux19.IN2
memoria_dados[13] => Mux18.IN2
memoria_dados[14] => Mux17.IN2
memoria_dados[15] => Mux16.IN2
memoria_dados[16] => Mux15.IN2
memoria_dados[17] => Mux14.IN2
memoria_dados[18] => Mux13.IN2
memoria_dados[19] => Mux12.IN2
memoria_dados[20] => Mux11.IN2
memoria_dados[21] => Mux10.IN2
memoria_dados[22] => Mux9.IN2
memoria_dados[23] => Mux8.IN2
memoria_dados[24] => Mux7.IN2
memoria_dados[25] => Mux6.IN2
memoria_dados[26] => Mux5.IN2
memoria_dados[27] => Mux4.IN2
memoria_dados[28] => Mux3.IN2
memoria_dados[29] => Mux2.IN2
memoria_dados[30] => Mux1.IN2
memoria_dados[31] => Mux0.IN2
ULA[0] => Mux31.IN3
ULA[1] => Mux30.IN3
ULA[2] => Mux29.IN3
ULA[3] => Mux28.IN3
ULA[4] => Mux27.IN3
ULA[5] => Mux26.IN3
ULA[6] => Mux25.IN3
ULA[7] => Mux24.IN3
ULA[8] => Mux23.IN3
ULA[9] => Mux22.IN3
ULA[10] => Mux21.IN3
ULA[11] => Mux20.IN3
ULA[12] => Mux19.IN3
ULA[13] => Mux18.IN3
ULA[14] => Mux17.IN3
ULA[15] => Mux16.IN3
ULA[16] => Mux15.IN3
ULA[17] => Mux14.IN3
ULA[18] => Mux13.IN3
ULA[19] => Mux12.IN3
ULA[20] => Mux11.IN3
ULA[21] => Mux10.IN3
ULA[22] => Mux9.IN3
ULA[23] => Mux8.IN3
ULA[24] => Mux7.IN3
ULA[25] => Mux6.IN3
ULA[26] => Mux5.IN3
ULA[27] => Mux4.IN3
ULA[28] => Mux3.IN3
ULA[29] => Mux2.IN3
ULA[30] => Mux1.IN3
ULA[31] => Mux0.IN3
PC[0] => Add0.IN52
PC[1] => Add0.IN51
PC[2] => Add0.IN50
PC[3] => Add0.IN49
PC[4] => Add0.IN48
PC[5] => Add0.IN47
PC[6] => Add0.IN46
PC[7] => Add0.IN45
PC[8] => Add0.IN44
PC[9] => Add0.IN43
PC[10] => Add0.IN42
PC[11] => Add0.IN41
PC[12] => Add0.IN40
PC[13] => Add0.IN39
PC[14] => Add0.IN38
PC[15] => Add0.IN37
PC[16] => Add0.IN36
PC[17] => Add0.IN35
PC[18] => Add0.IN34
PC[19] => Add0.IN33
PC[20] => Add0.IN32
PC[21] => Add0.IN31
PC[22] => Add0.IN30
PC[23] => Add0.IN29
PC[24] => Add0.IN28
PC[25] => Add0.IN27
ctrl_mux_escrita_br[0] => Mux0.IN5
ctrl_mux_escrita_br[0] => Mux1.IN5
ctrl_mux_escrita_br[0] => Mux2.IN5
ctrl_mux_escrita_br[0] => Mux3.IN5
ctrl_mux_escrita_br[0] => Mux4.IN5
ctrl_mux_escrita_br[0] => Mux5.IN5
ctrl_mux_escrita_br[0] => Mux6.IN5
ctrl_mux_escrita_br[0] => Mux7.IN5
ctrl_mux_escrita_br[0] => Mux8.IN5
ctrl_mux_escrita_br[0] => Mux9.IN5
ctrl_mux_escrita_br[0] => Mux10.IN5
ctrl_mux_escrita_br[0] => Mux11.IN5
ctrl_mux_escrita_br[0] => Mux12.IN5
ctrl_mux_escrita_br[0] => Mux13.IN5
ctrl_mux_escrita_br[0] => Mux14.IN5
ctrl_mux_escrita_br[0] => Mux15.IN5
ctrl_mux_escrita_br[0] => Mux16.IN5
ctrl_mux_escrita_br[0] => Mux17.IN5
ctrl_mux_escrita_br[0] => Mux18.IN5
ctrl_mux_escrita_br[0] => Mux19.IN5
ctrl_mux_escrita_br[0] => Mux20.IN5
ctrl_mux_escrita_br[0] => Mux21.IN5
ctrl_mux_escrita_br[0] => Mux22.IN5
ctrl_mux_escrita_br[0] => Mux23.IN5
ctrl_mux_escrita_br[0] => Mux24.IN5
ctrl_mux_escrita_br[0] => Mux25.IN5
ctrl_mux_escrita_br[0] => Mux26.IN5
ctrl_mux_escrita_br[0] => Mux27.IN5
ctrl_mux_escrita_br[0] => Mux28.IN5
ctrl_mux_escrita_br[0] => Mux29.IN5
ctrl_mux_escrita_br[0] => Mux30.IN5
ctrl_mux_escrita_br[0] => Mux31.IN5
ctrl_mux_escrita_br[1] => Mux0.IN4
ctrl_mux_escrita_br[1] => Mux1.IN4
ctrl_mux_escrita_br[1] => Mux2.IN4
ctrl_mux_escrita_br[1] => Mux3.IN4
ctrl_mux_escrita_br[1] => Mux4.IN4
ctrl_mux_escrita_br[1] => Mux5.IN4
ctrl_mux_escrita_br[1] => Mux6.IN4
ctrl_mux_escrita_br[1] => Mux7.IN4
ctrl_mux_escrita_br[1] => Mux8.IN4
ctrl_mux_escrita_br[1] => Mux9.IN4
ctrl_mux_escrita_br[1] => Mux10.IN4
ctrl_mux_escrita_br[1] => Mux11.IN4
ctrl_mux_escrita_br[1] => Mux12.IN4
ctrl_mux_escrita_br[1] => Mux13.IN4
ctrl_mux_escrita_br[1] => Mux14.IN4
ctrl_mux_escrita_br[1] => Mux15.IN4
ctrl_mux_escrita_br[1] => Mux16.IN4
ctrl_mux_escrita_br[1] => Mux17.IN4
ctrl_mux_escrita_br[1] => Mux18.IN4
ctrl_mux_escrita_br[1] => Mux19.IN4
ctrl_mux_escrita_br[1] => Mux20.IN4
ctrl_mux_escrita_br[1] => Mux21.IN4
ctrl_mux_escrita_br[1] => Mux22.IN4
ctrl_mux_escrita_br[1] => Mux23.IN4
ctrl_mux_escrita_br[1] => Mux24.IN4
ctrl_mux_escrita_br[1] => Mux25.IN4
ctrl_mux_escrita_br[1] => Mux26.IN4
ctrl_mux_escrita_br[1] => Mux27.IN4
ctrl_mux_escrita_br[1] => Mux28.IN4
ctrl_mux_escrita_br[1] => Mux29.IN4
ctrl_mux_escrita_br[1] => Mux30.IN4
ctrl_mux_escrita_br[1] => Mux31.IN4
dadoEscrito[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dadoEscrito[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|iZero|entrada_de_dados:inst27
chaves[0] => dado[0].DATAIN
chaves[1] => dado[1].DATAIN
chaves[2] => dado[2].DATAIN
chaves[3] => dado[3].DATAIN
chaves[4] => dado[4].DATAIN
chaves[5] => dado[5].DATAIN
chaves[6] => dado[6].DATAIN
chaves[7] => dado[7].DATAIN
chaves[7] => dado[31].DATAIN
chaves[7] => dado[30].DATAIN
chaves[7] => dado[29].DATAIN
chaves[7] => dado[28].DATAIN
chaves[7] => dado[27].DATAIN
chaves[7] => dado[26].DATAIN
chaves[7] => dado[25].DATAIN
chaves[7] => dado[24].DATAIN
chaves[7] => dado[23].DATAIN
chaves[7] => dado[22].DATAIN
chaves[7] => dado[21].DATAIN
chaves[7] => dado[20].DATAIN
chaves[7] => dado[19].DATAIN
chaves[7] => dado[18].DATAIN
chaves[7] => dado[17].DATAIN
chaves[7] => dado[16].DATAIN
chaves[7] => dado[15].DATAIN
chaves[7] => dado[14].DATAIN
chaves[7] => dado[13].DATAIN
chaves[7] => dado[12].DATAIN
chaves[7] => dado[11].DATAIN
chaves[7] => dado[10].DATAIN
chaves[7] => dado[9].DATAIN
chaves[7] => dado[8].DATAIN
dado[0] <= chaves[0].DB_MAX_OUTPUT_PORT_TYPE
dado[1] <= chaves[1].DB_MAX_OUTPUT_PORT_TYPE
dado[2] <= chaves[2].DB_MAX_OUTPUT_PORT_TYPE
dado[3] <= chaves[3].DB_MAX_OUTPUT_PORT_TYPE
dado[4] <= chaves[4].DB_MAX_OUTPUT_PORT_TYPE
dado[5] <= chaves[5].DB_MAX_OUTPUT_PORT_TYPE
dado[6] <= chaves[6].DB_MAX_OUTPUT_PORT_TYPE
dado[7] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[8] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[9] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[10] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[11] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[12] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[13] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[14] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[15] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[16] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[17] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[18] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[19] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[20] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[21] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[22] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[23] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[24] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[25] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[26] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[27] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[28] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[29] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[30] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE
dado[31] <= chaves[7].DB_MAX_OUTPUT_PORT_TYPE


|iZero|memoria_de_dados:inst1
clk => ram.we_a.CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.CLK0
we => ram.we_a.DATAIN
we => ram.WE
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
datain[0] => ram.data_a[0].DATAIN
datain[0] => ram.DATAIN
datain[1] => ram.data_a[1].DATAIN
datain[1] => ram.DATAIN1
datain[2] => ram.data_a[2].DATAIN
datain[2] => ram.DATAIN2
datain[3] => ram.data_a[3].DATAIN
datain[3] => ram.DATAIN3
datain[4] => ram.data_a[4].DATAIN
datain[4] => ram.DATAIN4
datain[5] => ram.data_a[5].DATAIN
datain[5] => ram.DATAIN5
datain[6] => ram.data_a[6].DATAIN
datain[6] => ram.DATAIN6
datain[7] => ram.data_a[7].DATAIN
datain[7] => ram.DATAIN7
datain[8] => ram.data_a[8].DATAIN
datain[8] => ram.DATAIN8
datain[9] => ram.data_a[9].DATAIN
datain[9] => ram.DATAIN9
datain[10] => ram.data_a[10].DATAIN
datain[10] => ram.DATAIN10
datain[11] => ram.data_a[11].DATAIN
datain[11] => ram.DATAIN11
datain[12] => ram.data_a[12].DATAIN
datain[12] => ram.DATAIN12
datain[13] => ram.data_a[13].DATAIN
datain[13] => ram.DATAIN13
datain[14] => ram.data_a[14].DATAIN
datain[14] => ram.DATAIN14
datain[15] => ram.data_a[15].DATAIN
datain[15] => ram.DATAIN15
datain[16] => ram.data_a[16].DATAIN
datain[16] => ram.DATAIN16
datain[17] => ram.data_a[17].DATAIN
datain[17] => ram.DATAIN17
datain[18] => ram.data_a[18].DATAIN
datain[18] => ram.DATAIN18
datain[19] => ram.data_a[19].DATAIN
datain[19] => ram.DATAIN19
datain[20] => ram.data_a[20].DATAIN
datain[20] => ram.DATAIN20
datain[21] => ram.data_a[21].DATAIN
datain[21] => ram.DATAIN21
datain[22] => ram.data_a[22].DATAIN
datain[22] => ram.DATAIN22
datain[23] => ram.data_a[23].DATAIN
datain[23] => ram.DATAIN23
datain[24] => ram.data_a[24].DATAIN
datain[24] => ram.DATAIN24
datain[25] => ram.data_a[25].DATAIN
datain[25] => ram.DATAIN25
datain[26] => ram.data_a[26].DATAIN
datain[26] => ram.DATAIN26
datain[27] => ram.data_a[27].DATAIN
datain[27] => ram.DATAIN27
datain[28] => ram.data_a[28].DATAIN
datain[28] => ram.DATAIN28
datain[29] => ram.data_a[29].DATAIN
datain[29] => ram.DATAIN29
datain[30] => ram.data_a[30].DATAIN
datain[30] => ram.DATAIN30
datain[31] => ram.data_a[31].DATAIN
datain[31] => ram.DATAIN31
dataout[0] <= ram.DATAOUT
dataout[1] <= ram.DATAOUT1
dataout[2] <= ram.DATAOUT2
dataout[3] <= ram.DATAOUT3
dataout[4] <= ram.DATAOUT4
dataout[5] <= ram.DATAOUT5
dataout[6] <= ram.DATAOUT6
dataout[7] <= ram.DATAOUT7
dataout[8] <= ram.DATAOUT8
dataout[9] <= ram.DATAOUT9
dataout[10] <= ram.DATAOUT10
dataout[11] <= ram.DATAOUT11
dataout[12] <= ram.DATAOUT12
dataout[13] <= ram.DATAOUT13
dataout[14] <= ram.DATAOUT14
dataout[15] <= ram.DATAOUT15
dataout[16] <= ram.DATAOUT16
dataout[17] <= ram.DATAOUT17
dataout[18] <= ram.DATAOUT18
dataout[19] <= ram.DATAOUT19
dataout[20] <= ram.DATAOUT20
dataout[21] <= ram.DATAOUT21
dataout[22] <= ram.DATAOUT22
dataout[23] <= ram.DATAOUT23
dataout[24] <= ram.DATAOUT24
dataout[25] <= ram.DATAOUT25
dataout[26] <= ram.DATAOUT26
dataout[27] <= ram.DATAOUT27
dataout[28] <= ram.DATAOUT28
dataout[29] <= ram.DATAOUT29
dataout[30] <= ram.DATAOUT30
dataout[31] <= ram.DATAOUT31


|iZero|contador_de_programa:inst16
clk => addrout~25.CLK
clk => addrout~0.CLK
clk => addrout~1.CLK
clk => addrout~2.CLK
clk => addrout~3.CLK
clk => addrout~4.CLK
clk => addrout~5.CLK
clk => addrout~6.CLK
clk => addrout~7.CLK
clk => addrout~8.CLK
clk => addrout~9.CLK
clk => addrout~10.CLK
clk => addrout~11.CLK
clk => addrout~12.CLK
clk => addrout~13.CLK
clk => addrout~14.CLK
clk => addrout~15.CLK
clk => addrout~16.CLK
clk => addrout~17.CLK
clk => addrout~18.CLK
clk => addrout~19.CLK
clk => addrout~20.CLK
clk => addrout~21.CLK
clk => addrout~22.CLK
clk => addrout~23.CLK
clk => addrout~24.CLK
reset => addrout~25.ACLR
reset => addrout~0.ACLR
reset => addrout~1.ACLR
reset => addrout~2.ACLR
reset => addrout~3.ACLR
reset => addrout~4.ACLR
reset => addrout~5.ACLR
reset => addrout~6.ACLR
reset => addrout~7.ACLR
reset => addrout~8.ACLR
reset => addrout~9.ACLR
reset => addrout~10.ACLR
reset => addrout~11.ACLR
reset => addrout~12.ACLR
reset => addrout~13.ACLR
reset => addrout~14.ACLR
reset => addrout~15.ACLR
reset => addrout~16.ACLR
reset => addrout~17.ACLR
reset => addrout~18.ACLR
reset => addrout~19.ACLR
reset => addrout~20.ACLR
reset => addrout~21.ACLR
reset => addrout~22.ACLR
reset => addrout~23.ACLR
reset => addrout~24.ACLR
addrin[0] => addrout~24.DATAIN
addrin[1] => addrout~23.DATAIN
addrin[2] => addrout~22.DATAIN
addrin[3] => addrout~21.DATAIN
addrin[4] => addrout~20.DATAIN
addrin[5] => addrout~19.DATAIN
addrin[6] => addrout~18.DATAIN
addrin[7] => addrout~17.DATAIN
addrin[8] => addrout~16.DATAIN
addrin[9] => addrout~15.DATAIN
addrin[10] => addrout~14.DATAIN
addrin[11] => addrout~13.DATAIN
addrin[12] => addrout~12.DATAIN
addrin[13] => addrout~11.DATAIN
addrin[14] => addrout~10.DATAIN
addrin[15] => addrout~9.DATAIN
addrin[16] => addrout~8.DATAIN
addrin[17] => addrout~7.DATAIN
addrin[18] => addrout~6.DATAIN
addrin[19] => addrout~5.DATAIN
addrin[20] => addrout~4.DATAIN
addrin[21] => addrout~3.DATAIN
addrin[22] => addrout~2.DATAIN
addrin[23] => addrout~1.DATAIN
addrin[24] => addrout~0.DATAIN
addrin[25] => addrout~25.DATAIN
addrout[0] <= addrout~24.DB_MAX_OUTPUT_PORT_TYPE
addrout[1] <= addrout~23.DB_MAX_OUTPUT_PORT_TYPE
addrout[2] <= addrout~22.DB_MAX_OUTPUT_PORT_TYPE
addrout[3] <= addrout~21.DB_MAX_OUTPUT_PORT_TYPE
addrout[4] <= addrout~20.DB_MAX_OUTPUT_PORT_TYPE
addrout[5] <= addrout~19.DB_MAX_OUTPUT_PORT_TYPE
addrout[6] <= addrout~18.DB_MAX_OUTPUT_PORT_TYPE
addrout[7] <= addrout~17.DB_MAX_OUTPUT_PORT_TYPE
addrout[8] <= addrout~16.DB_MAX_OUTPUT_PORT_TYPE
addrout[9] <= addrout~15.DB_MAX_OUTPUT_PORT_TYPE
addrout[10] <= addrout~14.DB_MAX_OUTPUT_PORT_TYPE
addrout[11] <= addrout~13.DB_MAX_OUTPUT_PORT_TYPE
addrout[12] <= addrout~12.DB_MAX_OUTPUT_PORT_TYPE
addrout[13] <= addrout~11.DB_MAX_OUTPUT_PORT_TYPE
addrout[14] <= addrout~10.DB_MAX_OUTPUT_PORT_TYPE
addrout[15] <= addrout~9.DB_MAX_OUTPUT_PORT_TYPE
addrout[16] <= addrout~8.DB_MAX_OUTPUT_PORT_TYPE
addrout[17] <= addrout~7.DB_MAX_OUTPUT_PORT_TYPE
addrout[18] <= addrout~6.DB_MAX_OUTPUT_PORT_TYPE
addrout[19] <= addrout~5.DB_MAX_OUTPUT_PORT_TYPE
addrout[20] <= addrout~4.DB_MAX_OUTPUT_PORT_TYPE
addrout[21] <= addrout~3.DB_MAX_OUTPUT_PORT_TYPE
addrout[22] <= addrout~2.DB_MAX_OUTPUT_PORT_TYPE
addrout[23] <= addrout~1.DB_MAX_OUTPUT_PORT_TYPE
addrout[24] <= addrout~0.DB_MAX_OUTPUT_PORT_TYPE
addrout[25] <= addrout~25.DB_MAX_OUTPUT_PORT_TYPE


|iZero|somador_pc:inst10
pc[0] => Add0.IN52
pc[1] => Add0.IN51
pc[2] => Add0.IN50
pc[3] => Add0.IN49
pc[4] => Add0.IN48
pc[5] => Add0.IN47
pc[6] => Add0.IN46
pc[7] => Add0.IN45
pc[8] => Add0.IN44
pc[9] => Add0.IN43
pc[10] => Add0.IN42
pc[11] => Add0.IN41
pc[12] => Add0.IN40
pc[13] => Add0.IN39
pc[14] => Add0.IN38
pc[15] => Add0.IN37
pc[16] => Add0.IN36
pc[17] => Add0.IN35
pc[18] => Add0.IN34
pc[19] => Add0.IN33
pc[20] => Add0.IN32
pc[21] => Add0.IN31
pc[22] => Add0.IN30
pc[23] => Add0.IN29
pc[24] => Add0.IN28
pc[25] => Add0.IN27
branch[0] => Mux25.IN1
branch[1] => Mux24.IN1
branch[2] => Mux23.IN1
branch[3] => Mux22.IN1
branch[4] => Mux21.IN1
branch[5] => Mux20.IN1
branch[6] => Mux19.IN1
branch[7] => Mux18.IN1
branch[8] => Mux17.IN1
branch[9] => Mux16.IN1
branch[10] => Mux15.IN1
branch[11] => Mux14.IN1
branch[12] => Mux13.IN1
branch[13] => Mux12.IN1
branch[14] => Mux11.IN1
branch[15] => Mux10.IN1
branch[16] => Mux9.IN1
branch[17] => Mux8.IN1
branch[18] => Mux7.IN1
branch[19] => Mux6.IN1
branch[20] => Mux5.IN1
branch[21] => Mux4.IN1
branch[22] => Mux3.IN1
branch[23] => Mux2.IN1
branch[24] => Mux1.IN1
branch[25] => Mux0.IN1
regAddr[0] => Mux25.IN2
regAddr[1] => Mux24.IN2
regAddr[2] => Mux23.IN2
regAddr[3] => Mux22.IN2
regAddr[4] => Mux21.IN2
regAddr[5] => Mux20.IN2
regAddr[6] => Mux19.IN2
regAddr[7] => Mux18.IN2
regAddr[8] => Mux17.IN2
regAddr[9] => Mux16.IN2
regAddr[10] => Mux15.IN2
regAddr[11] => Mux14.IN2
regAddr[12] => Mux13.IN2
regAddr[13] => Mux12.IN2
regAddr[14] => Mux11.IN2
regAddr[15] => Mux10.IN2
regAddr[16] => Mux9.IN2
regAddr[17] => Mux8.IN2
regAddr[18] => Mux7.IN2
regAddr[19] => Mux6.IN2
regAddr[20] => Mux5.IN2
regAddr[21] => Mux4.IN2
regAddr[22] => Mux3.IN2
regAddr[23] => Mux2.IN2
regAddr[24] => Mux1.IN2
regAddr[25] => Mux0.IN2
jump[0] => Mux25.IN3
jump[1] => Mux24.IN3
jump[2] => Mux23.IN3
jump[3] => Mux22.IN3
jump[4] => Mux21.IN3
jump[5] => Mux20.IN3
jump[6] => Mux19.IN3
jump[7] => Mux18.IN3
jump[8] => Mux17.IN3
jump[9] => Mux16.IN3
jump[10] => Mux15.IN3
jump[11] => Mux14.IN3
jump[12] => Mux13.IN3
jump[13] => Mux12.IN3
jump[14] => Mux11.IN3
jump[15] => Mux10.IN3
jump[16] => Mux9.IN3
jump[17] => Mux8.IN3
jump[18] => Mux7.IN3
jump[19] => Mux6.IN3
jump[20] => Mux5.IN3
jump[21] => Mux4.IN3
jump[22] => Mux3.IN3
jump[23] => Mux2.IN3
jump[24] => Mux1.IN3
jump[25] => Mux0.IN3
addOp[0] => Mux0.IN5
addOp[0] => Mux1.IN5
addOp[0] => Mux2.IN5
addOp[0] => Mux3.IN5
addOp[0] => Mux4.IN5
addOp[0] => Mux5.IN5
addOp[0] => Mux6.IN5
addOp[0] => Mux7.IN5
addOp[0] => Mux8.IN5
addOp[0] => Mux9.IN5
addOp[0] => Mux10.IN5
addOp[0] => Mux11.IN5
addOp[0] => Mux12.IN5
addOp[0] => Mux13.IN5
addOp[0] => Mux14.IN5
addOp[0] => Mux15.IN5
addOp[0] => Mux16.IN5
addOp[0] => Mux17.IN5
addOp[0] => Mux18.IN5
addOp[0] => Mux19.IN5
addOp[0] => Mux20.IN5
addOp[0] => Mux21.IN5
addOp[0] => Mux22.IN5
addOp[0] => Mux23.IN5
addOp[0] => Mux24.IN5
addOp[0] => Mux25.IN5
addOp[1] => Mux0.IN4
addOp[1] => Mux1.IN4
addOp[1] => Mux2.IN4
addOp[1] => Mux3.IN4
addOp[1] => Mux4.IN4
addOp[1] => Mux5.IN4
addOp[1] => Mux6.IN4
addOp[1] => Mux7.IN4
addOp[1] => Mux8.IN4
addOp[1] => Mux9.IN4
addOp[1] => Mux10.IN4
addOp[1] => Mux11.IN4
addOp[1] => Mux12.IN4
addOp[1] => Mux13.IN4
addOp[1] => Mux14.IN4
addOp[1] => Mux15.IN4
addOp[1] => Mux16.IN4
addOp[1] => Mux17.IN4
addOp[1] => Mux18.IN4
addOp[1] => Mux19.IN4
addOp[1] => Mux20.IN4
addOp[1] => Mux21.IN4
addOp[1] => Mux22.IN4
addOp[1] => Mux23.IN4
addOp[1] => Mux24.IN4
addOp[1] => Mux25.IN4
pcAtual[0] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[1] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[2] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[3] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[4] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[5] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[6] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[7] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[8] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[9] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[10] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[11] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[12] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[13] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[14] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[15] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[16] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[17] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[18] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[19] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[20] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[21] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[22] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[23] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[24] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pcAtual[25] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|iZero|bios:inst18
pc[0] => Mux0.IN36
pc[0] => Mux1.IN36
pc[0] => Mux2.IN36
pc[0] => Mux3.IN36
pc[0] => Mux4.IN36
pc[0] => Mux5.IN36
pc[0] => Mux6.IN36
pc[0] => Mux7.IN36
pc[0] => Mux8.IN36
pc[0] => Mux9.IN36
pc[0] => Mux10.IN36
pc[0] => Mux11.IN36
pc[0] => Mux12.IN36
pc[0] => Mux13.IN36
pc[0] => Mux14.IN36
pc[0] => Mux15.IN36
pc[0] => Mux16.IN36
pc[0] => Mux17.IN36
pc[0] => Mux18.IN36
pc[0] => Mux19.IN36
pc[0] => Mux20.IN36
pc[0] => Mux21.IN36
pc[0] => Mux22.IN36
pc[0] => Mux23.IN36
pc[0] => Mux24.IN36
pc[0] => Mux25.IN36
pc[0] => Mux26.IN36
pc[0] => Mux27.IN36
pc[0] => Mux28.IN36
pc[0] => Mux29.IN36
pc[0] => Mux30.IN36
pc[0] => Mux31.IN36
pc[1] => Mux0.IN35
pc[1] => Mux1.IN35
pc[1] => Mux2.IN35
pc[1] => Mux3.IN35
pc[1] => Mux4.IN35
pc[1] => Mux5.IN35
pc[1] => Mux6.IN35
pc[1] => Mux7.IN35
pc[1] => Mux8.IN35
pc[1] => Mux9.IN35
pc[1] => Mux10.IN35
pc[1] => Mux11.IN35
pc[1] => Mux12.IN35
pc[1] => Mux13.IN35
pc[1] => Mux14.IN35
pc[1] => Mux15.IN35
pc[1] => Mux16.IN35
pc[1] => Mux17.IN35
pc[1] => Mux18.IN35
pc[1] => Mux19.IN35
pc[1] => Mux20.IN35
pc[1] => Mux21.IN35
pc[1] => Mux22.IN35
pc[1] => Mux23.IN35
pc[1] => Mux24.IN35
pc[1] => Mux25.IN35
pc[1] => Mux26.IN35
pc[1] => Mux27.IN35
pc[1] => Mux28.IN35
pc[1] => Mux29.IN35
pc[1] => Mux30.IN35
pc[1] => Mux31.IN35
pc[2] => Mux0.IN34
pc[2] => Mux1.IN34
pc[2] => Mux2.IN34
pc[2] => Mux3.IN34
pc[2] => Mux4.IN34
pc[2] => Mux5.IN34
pc[2] => Mux6.IN34
pc[2] => Mux7.IN34
pc[2] => Mux8.IN34
pc[2] => Mux9.IN34
pc[2] => Mux10.IN34
pc[2] => Mux11.IN34
pc[2] => Mux12.IN34
pc[2] => Mux13.IN34
pc[2] => Mux14.IN34
pc[2] => Mux15.IN34
pc[2] => Mux16.IN34
pc[2] => Mux17.IN34
pc[2] => Mux18.IN34
pc[2] => Mux19.IN34
pc[2] => Mux20.IN34
pc[2] => Mux21.IN34
pc[2] => Mux22.IN34
pc[2] => Mux23.IN34
pc[2] => Mux24.IN34
pc[2] => Mux25.IN34
pc[2] => Mux26.IN34
pc[2] => Mux27.IN34
pc[2] => Mux28.IN34
pc[2] => Mux29.IN34
pc[2] => Mux30.IN34
pc[2] => Mux31.IN34
pc[3] => Mux0.IN33
pc[3] => Mux1.IN33
pc[3] => Mux2.IN33
pc[3] => Mux3.IN33
pc[3] => Mux4.IN33
pc[3] => Mux5.IN33
pc[3] => Mux6.IN33
pc[3] => Mux7.IN33
pc[3] => Mux8.IN33
pc[3] => Mux9.IN33
pc[3] => Mux10.IN33
pc[3] => Mux11.IN33
pc[3] => Mux12.IN33
pc[3] => Mux13.IN33
pc[3] => Mux14.IN33
pc[3] => Mux15.IN33
pc[3] => Mux16.IN33
pc[3] => Mux17.IN33
pc[3] => Mux18.IN33
pc[3] => Mux19.IN33
pc[3] => Mux20.IN33
pc[3] => Mux21.IN33
pc[3] => Mux22.IN33
pc[3] => Mux23.IN33
pc[3] => Mux24.IN33
pc[3] => Mux25.IN33
pc[3] => Mux26.IN33
pc[3] => Mux27.IN33
pc[3] => Mux28.IN33
pc[3] => Mux29.IN33
pc[3] => Mux30.IN33
pc[3] => Mux31.IN33
pc[4] => Mux0.IN32
pc[4] => Mux1.IN32
pc[4] => Mux2.IN32
pc[4] => Mux3.IN32
pc[4] => Mux4.IN32
pc[4] => Mux5.IN32
pc[4] => Mux6.IN32
pc[4] => Mux7.IN32
pc[4] => Mux8.IN32
pc[4] => Mux9.IN32
pc[4] => Mux10.IN32
pc[4] => Mux11.IN32
pc[4] => Mux12.IN32
pc[4] => Mux13.IN32
pc[4] => Mux14.IN32
pc[4] => Mux15.IN32
pc[4] => Mux16.IN32
pc[4] => Mux17.IN32
pc[4] => Mux18.IN32
pc[4] => Mux19.IN32
pc[4] => Mux20.IN32
pc[4] => Mux21.IN32
pc[4] => Mux22.IN32
pc[4] => Mux23.IN32
pc[4] => Mux24.IN32
pc[4] => Mux25.IN32
pc[4] => Mux26.IN32
pc[4] => Mux27.IN32
pc[4] => Mux28.IN32
pc[4] => Mux29.IN32
pc[4] => Mux30.IN32
pc[4] => Mux31.IN32
pc[5] => ~NO_FANOUT~
pc[6] => ~NO_FANOUT~
pc[7] => ~NO_FANOUT~
pc[8] => ~NO_FANOUT~
pc[9] => ~NO_FANOUT~
pc[10] => ~NO_FANOUT~
pc[11] => ~NO_FANOUT~
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
pc[16] => ~NO_FANOUT~
pc[17] => ~NO_FANOUT~
pc[18] => ~NO_FANOUT~
pc[19] => ~NO_FANOUT~
pc[20] => ~NO_FANOUT~
pc[21] => ~NO_FANOUT~
pc[22] => ~NO_FANOUT~
pc[23] => ~NO_FANOUT~
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
instrucao[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
instrucao[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
instrucao[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
instrucao[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
instrucao[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
instrucao[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
instrucao[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
instrucao[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
instrucao[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
instrucao[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
instrucao[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
instrucao[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
instrucao[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
instrucao[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
instrucao[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
instrucao[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
instrucao[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
instrucao[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
instrucao[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
instrucao[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
instrucao[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
instrucao[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
instrucao[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
instrucao[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
instrucao[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
instrucao[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
instrucao[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
instrucao[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
instrucao[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
instrucao[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
instrucao[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
instrucao[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|iZero|somador_interruptor:inst13
pc[0] => Add0.IN52
pc[0] => pcNext.DATAA
pc[1] => Add0.IN51
pc[1] => pcNext.DATAA
pc[2] => Add0.IN50
pc[2] => pcNext.DATAA
pc[3] => Add0.IN49
pc[3] => pcNext.DATAA
pc[4] => Add0.IN48
pc[4] => pcNext.DATAA
pc[5] => Add0.IN47
pc[5] => pcNext.DATAA
pc[6] => Add0.IN46
pc[6] => pcNext.DATAA
pc[7] => Add0.IN45
pc[7] => pcNext.DATAA
pc[8] => Add0.IN44
pc[8] => pcNext.DATAA
pc[9] => Add0.IN43
pc[9] => pcNext.DATAA
pc[10] => Add0.IN42
pc[10] => pcNext.DATAA
pc[11] => Add0.IN41
pc[11] => pcNext.DATAA
pc[12] => Add0.IN40
pc[12] => pcNext.DATAA
pc[13] => Add0.IN39
pc[13] => pcNext.DATAA
pc[14] => Add0.IN38
pc[14] => pcNext.DATAA
pc[15] => Add0.IN37
pc[15] => pcNext.DATAA
pc[16] => Add0.IN36
pc[16] => pcNext.DATAA
pc[17] => Add0.IN35
pc[17] => pcNext.DATAA
pc[18] => Add0.IN34
pc[18] => pcNext.DATAA
pc[19] => Add0.IN33
pc[19] => pcNext.DATAA
pc[20] => Add0.IN32
pc[20] => pcNext.DATAA
pc[21] => Add0.IN31
pc[21] => pcNext.DATAA
pc[22] => Add0.IN30
pc[22] => pcNext.DATAA
pc[23] => Add0.IN29
pc[23] => pcNext.DATAA
pc[24] => Add0.IN28
pc[24] => pcNext.DATAA
pc[25] => Add0.IN27
pc[25] => pcNext.DATAA
isInsert => pcNext.IN0
isHalt => pcNext.IN1
pcNext[0] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[1] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[2] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[3] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[4] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[5] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[6] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[7] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[8] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[9] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[10] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[11] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[12] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[13] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[14] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[15] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[16] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[17] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[18] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[19] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[20] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[21] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[22] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[23] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[24] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE
pcNext[25] <= pcNext.DB_MAX_OUTPUT_PORT_TYPE


|iZero|multiplexador_jal:inst2
in[0] => out.DATAA
in[1] => out.DATAA
in[2] => out.DATAA
in[3] => out.DATAA
in[4] => out.DATAA
ctrl => out.OUTPUTSELECT
ctrl => out.OUTPUTSELECT
ctrl => out.OUTPUTSELECT
ctrl => out.OUTPUTSELECT
ctrl => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|iZero|multiplexador_br:inst3
RT[0] => regEscrito.DATAB
RT[1] => regEscrito.DATAB
RT[2] => regEscrito.DATAB
RT[3] => regEscrito.DATAB
RT[4] => regEscrito.DATAB
RD[0] => regEscrito.DATAA
RD[1] => regEscrito.DATAA
RD[2] => regEscrito.DATAA
RD[3] => regEscrito.DATAA
RD[4] => regEscrito.DATAA
ctrl_mux_br => regEscrito.OUTPUTSELECT
ctrl_mux_br => regEscrito.OUTPUTSELECT
ctrl_mux_br => regEscrito.OUTPUTSELECT
ctrl_mux_br => regEscrito.OUTPUTSELECT
ctrl_mux_br => regEscrito.OUTPUTSELECT
regEscrito[0] <= regEscrito.DB_MAX_OUTPUT_PORT_TYPE
regEscrito[1] <= regEscrito.DB_MAX_OUTPUT_PORT_TYPE
regEscrito[2] <= regEscrito.DB_MAX_OUTPUT_PORT_TYPE
regEscrito[3] <= regEscrito.DB_MAX_OUTPUT_PORT_TYPE
regEscrito[4] <= regEscrito.DB_MAX_OUTPUT_PORT_TYPE


|iZero|multiplexador_ula:inst7
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
A[16] => Y.DATAB
A[17] => Y.DATAB
A[18] => Y.DATAB
A[19] => Y.DATAB
A[20] => Y.DATAB
A[21] => Y.DATAB
A[22] => Y.DATAB
A[23] => Y.DATAB
A[24] => Y.DATAB
A[25] => Y.DATAB
A[26] => Y.DATAB
A[27] => Y.DATAB
A[28] => Y.DATAB
A[29] => Y.DATAB
A[30] => Y.DATAB
A[31] => Y.DATAB
B[0] => Y.DATAA
B[1] => Y.DATAA
B[2] => Y.DATAA
B[3] => Y.DATAA
B[4] => Y.DATAA
B[5] => Y.DATAA
B[6] => Y.DATAA
B[7] => Y.DATAA
B[8] => Y.DATAA
B[9] => Y.DATAA
B[10] => Y.DATAA
B[11] => Y.DATAA
B[12] => Y.DATAA
B[13] => Y.DATAA
B[14] => Y.DATAA
B[15] => Y.DATAA
B[16] => Y.DATAA
B[17] => Y.DATAA
B[18] => Y.DATAA
B[19] => Y.DATAA
B[20] => Y.DATAA
B[21] => Y.DATAA
B[22] => Y.DATAA
B[23] => Y.DATAA
B[24] => Y.DATAA
B[25] => Y.DATAA
B[26] => Y.DATAA
B[27] => Y.DATAA
B[28] => Y.DATAA
B[29] => Y.DATAA
B[30] => Y.DATAA
B[31] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|iZero|extensor_de_bit:inst21
entrada[0] => dadoExtendido[0].DATAIN
entrada[1] => dadoExtendido[1].DATAIN
entrada[2] => dadoExtendido[2].DATAIN
entrada[3] => dadoExtendido[3].DATAIN
entrada[4] => dadoExtendido[4].DATAIN
entrada[5] => dadoExtendido[5].DATAIN
entrada[6] => dadoExtendido[6].DATAIN
entrada[7] => dadoExtendido[7].DATAIN
entrada[8] => dadoExtendido[8].DATAIN
entrada[9] => dadoExtendido[9].DATAIN
entrada[10] => dadoExtendido[10].DATAIN
entrada[11] => dadoExtendido[11].DATAIN
entrada[12] => dadoExtendido[12].DATAIN
entrada[13] => dadoExtendido[13].DATAIN
entrada[14] => dadoExtendido[14].DATAIN
entrada[15] => dadoExtendido[15].DATAIN
entrada[15] => dadoExtendido[31].DATAIN
entrada[15] => dadoExtendido[30].DATAIN
entrada[15] => dadoExtendido[29].DATAIN
entrada[15] => dadoExtendido[28].DATAIN
entrada[15] => dadoExtendido[27].DATAIN
entrada[15] => dadoExtendido[26].DATAIN
entrada[15] => dadoExtendido[25].DATAIN
entrada[15] => dadoExtendido[24].DATAIN
entrada[15] => dadoExtendido[23].DATAIN
entrada[15] => dadoExtendido[22].DATAIN
entrada[15] => dadoExtendido[21].DATAIN
entrada[15] => dadoExtendido[20].DATAIN
entrada[15] => dadoExtendido[19].DATAIN
entrada[15] => dadoExtendido[18].DATAIN
entrada[15] => dadoExtendido[17].DATAIN
entrada[15] => dadoExtendido[16].DATAIN
dadoExtendido[0] <= entrada[0].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[1] <= entrada[1].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[2] <= entrada[2].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[3] <= entrada[3].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[4] <= entrada[4].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[5] <= entrada[5].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[6] <= entrada[6].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[7] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[8] <= entrada[8].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[9] <= entrada[9].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[10] <= entrada[10].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[11] <= entrada[11].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[12] <= entrada[12].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[13] <= entrada[13].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[14] <= entrada[14].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[15] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[16] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[17] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[18] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[19] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[20] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[21] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[22] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[23] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[24] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[25] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[26] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[27] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[28] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[29] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[30] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
dadoExtendido[31] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE


|iZero|debouncer:inst17
clk => DB_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => DFF2.CLK
clk => DFF1.CLK
n_reset => DFF1.OUTPUTSELECT
n_reset => DFF2.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
button_in => DFF1.DATAA
DB_out <= DB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|iZero|display_quadruplo:inst35
sinal => saida_sinal.DATAIN
milhar[0] => Decoder0.IN3
milhar[1] => Decoder0.IN2
milhar[2] => Decoder0.IN1
milhar[3] => Decoder0.IN0
centena[0] => Decoder1.IN3
centena[1] => Decoder1.IN2
centena[2] => Decoder1.IN1
centena[3] => Decoder1.IN0
dezena[0] => Decoder2.IN3
dezena[1] => Decoder2.IN2
dezena[2] => Decoder2.IN1
dezena[3] => Decoder2.IN0
unidade[0] => Decoder3.IN3
unidade[1] => Decoder3.IN2
unidade[2] => Decoder3.IN1
unidade[3] => Decoder3.IN0
saida_sinal <= sinal.DB_MAX_OUTPUT_PORT_TYPE
saida_milhar[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida_milhar[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida_milhar[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida_milhar[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida_milhar[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida_milhar[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida_milhar[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
saida_centena[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
saida_centena[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
saida_centena[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
saida_centena[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
saida_centena[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
saida_centena[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
saida_centena[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[4] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[5] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[6] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE


|iZero|BCD_quatro_digitos:inst32
numero[0] => unidade.DATAB
numero[0] => Add34.IN64
numero[1] => LessThan33.IN8
numero[1] => Add33.IN8
numero[1] => unidade.DATAA
numero[1] => Add34.IN63
numero[2] => LessThan29.IN8
numero[2] => Add29.IN8
numero[2] => unidade.DATAA
numero[2] => Add34.IN62
numero[3] => LessThan25.IN8
numero[3] => Add25.IN8
numero[3] => unidade.DATAA
numero[3] => Add34.IN61
numero[4] => LessThan21.IN8
numero[4] => Add21.IN8
numero[4] => unidade.DATAA
numero[4] => Add34.IN60
numero[5] => LessThan17.IN8
numero[5] => Add17.IN8
numero[5] => unidade.DATAA
numero[5] => Add34.IN59
numero[6] => LessThan14.IN8
numero[6] => Add14.IN8
numero[6] => unidade.DATAA
numero[6] => Add34.IN58
numero[7] => LessThan11.IN8
numero[7] => Add11.IN8
numero[7] => unidade.DATAA
numero[7] => Add34.IN57
numero[8] => LessThan8.IN8
numero[8] => Add8.IN8
numero[8] => unidade.DATAA
numero[8] => Add34.IN56
numero[9] => LessThan6.IN8
numero[9] => Add6.IN8
numero[9] => unidade.DATAA
numero[9] => Add34.IN55
numero[10] => LessThan4.IN8
numero[10] => Add4.IN8
numero[10] => unidade.DATAA
numero[10] => Add34.IN54
numero[11] => LessThan2.IN8
numero[11] => Add2.IN8
numero[11] => unidade.DATAA
numero[11] => Add34.IN53
numero[12] => LessThan1.IN8
numero[12] => Add1.IN8
numero[12] => unidade.DATAA
numero[12] => Add34.IN52
numero[13] => LessThan0.IN6
numero[13] => Add0.IN6
numero[13] => unidade.DATAA
numero[13] => Add34.IN51
numero[14] => LessThan0.IN5
numero[14] => Add0.IN5
numero[14] => unidade.DATAA
numero[14] => Add34.IN50
numero[15] => LessThan0.IN4
numero[15] => Add0.IN4
numero[15] => unidade.DATAA
numero[15] => Add34.IN49
numero[16] => Add34.IN48
numero[17] => Add34.IN47
numero[18] => Add34.IN46
numero[19] => Add34.IN45
numero[20] => Add34.IN44
numero[21] => Add34.IN43
numero[22] => Add34.IN42
numero[23] => Add34.IN41
numero[24] => Add34.IN40
numero[25] => Add34.IN39
numero[26] => Add34.IN38
numero[27] => Add34.IN37
numero[28] => Add34.IN36
numero[29] => Add34.IN35
numero[30] => Add34.IN34
numero[31] => milhar.OUTPUTSELECT
numero[31] => milhar.OUTPUTSELECT
numero[31] => milhar.OUTPUTSELECT
numero[31] => milhar.OUTPUTSELECT
numero[31] => centena.OUTPUTSELECT
numero[31] => centena.OUTPUTSELECT
numero[31] => centena.OUTPUTSELECT
numero[31] => centena.OUTPUTSELECT
numero[31] => dezena.OUTPUTSELECT
numero[31] => dezena.OUTPUTSELECT
numero[31] => dezena.OUTPUTSELECT
numero[31] => dezena.OUTPUTSELECT
numero[31] => unidade.OUTPUTSELECT
numero[31] => unidade.OUTPUTSELECT
numero[31] => unidade.OUTPUTSELECT
numero[31] => unidade.OUTPUTSELECT
numero[31] => Add34.IN33
numero[31] => sinal.DATAIN
sinal <= numero[31].DB_MAX_OUTPUT_PORT_TYPE
milhar[0] <= milhar.DB_MAX_OUTPUT_PORT_TYPE
milhar[1] <= milhar.DB_MAX_OUTPUT_PORT_TYPE
milhar[2] <= milhar.DB_MAX_OUTPUT_PORT_TYPE
milhar[3] <= milhar.DB_MAX_OUTPUT_PORT_TYPE
centena[0] <= centena.DB_MAX_OUTPUT_PORT_TYPE
centena[1] <= centena.DB_MAX_OUTPUT_PORT_TYPE
centena[2] <= centena.DB_MAX_OUTPUT_PORT_TYPE
centena[3] <= centena.DB_MAX_OUTPUT_PORT_TYPE
dezena[0] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
dezena[1] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
dezena[2] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
dezena[3] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
unidade[0] <= unidade.DB_MAX_OUTPUT_PORT_TYPE
unidade[1] <= unidade.DB_MAX_OUTPUT_PORT_TYPE
unidade[2] <= unidade.DB_MAX_OUTPUT_PORT_TYPE
unidade[3] <= unidade.DB_MAX_OUTPUT_PORT_TYPE


|iZero|lcdlab3:inst26
CLOCK_50 => CLOCK_50.IN2
isHalt => isHalt.IN1
isInsert => isInsert.IN1
isBios => isBios.IN1
isTransf => isTransf.IN1
DATA[0] => ~NO_FANOUT~
DATA[1] => ~NO_FANOUT~
DATA[2] => ~NO_FANOUT~
DATA[3] => ~NO_FANOUT~
DATA[4] => ~NO_FANOUT~
DATA[5] => ~NO_FANOUT~
DATA[6] => ~NO_FANOUT~
DATA[7] => ~NO_FANOUT~
DATA[8] => ~NO_FANOUT~
DATA[9] => ~NO_FANOUT~
DATA[10] => ~NO_FANOUT~
DATA[11] => ~NO_FANOUT~
DATA[12] => ~NO_FANOUT~
DATA[13] => ~NO_FANOUT~
DATA[14] => ~NO_FANOUT~
DATA[15] => ~NO_FANOUT~
DATA[16] => ~NO_FANOUT~
DATA[17] => ~NO_FANOUT~
DATA[18] => ~NO_FANOUT~
DATA[19] => ~NO_FANOUT~
DATA[20] => ~NO_FANOUT~
DATA[21] => ~NO_FANOUT~
DATA[22] => ~NO_FANOUT~
DATA[23] => ~NO_FANOUT~
DATA[24] => ~NO_FANOUT~
DATA[25] => ~NO_FANOUT~
DATA[26] => ~NO_FANOUT~
DATA[27] => ~NO_FANOUT~
DATA[28] => ~NO_FANOUT~
DATA[29] => ~NO_FANOUT~
DATA[30] => ~NO_FANOUT~
DATA[31] => ~NO_FANOUT~
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= LCD_Display:u1.LCD_RW
LCD_EN <= LCD_Display:u1.LCD_E
LCD_RS <= LCD_Display:u1.LCD_RS
LCD_DATA[0] <= LCD_Display:u1.DATA_BUS
LCD_DATA[1] <= LCD_Display:u1.DATA_BUS
LCD_DATA[2] <= LCD_Display:u1.DATA_BUS
LCD_DATA[3] <= LCD_Display:u1.DATA_BUS
LCD_DATA[4] <= LCD_Display:u1.DATA_BUS
LCD_DATA[5] <= LCD_Display:u1.DATA_BUS
LCD_DATA[6] <= LCD_Display:u1.DATA_BUS
LCD_DATA[7] <= LCD_Display:u1.DATA_BUS


|iZero|lcdlab3:inst26|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|iZero|lcdlab3:inst26|LCD_Display:u1
iCLK_50MHZ => CLK_400HZ.CLK
iCLK_50MHZ => CLK_COUNT_400HZ[0].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[1].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[2].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[3].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[4].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[5].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[6].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[7].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[8].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[9].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[10].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[11].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[12].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[13].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[14].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[15].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[16].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[17].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[18].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[19].CLK
iRST_N => CHAR_COUNT[0].OUTPUTSELECT
iRST_N => CHAR_COUNT[1].OUTPUTSELECT
iRST_N => CHAR_COUNT[2].OUTPUTSELECT
iRST_N => CHAR_COUNT[3].OUTPUTSELECT
iRST_N => CHAR_COUNT[4].OUTPUTSELECT
iRST_N => next_command.DISPLAY_CLEAR.OUTPUTSELECT
iRST_N => next_command.DISPLAY_OFF.OUTPUTSELECT
iRST_N => next_command.RESET3.OUTPUTSELECT
iRST_N => next_command.RESET2.OUTPUTSELECT
iRST_N => next_command.RETURN_HOME.OUTPUTSELECT
iRST_N => next_command.LINE2.OUTPUTSELECT
iRST_N => next_command.Print_String.OUTPUTSELECT
iRST_N => next_command.MODE_SET.OUTPUTSELECT
iRST_N => next_command.DISPLAY_ON.OUTPUTSELECT
iRST_N => next_command.FUNC_SET.OUTPUTSELECT
iRST_N => CLK_400HZ.ACLR
iRST_N => CLK_COUNT_400HZ[0].ACLR
iRST_N => CLK_COUNT_400HZ[1].ACLR
iRST_N => CLK_COUNT_400HZ[2].ACLR
iRST_N => CLK_COUNT_400HZ[3].ACLR
iRST_N => CLK_COUNT_400HZ[4].ACLR
iRST_N => CLK_COUNT_400HZ[5].ACLR
iRST_N => CLK_COUNT_400HZ[6].ACLR
iRST_N => CLK_COUNT_400HZ[7].ACLR
iRST_N => CLK_COUNT_400HZ[8].ACLR
iRST_N => CLK_COUNT_400HZ[9].ACLR
iRST_N => CLK_COUNT_400HZ[10].ACLR
iRST_N => CLK_COUNT_400HZ[11].ACLR
iRST_N => CLK_COUNT_400HZ[12].ACLR
iRST_N => CLK_COUNT_400HZ[13].ACLR
iRST_N => CLK_COUNT_400HZ[14].ACLR
iRST_N => CLK_COUNT_400HZ[15].ACLR
iRST_N => CLK_COUNT_400HZ[16].ACLR
iRST_N => CLK_COUNT_400HZ[17].ACLR
iRST_N => CLK_COUNT_400HZ[18].ACLR
iRST_N => CLK_COUNT_400HZ[19].ACLR
iRST_N => state~13.DATAIN
iRST_N => LCD_E~reg0.ENA
iRST_N => LCD_RS~reg0.ENA
iRST_N => LCD_RW_INT.ENA
iRST_N => DATA_BUS_VALUE[7].ENA
iRST_N => DATA_BUS_VALUE[6].ENA
iRST_N => DATA_BUS_VALUE[5].ENA
iRST_N => DATA_BUS_VALUE[4].ENA
iRST_N => DATA_BUS_VALUE[3].ENA
iRST_N => DATA_BUS_VALUE[2].ENA
iRST_N => DATA_BUS_VALUE[1].ENA
iRST_N => DATA_BUS_VALUE[0].ENA
isHalt => isHalt.IN1
isInsert => isInsert.IN1
isBios => isBios.IN1
isTransf => isTransf.IN1
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW_INT.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <> DATA_BUS[0]
DATA_BUS[1] <> DATA_BUS[1]
DATA_BUS[2] <> DATA_BUS[2]
DATA_BUS[3] <> DATA_BUS[3]
DATA_BUS[4] <> DATA_BUS[4]
DATA_BUS[5] <> DATA_BUS[5]
DATA_BUS[6] <> DATA_BUS[6]
DATA_BUS[7] <> DATA_BUS[7]


|iZero|lcdlab3:inst26|LCD_Display:u1|LCD_display_string:u1
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isHalt => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.OUTPUTSELECT
isInsert => out.DATAA
isInsert => out.DATAA
isInsert => out.DATAA
isBios => out.OUTPUTSELECT
isBios => out.OUTPUTSELECT
isBios => out.OUTPUTSELECT
isBios => out.OUTPUTSELECT
isBios => out.DATAA
isBios => out.DATAA
isBios => out.DATAA
isBios => out.DATAA
isTransf => out.DATAA
isTransf => out.DATAA
isTransf => out.DATAA
isTransf => out.DATAA
index[0] => Mux0.IN36
index[0] => Mux1.IN36
index[0] => Mux2.IN36
index[0] => Mux3.IN36
index[0] => Mux4.IN36
index[0] => Mux5.IN36
index[0] => Mux6.IN36
index[1] => Mux0.IN35
index[1] => Mux1.IN35
index[1] => Mux2.IN35
index[1] => Mux3.IN35
index[1] => Mux4.IN35
index[1] => Mux5.IN35
index[1] => Mux6.IN35
index[2] => Mux0.IN34
index[2] => Mux1.IN34
index[2] => Mux2.IN34
index[2] => Mux3.IN34
index[2] => Mux4.IN34
index[2] => Mux5.IN34
index[2] => Mux6.IN34
index[3] => Mux0.IN33
index[3] => Mux1.IN33
index[3] => Mux2.IN33
index[3] => Mux3.IN33
index[3] => Mux4.IN33
index[3] => Mux5.IN33
index[3] => Mux6.IN33
index[4] => Mux0.IN32
index[4] => Mux1.IN32
index[4] => Mux2.IN32
index[4] => Mux3.IN32
index[4] => Mux4.IN32
index[4] => Mux5.IN32
index[4] => Mux6.IN32
out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= <GND>


|iZero|display_duplo:inst34
sinal => saida_sinal.DATAIN
dezena[0] => Decoder0.IN3
dezena[1] => Decoder0.IN2
dezena[2] => Decoder0.IN1
dezena[3] => Decoder0.IN0
unidade[0] => Decoder1.IN3
unidade[1] => Decoder1.IN2
unidade[2] => Decoder1.IN1
unidade[3] => Decoder1.IN0
saida_sinal <= sinal.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida_dezena[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
saida_unidade[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE


|iZero|BCD_dois_digitos:inst31
numero[0] => unidade.DATAB
numero[0] => Add7.IN64
numero[1] => LessThan6.IN8
numero[1] => Add6.IN8
numero[1] => unidade.DATAA
numero[1] => Add7.IN63
numero[2] => LessThan4.IN8
numero[2] => Add4.IN8
numero[2] => unidade.DATAA
numero[2] => Add7.IN62
numero[3] => LessThan2.IN8
numero[3] => Add2.IN8
numero[3] => unidade.DATAA
numero[3] => Add7.IN61
numero[4] => LessThan1.IN8
numero[4] => Add1.IN8
numero[4] => unidade.DATAA
numero[4] => Add7.IN60
numero[5] => LessThan0.IN6
numero[5] => Add0.IN6
numero[5] => unidade.DATAA
numero[5] => Add7.IN59
numero[6] => LessThan0.IN5
numero[6] => Add0.IN5
numero[6] => unidade.DATAA
numero[6] => Add7.IN58
numero[7] => LessThan0.IN4
numero[7] => Add0.IN4
numero[7] => unidade.DATAA
numero[7] => dezena.OUTPUTSELECT
numero[7] => dezena.OUTPUTSELECT
numero[7] => dezena.OUTPUTSELECT
numero[7] => dezena.OUTPUTSELECT
numero[7] => unidade.OUTPUTSELECT
numero[7] => unidade.OUTPUTSELECT
numero[7] => unidade.OUTPUTSELECT
numero[7] => unidade.OUTPUTSELECT
numero[7] => Add7.IN33
numero[7] => sinal.DATAIN
numero[8] => Add7.IN57
numero[9] => Add7.IN56
numero[10] => Add7.IN55
numero[11] => Add7.IN54
numero[12] => Add7.IN53
numero[13] => Add7.IN52
numero[14] => Add7.IN51
numero[15] => Add7.IN50
numero[16] => Add7.IN49
numero[17] => Add7.IN48
numero[18] => Add7.IN47
numero[19] => Add7.IN46
numero[20] => Add7.IN45
numero[21] => Add7.IN44
numero[22] => Add7.IN43
numero[23] => Add7.IN42
numero[24] => Add7.IN41
numero[25] => Add7.IN40
numero[26] => Add7.IN39
numero[27] => Add7.IN38
numero[28] => Add7.IN37
numero[29] => Add7.IN36
numero[30] => Add7.IN35
numero[31] => Add7.IN34
sinal <= numero[7].DB_MAX_OUTPUT_PORT_TYPE
dezena[0] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
dezena[1] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
dezena[2] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
dezena[3] <= dezena.DB_MAX_OUTPUT_PORT_TYPE
unidade[0] <= unidade.DB_MAX_OUTPUT_PORT_TYPE
unidade[1] <= unidade.DB_MAX_OUTPUT_PORT_TYPE
unidade[2] <= unidade.DB_MAX_OUTPUT_PORT_TYPE
unidade[3] <= unidade.DB_MAX_OUTPUT_PORT_TYPE


