Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Apr  3 04:14:53 2024
| Host         : BA3135WS19 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1452 |
| Unused register locations in slices containing registers |  3958 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           46 |
|      2 |           21 |
|      3 |           22 |
|      4 |           92 |
|      5 |          194 |
|      6 |           53 |
|      7 |           14 |
|      8 |          115 |
|      9 |           61 |
|     10 |          100 |
|     11 |            8 |
|     12 |           87 |
|     13 |           13 |
|     14 |           11 |
|     15 |           12 |
|    16+ |          603 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4096 |         1136 |
| No           | No                    | Yes                    |             741 |          200 |
| No           | Yes                   | No                     |            2351 |          856 |
| Yes          | No                    | No                     |           11097 |         2718 |
| Yes          | No                    | Yes                    |             891 |          272 |
| Yes          | Yes                   | No                     |           13978 |         6545 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                  Clock Signal                                                 |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                                                      Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg                                                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              |                                                                                                                                                                                                                                                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                             |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                        | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                               |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/design_1_auto_u4_net_6                                                                                                          |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                            |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.ex_dbg_pc_hit_i_reg                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                  |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                               |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1[1]_i_1__0_n_0                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[0]_i_1_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_llink_reset_reg                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/reset                                                                                                                                        |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net_7                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                |                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/next_state_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/design_1_microb7_net_194                                                                                                                              |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/tw_scale_reg_ce_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d24_net_9                                                                                                            | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d47_net_9                                                                                                            | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d62_net_5                                                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/tw_scale_reg_ce_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/design_1_axi_tf8_net_6                                                                                                                                                                                        | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_rd_sts_tag_reg0                                                                                                                                                                         |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                               |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[16][0]                                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/tw_scale_reg_ce_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrReg[30]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                4 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                    |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/SLAVE_REG_U6/cs_ce_clr                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                            |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_audio_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | design_1_i/axi_gpio_audio_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_audio_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | design_1_i/axi_gpio_audio_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_audio_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | design_1_i/axi_gpio_audio_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                                                                     |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              |                                                                                                                                                                                                                                                                                              | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_audio_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                      | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                        |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                             | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_cmd_reset_reg                                                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                           |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                          |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/active_state_cnt[3]_i_2_n_0                                                                                                                                                                                                                       | design_1_i/Pmod_OLED_Controller_0/inst/uut/design_1_Pmod_O4_net                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/after_state[5]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/tw_scale_reg_ce_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/E[0]                                                                                                                                                                                                                                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrBuffReg0                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/SPI_CTRL/shift_counter[3]_i_2_n_0                                                                                                                                                                                                                 | design_1_i/Pmod_OLED_Controller_0/inst/uut/SPI_CTRL/design_1_Pmod_O6_net                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/shift_frame                                                                                                                                                                                                                                     | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/reset_bit_count                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                                      | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[34][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[35][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[18][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[7][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[46][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[60][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[59][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[57][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[58][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[38][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[6][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[36][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[50][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[49][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[61][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[3][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[55][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[41][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[54][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[43][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[37][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[52][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[47][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                5 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[53][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[56][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[5][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[8][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[40][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[51][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[48][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[45][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[44][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[39][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[9][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[42][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[4][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[10][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[12][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]_0[0]                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[11][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[62][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[8][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[25][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[19][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[32][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[42][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[9][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[46][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[59][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[1][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[23][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[31][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                5 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[41][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[50][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[61][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[39][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[30][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[52][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[28][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[34][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[22][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[13][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[26][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[15][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[20][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[21][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[35][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                5 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[49][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[53][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[24][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[38][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[16][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[5][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[45][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[14][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[36][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[2][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[37][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[27][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[51][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[56][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[58][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[62][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[33][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[43][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[44][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[47][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[63][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[6][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[7][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[4][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[18][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[29][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[57][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[40][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[60][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[48][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[17][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[54][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[3][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[55][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_llink_busy_reg_3[0]                                                                                                                                                                                                        | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_P_SYNC/SR[0]                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                                                                |                                                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                     |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                   |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_fp_cnt0                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                             |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_pos                                                                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/vsync_rst                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_fp_cnt0                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/Pmod_OLED_Controller_0/inst/uut/SPI_CTRL/counter[4]_i_1_n_0                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                 |                2 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                                           |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net_62                                                                                                                                                                                                                                | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_old[0][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/MS_DELAY/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[15][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[13][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[17][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[16][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[23][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[21][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                                                                |                                                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[27][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[11][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[24][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[26][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[22][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[28][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[29][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                5 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[2][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[0][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[14][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[1][4]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[10][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[30][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[31][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[12][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[19][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[20][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/design_1_mig_7s26_net_42                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[25][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[32][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_old[33][4]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                        |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/design_1_mig_7s4_net_184                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                            |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                             |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_maxpool_vld0                                                                                                                                                                                                                                  | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_maxpool_idx[5]_i_1_n_0                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/design_1_mig_7s4_net_184                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/design_1_Pmod_O_net_7                                                                                                                                                                                                                                 | design_1_i/Pmod_OLED_Controller_0/inst/row_pointer[5]_i_1_n_0                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/design_1_axi_tf8_net_3                                                                                                                                                                                        | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                       |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_maxpool_vld0                                                                                                                                                                                                                                  | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_maxpool_idx[5]_i_1_n_0                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                  |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                       |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_maxpool_idx[5]_i_1_n_0                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_maxpool_idx[5]_i_1_n_0                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/design_1_mig_7s6_net_16                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/design_1_mig_7s6_net_49                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/design_1_mig_7s6_net_44                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_bp_cnt0                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/clk_count                                                                                                                                                                                                                                       | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/SyncAsyncClk/SR[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                       |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/p_3_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d70_net_9                                                                                                            | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/Pmod_OLED_Controller_0/inst/uut/US_DELAY/clk_counter                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/design_1_auto_u8_net_5                                                                                                             | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_bp_cnt0                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_63clk_count[6]_i_2_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_63clk_count[6]_i_1_n_0                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_2_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                               |                7 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d85_net_5                                                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                |                5 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d47_net_9                                                                                                            | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/SPI_CTRL/shift_register[7]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                            |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d108_net_5                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/temp_spi_data[7]_i_2_n_0                                                                                                                                                                                                                          | design_1_i/Pmod_OLED_Controller_0/inst/uut/temp_spi_data0                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                            |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                            |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d1_net_9                                                                                                             | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d131_net_5                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d93_net_9                                                                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d24_net_9                                                                                                            | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[15]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[23]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[31]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[7]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[7]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[31]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[23]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[15]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[31]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[7]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[23]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                   |                                                                                                                                                                                                                                                            |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[31]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[23]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[7]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[15]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[15]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/symbols_out_remaining[7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                  | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                 | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/design_1_axi_ua1_net_4                                                                                                                                                                                             |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d85_net_5                                                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d162_net_9                                                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d16_net_5                                                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d70_net_9                                                                                                            | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                  | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                 | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                  | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/load_rx_data                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                               |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                       |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                               |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                         | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/design_1_mig_7s15_net_1                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                         | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/symbols_out_remaining[7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                            |                5 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                             |                                                                                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                     |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d116_net_9                                                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_p_cnt0                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d62_net_5                                                                                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/design_1_Pmod_O4_net_21                                                                                                                                                                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/design_1_Pmod_O4_net_17                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/MS_DELAY/stop_time_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_27_out                                                                                                                                                       |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                              |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                              |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/trans_cnt_tc_pulse                                                                                                                                                                                                                                        | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_P_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0[0]                                                                                                                                            |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/p_0_in__1                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/p_0_in__0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                              |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/design_1_fft_ch192_net_8                                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/design_1_fft_ch192_net_5                                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/design_1_fft_ch192_net_7                                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/design_1_fft_ch192_net_4                                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/design_1_fft_ch192_net_6                                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/design_1_fft_ch192_net_3                                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/design_1_fft_ch6_net_5                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/design_1_fft_ch6_net_4                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/design_1_fft_ch6_net_8                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/design_1_fft_ch6_net_6                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/design_1_fft_ch6_net_3                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/design_1_fft_ch6_net_7                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1                                                                                                                                                                     |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                                                  |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6                                                                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_7                                                                                                                                                                        |                                                                                                                                                                                                                                                            |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_l_cnt0                                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                               |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_clearing0                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/SR[0]                                                                                                                  |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                               |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6                                                                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/frame[9]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_maxpool_vld                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_7                                                                                                                                                                        |                                                                                                                                                                                                                                                            |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_maxpool_vld                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/p_0_in                                                                                                                                                                                                                                     | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/H_bp_cnt_tc_reg_0[0]                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                          | design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                      |                5 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                               |                8 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[10]_i_2_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[10]_i_1_n_0                                                                                                                                                                                  |                6 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_BP_SYNC/E[0]                                                                                                                                                                                                                                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                  |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                 |                5 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                               |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                            |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d93_net_9                                                                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d93_net_25                                                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d131_net_5                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d131_net_19                                                                                                        | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d1_net_9                                                                                                             | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d1_net_25                                                                                                            | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d108_net_5                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d108_net_19                                                                                                        | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d47_net_25                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d62_net_19                                                                                                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d116_net_25                                                                                                          | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d116_net_9                                                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                         | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d70_net_25                                                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d16_net_19                                                                                                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d16_net_5                                                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/MS_DELAY/design_1_Pmod_O5_net_4                                                                                                                                                                                                                   | design_1_i/Pmod_OLED_Controller_0/inst/uut/MS_DELAY/ms_counter[0]_i_1__0_n_0                                                                                                                                                                               |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d162_net_9                                                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d162_net_25                                                                                                          | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/design_1_auto_d85_net_19                                                                                                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/US_DELAY/design_1_Pmod_O7_net_1                                                                                                                                                                                                                   | design_1_i/Pmod_OLED_Controller_0/inst/uut/US_DELAY/ms_counter[0]_i_1_n_0                                                                                                                                                                                  |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                        |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                      |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                         |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_pix_cnt0                                                                                                                                                                                                     |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/SR[0]                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                        |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/design_1_mig_7s_net_7                                                                                                                                                                                     |                                                                                                                                                                                                                                                            |               12 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_maxpool_vld                                                                                                                                                                                                                                   | design_1_i/Pmod_OLED_Controller_0/inst/mod_fft_idx_rep[5]_i_1_n_0                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_maxpool_vld                                                                                                                                                                                                                                   | design_1_i/Pmod_OLED_Controller_0/inst/raw_fft_idx_rep[5]_i_1_n_0                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                     | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                7 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                         | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out                                                                                                                                                |                                                                                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out                                                                                                                                           |                                                                                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                              |                                                                                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                           |                                                                                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                         | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/design_1_auto_d24_net_25                                                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                2 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                2 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0                                                                                                                                           |                2 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/design_1_xbar_03_net_39                                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                6 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/design_1_xbar_01_net_24                                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                7 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                                                                                        |                                                                                                                                                                                                                                                            |                3 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                            |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                        |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                3 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                            |                4 |             13 |
| ~design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/I2C_DONE_SYNC/tft_rst                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                8 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/iop_state_select                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                            |                2 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/w_ptr[6]_i_2_n_0                                                                                                                                                                                          | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/w_ptr[6]_i_1_n_0                                                                                                                                                        |                7 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/uut/startup_count_rep[6]_i_2_n_0                                                                                                                                                                                                                      | design_1_i/Pmod_OLED_Controller_0/inst/uut/design_1_Pmod_O4_net_18                                                                                                                                                                                         |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/GET_LINE_SYNC/mn_request_set                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                  |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_100us_count[0]_i_2_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/clear                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |                6 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                         | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                9 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                4 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/design_1_axi_br2_net_1                                                                                                                                                                       | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                 |                7 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                            |                6 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/design_1_auto_u2_net_12                                                                                                           |                                                                                                                                                                                                                                                            |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/Pmod_OLED_Controller_0/inst/get_dBtnU/count[0]_i_1__0_n_0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                          | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_1[0]                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                             | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                               |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                      |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                            |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/Pmod_OLED_Controller_0/inst/get_dBtnC/count[0]_i_1_n_0                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/Pmod_OLED_Controller_0/inst/get_dBtnD/count[0]_i_1__1_n_0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/design_1_axi_br2_net_2                                                                                                                                                                       | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                 |                7 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                            |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/Pmod_OLED_Controller_0/inst/uut/MS_DELAY/clk_counter                                                                                                                                                                                            |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                          |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                          | design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                      |                9 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                            |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/design_1_axi_tf23_net                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                         |                5 |             18 |
|  design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/spi_0/inst/sck_reg_0_BUFG                                    |                                                                                                                                                                                                                                                                                              | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |                6 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/Pmod_OLED_Controller_0/inst/draw_line_col_end[4]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                9 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                            |                3 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                6 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                6 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                4 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                6 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               11 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                9 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                               |               10 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               11 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/I2C_DONE_SYNC/tft_rst                                                                                                                                                                                                   |                6 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                            |                6 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                8 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                                                        |                6 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                            |                6 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                7 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                9 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                7 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                7 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                5 |             22 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                            |                5 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                6 |             22 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                            |                4 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                5 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                5 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                7 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_audio_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                7 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                5 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                            |                5 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                            |                6 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                5 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                8 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                5 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                6 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                5 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                6 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                6 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |               12 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                            |                6 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                |                                                                                                                                                                                                                                                                                              | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                      |                6 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                |                5 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                               |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                           |                                                                                                                                                                                                                                                            |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                              |                                                                                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                              |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                              |                                                                                                                                                                                                                                                            |                3 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                               |               14 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out                                                                                                                                           |                                                                                                                                                                                                                                                            |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                         | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                        |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                            |                4 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out                                                                                                                                                |                                                                                                                                                                                                                                                            |                3 |             24 |
|  design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/spi_0/inst/sck_reg_0_BUFG                                    | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/spi_0/inst/monitor_audio_reg_n_0                                                                                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                            |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                               |               10 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |               14 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                   |               12 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |                7 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |                7 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                            |                6 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                                                                        |               11 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |               10 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |                7 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |                9 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                            |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                9 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                9 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                      |                4 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                            |                7 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_pntr_plus1_pf_carry                                                                                                                          | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                               |                5 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                                         | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                               |                8 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_scaled_audio_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                8 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_raw_audio_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                8 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                            |                7 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                            |                7 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                            |                6 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                            |                6 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                            |                9 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                            |                8 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                             |                6 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/E[0]                                                                                                                                                                                                                          | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/SR[0]                                                                                                                                                                           |                4 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |               14 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                            |                6 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                            |                4 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_write_delayslot_next                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/E[0]                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               11 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                      |               10 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                      |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                 |               12 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[32][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[253][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[244][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[234][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[34][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[245][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[233][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[37][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[36][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[246][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[35][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[2][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[29][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[28][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[240][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[22][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[251][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[241][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[237][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[249][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[235][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[27][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[30][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[25][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[26][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[51][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[31][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[236][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[50][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[4][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[49][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[48][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[248][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[24][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[47][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[46][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[39][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[255][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[243][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[45][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[252][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[247][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[44][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[254][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[38][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[228][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[43][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[42][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[41][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[33][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[238][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[179][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[184][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[226][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[224][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[222][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[21][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[188][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[182][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[173][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[221][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[220][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[200][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[181][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[172][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[199][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[190][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[219][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[194][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[177][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[210][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[18][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[213][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[211][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[207][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[178][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[201][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[205][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[192][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[204][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[175][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[1][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[183][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[196][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[174][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[227][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[223][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[176][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[193][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[216][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[215][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[203][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[187][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[195][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[185][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[214][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[225][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[218][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[208][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[217][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[212][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[189][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[19][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[202][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[20][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[197][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[206][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[198][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[180][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[17][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[209][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[191][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[164][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[127][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[170][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[163][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[141][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[138][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[16][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[136][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[134][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[168][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[137][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[161][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[15][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[157][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[11][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[167][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[12][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[129][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[132][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[147][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[144][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[165][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[155][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[162][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[160][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[154][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[153][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[118][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[142][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[146][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[139][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[149][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[158][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[120][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[159][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[145][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[135][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[156][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[152][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[150][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[14][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[123][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[140][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[130][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[124][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[143][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[151][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[119][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[122][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[148][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[13][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[166][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                 |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[131][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[128][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[126][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[121][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[125][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[169][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[133][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[171][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[100][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[0][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[10][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[106][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[105][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[117][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[116][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[115][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[114][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[112][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[109][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[113][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[111][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[110][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[108][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[103][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[102][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[107][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[104][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[101][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                 | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |               13 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |               12 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[7][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[76][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[75][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[70][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[62][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[71][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[58][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[54][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[66][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[74][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[68][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[97][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[86][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                       |                                                                                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[81][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[57][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[83][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[99][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[95][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[52][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[65][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[85][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[6][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[78][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[61][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[59][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[98][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[91][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[186][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[9][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[88][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[96][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[94][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[92][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg[0]                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[90][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                   |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[77][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[64][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[63][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[5][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[89][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[93][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[8][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[87][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[84][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[55][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[72][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[69][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[67][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[242][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[60][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[53][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[56][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[82][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[80][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[231][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[250][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                            |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[229][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[40][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[23][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[230][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[3][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[239][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/largest_index                                                                                                                                                                                             | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/largest_num[31]_i_1_n_0                                                                                                                                                 |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[232][31]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[79][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/buffer[73][31]_i_1_n_0                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               22 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                            |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                            |                7 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                     |                                                                                                                                                                                                                                                            |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                            |                8 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                            |                8 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                            |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                            |                8 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                            |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                            |               11 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                            |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                 |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             |                                                                                                                                                                                                                                                            |               12 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                            |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                            |                7 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                                            |                6 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           |                                                                                                                                                                                                                                                            |                8 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                |               10 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                               |               11 |             35 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               17 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                               |               13 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                         |                                                                                                                                                                                                                                                            |               11 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                               |               15 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                            |               12 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 |                                                                                                                                                                                                                                                            |               11 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                         |                                                                                                                                                                                                                                                            |               10 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |               15 |             38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                |               11 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |               11 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                9 |             38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                  |                8 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                            |                9 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                 |               21 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                                            |               10 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                 |               15 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/design_1_axi_tf7_net_15                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                             |                6 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/design_1_axi_tf7_net_3                                                                                                                                                                                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg0                                                                                                                                                              |               10 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                                           |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |               10 |             44 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                            |                6 |             45 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[57]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                                            |                8 |             45 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[57]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                            |               10 |             45 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                            |                7 |             45 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                            |                9 |             45 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                            |               12 |             45 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                            |               14 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                            |                6 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                               |               17 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                               |               15 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                               |               17 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                            |                6 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                                                      |               10 |             52 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/E[0]                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               16 |             54 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |               11 |             55 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                            |               14 |             55 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               20 |             61 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               22 |             61 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                              |               25 |             63 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                            |                9 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                       |                                                                                                                                                                                                                                                            |               11 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |               20 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                              |                                                                                                                                                                                                                                                            |               14 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                            |               18 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_4[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |               14 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_3[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |               15 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                            |               14 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 |                                                                                                                                                                                                                                                            |               13 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                            |               17 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                            |               18 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                            |               16 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_5[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |               18 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                            |               14 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                            |               16 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                            |               25 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                            |               10 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                            |               15 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                            |               17 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                            |               10 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                            |               14 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                            |               14 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                            |               13 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                            |               15 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/largest_index                                                                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |                9 |             70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/next_state1                                                                                                                                                                                               | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/pitch_correction_1/inst/input_buff/r_ptr[7]_i_1_n_0                                                                                                                                                        |               25 |             71 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                |               25 |             72 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                            |               12 |             73 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                            |               16 |             73 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                              |                                                                                                                                                                                                                                                            |               12 |             79 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                            |               10 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                            |               10 |             80 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |               24 |             81 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |               40 |             83 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                    |                                                                                                                                                                                                                                                            |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                  |               27 |             92 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                |               22 |             93 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                            |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                   |               32 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                   |                                                                                                                                                                                                                                                            |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                |                                                                                                                                                                                                                                                            |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                            |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                |               26 |             97 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                            |               13 |            104 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                              |                                                                                                                                                                                                                                                            |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                              |                                                                                                                                                                                                                                                            |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                              |                                                                                                                                                                                                                                                            |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                            |               27 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[17]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                            |               16 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                             |                                                                                                                                                                                                                                                            |               33 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                              |                                                                                                                                                                                                                                                            |               39 |            130 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/design_1_mig_7s56_net_5                                                                                                                              |                                                                                                                                                                                                                                                            |               20 |            130 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                           |                                                                                                                                                                                                                                                            |              140 |            144 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/buff_fft_wrapper_0/inst/u_buff_fft/audio_w                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                                                  |              103 |            172 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                                        |                                                                                                                                                                                                                                                            |               22 |            176 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               55 |            183 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/design_1_mig_7s75_net_5                                                                                                                                                                       |                                                                                                                                                                                                                                                            |               24 |            192 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               98 |            229 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               90 |            251 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |              482 |           1796 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                            |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |              635 |           2295 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |              506 |           2930 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                           | design_1_i/fft_chain_wrapper_0/inst/fft_chain_i/xfft_3/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |              508 |           3004 |
+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


