
module test(p);

  output p;
  wire  q = 1;

  assign p = q;
endmodule

