/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_c.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef INSN_OPCODE_4a00
void arm64_coder__1608(void** vars) {
	/*Reduction for line 579 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),arm64_coder__2060(vars,BDFVar__RA),I_FMADD,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1609(void** vars) {
	/*Reduction for line 640 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),arm64_coder__2082(vars,BDFVar__RA),I_FMSUB,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1610(void** vars) {
	/*Reduction for line 641 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),arm64_coder__2060(vars,BDFVar__RA),I_FMSUB,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1611(void** vars) {
	/*Reduction for line 662 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FNMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),arm64_coder__2082(vars,BDFVar__RA),I_FNMADD,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1612(void** vars) {
	/*Reduction for line 663 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FNMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),arm64_coder__2060(vars,BDFVar__RA),I_FNMADD,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1613(void** vars) {
	/*Reduction for line 664 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FNMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),arm64_coder__2082(vars,BDFVar__RA),I_FNMSUB,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1614(void** vars) {
	/*Reduction for line 665 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FNMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),arm64_coder__2060(vars,BDFVar__RA),I_FNMSUB,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1615(void** vars) {
	/*Reduction for line 1005 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_MADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__2102(vars,BDFVar__RA),I_MADD,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1616(void** vars) {
	/*Reduction for line 1006 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_MADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),arm64_coder__1982(vars,BDFVar__RA),I_MADD,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1617(void** vars) {
	/*Reduction for line 1049 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_MSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__2102(vars,BDFVar__RA),I_MSUB,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1618(void** vars) {
	/*Reduction for line 1050 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_MSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),arm64_coder__1982(vars,BDFVar__RA),I_MSUB,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1619(void** vars) {
	/*Reduction for line 1148 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_SBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__1836(vars,BDFVar__IMM5),arm64_coder__1837(vars,BDFVar__IMM5_2),I_SBFM,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__1620(void** vars) {
	/*Reduction for line 1149 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_SBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1829(vars,BDFVar__IMM6),arm64_coder__1830(vars,BDFVar__IMM6_2),I_SBFM,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__1621(void** vars) {
	/*Reduction for line 1202 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_SMADDL_ARM64_FM_FMA_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__1982(vars,BDFVar__RA),I_SMADDL,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1622(void** vars) {
	/*Reduction for line 1239 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_SMSUBL_ARM64_FM_FMS_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__1982(vars,BDFVar__RA),I_SMSUBL,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
#endif
#ifdef INSN_OPCODE_4b00
void arm64_coder__1623(void** vars) {
	/*Reduction for line 391 from the ISA description file*/
	INSN_OPCODE_4b00(vars[BDFVar__template],arm64_VARIANTID_EXT_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),arm64_coder__1833(vars,BDFVar__IMM3),I_EXT,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_64b,RW8B);
}
void arm64_coder__1624(void** vars) {
	/*Reduction for line 392 from the ISA description file*/
	INSN_OPCODE_4b00(vars[BDFVar__template],arm64_VARIANTID_EXT_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),arm64_coder__1832(vars,BDFVar__IMM4),I_EXT,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_128b,RW16B);
}
#endif
#ifdef INSN_OPCODE_5a00
void arm64_coder__1625(void** vars) {
	/*Reduction for line 1680 from the ISA description file*/
	INSN_OPCODE_5a00(vars[BDFVar__template],arm64_VARIANTID_SYSL_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1833(vars,BDFVar__IMM3),arm64_coder__1865(vars,BDFVar__CRN),arm64_coder__1864(vars,BDFVar__CRM),arm64_coder__1825(vars,BDFVar__IMM3_2),I_SYSL,ISET_ARM64,FM_HW,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__1626(void** vars) {
	/*Reduction for line 1679 from the ISA description file*/
	INSN_OPCODE_5a00(vars[BDFVar__template],arm64_VARIANTID_SYS_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1833(vars,BDFVar__IMM3),arm64_coder__1865(vars,BDFVar__CRN),arm64_coder__1864(vars,BDFVar__CRM),arm64_coder__1825(vars,BDFVar__IMM3_2),arm64_coder__1983(vars,BDFVar__RTnl),I_SYS,ISET_ARM64,FM_HW,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
#endif
#ifdef INSN_OPCODE_LIST_FIRST_2b00
void arm64_coder__1627(void** vars) {
	/*Reduction for line 1540 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2004(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1628(void** vars) {
	/*Reduction for line 1539 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2004(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1942(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1629(void** vars) {
	/*Reduction for line 1538 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2006(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1630(void** vars) {
	/*Reduction for line 1537 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2006(vars,BDFVar__RT),arm64_coder__1941(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1631(void** vars) {
	/*Reduction for line 1536 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2007(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1632(void** vars) {
	/*Reduction for line 1535 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2007(vars,BDFVar__RT),arm64_coder__1943(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1633(void** vars) {
	/*Reduction for line 1534 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2008(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1634(void** vars) {
	/*Reduction for line 1533 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2008(vars,BDFVar__RT),arm64_coder__1944(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1635(void** vars) {
	/*Reduction for line 1532 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2004(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1866(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1636(void** vars) {
	/*Reduction for line 1531 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2006(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1637(void** vars) {
	/*Reduction for line 1530 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2007(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1638(void** vars) {
	/*Reduction for line 1529 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2008(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1639(void** vars) {
	/*Reduction for line 1528 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2013(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1640(void** vars) {
	/*Reduction for line 1527 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2013(vars,BDFVar__RT),arm64_coder__1935(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1641(void** vars) {
	/*Reduction for line 1524 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2013(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1642(void** vars) {
	/*Reduction for line 1522 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2026(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1643(void** vars) {
	/*Reduction for line 1521 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2026(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1936(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1644(void** vars) {
	/*Reduction for line 1520 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2028(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1645(void** vars) {
	/*Reduction for line 1519 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2028(vars,BDFVar__RT),arm64_coder__1937(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1646(void** vars) {
	/*Reduction for line 1518 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2029(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1647(void** vars) {
	/*Reduction for line 1517 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2029(vars,BDFVar__RT),arm64_coder__1938(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1648(void** vars) {
	/*Reduction for line 1516 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2030(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1649(void** vars) {
	/*Reduction for line 1515 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2030(vars,BDFVar__RT),arm64_coder__1939(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1650(void** vars) {
	/*Reduction for line 1514 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2026(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1866(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1651(void** vars) {
	/*Reduction for line 1513 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2028(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1652(void** vars) {
	/*Reduction for line 1512 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2029(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1653(void** vars) {
	/*Reduction for line 1511 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2030(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1654(void** vars) {
	/*Reduction for line 1510 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2035(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1655(void** vars) {
	/*Reduction for line 1509 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2035(vars,BDFVar__RT),arm64_coder__1940(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1656(void** vars) {
	/*Reduction for line 1506 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2035(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1657(void** vars) {
	/*Reduction for line 1504 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2037(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1658(void** vars) {
	/*Reduction for line 1503 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2037(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1941(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1659(void** vars) {
	/*Reduction for line 1502 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2039(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1660(void** vars) {
	/*Reduction for line 1501 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2039(vars,BDFVar__RT),arm64_coder__1943(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1661(void** vars) {
	/*Reduction for line 1500 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2040(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1662(void** vars) {
	/*Reduction for line 1499 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2040(vars,BDFVar__RT),arm64_coder__1944(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1663(void** vars) {
	/*Reduction for line 1498 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2041(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1664(void** vars) {
	/*Reduction for line 1497 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2041(vars,BDFVar__RT),arm64_coder__1945(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1665(void** vars) {
	/*Reduction for line 1496 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2037(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1866(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1666(void** vars) {
	/*Reduction for line 1495 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2039(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1667(void** vars) {
	/*Reduction for line 1494 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2040(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1668(void** vars) {
	/*Reduction for line 1493 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2041(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1669(void** vars) {
	/*Reduction for line 1492 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2046(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1670(void** vars) {
	/*Reduction for line 1491 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2046(vars,BDFVar__RT),arm64_coder__1942(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1671(void** vars) {
	/*Reduction for line 1488 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2046(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1672(void** vars) {
	/*Reduction for line 1486 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2015(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1673(void** vars) {
	/*Reduction for line 1485 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2015(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1943(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1674(void** vars) {
	/*Reduction for line 1484 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2017(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1675(void** vars) {
	/*Reduction for line 1483 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2017(vars,BDFVar__RT),arm64_coder__1944(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1676(void** vars) {
	/*Reduction for line 1482 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2018(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1677(void** vars) {
	/*Reduction for line 1481 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2018(vars,BDFVar__RT),arm64_coder__1945(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1678(void** vars) {
	/*Reduction for line 1480 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2019(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1679(void** vars) {
	/*Reduction for line 1479 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2019(vars,BDFVar__RT),arm64_coder__1946(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1680(void** vars) {
	/*Reduction for line 1478 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2015(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1866(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1681(void** vars) {
	/*Reduction for line 1477 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2017(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1682(void** vars) {
	/*Reduction for line 1476 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2018(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1683(void** vars) {
	/*Reduction for line 1475 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2019(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1684(void** vars) {
	/*Reduction for line 739 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2020(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1685(void** vars) {
	/*Reduction for line 740 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2021(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1686(void** vars) {
	/*Reduction for line 741 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2022(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1687(void** vars) {
	/*Reduction for line 742 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2016(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1867(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1688(void** vars) {
	/*Reduction for line 743 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2020(vars,BDFVar__RT),arm64_coder__1947(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1689(void** vars) {
	/*Reduction for line 744 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2020(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1690(void** vars) {
	/*Reduction for line 745 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2021(vars,BDFVar__RT),arm64_coder__1948(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1691(void** vars) {
	/*Reduction for line 746 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2021(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1692(void** vars) {
	/*Reduction for line 747 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2022(vars,BDFVar__RT),arm64_coder__1949(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1693(void** vars) {
	/*Reduction for line 748 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2022(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1694(void** vars) {
	/*Reduction for line 749 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2016(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1950(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1695(void** vars) {
	/*Reduction for line 750 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2016(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1696(void** vars) {
	/*Reduction for line 760 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D);
}
void arm64_coder__1697(void** vars) {
	/*Reduction for line 764 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1962(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D);
}
void arm64_coder__1698(void** vars) {
	/*Reduction for line 768 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D);
}
void arm64_coder__1699(void** vars) {
	/*Reduction for line 769 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2042(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1700(void** vars) {
	/*Reduction for line 770 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2043(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1701(void** vars) {
	/*Reduction for line 771 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2044(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1702(void** vars) {
	/*Reduction for line 772 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2038(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1867(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1703(void** vars) {
	/*Reduction for line 773 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2042(vars,BDFVar__RT),arm64_coder__1948(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1704(void** vars) {
	/*Reduction for line 774 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2042(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1705(void** vars) {
	/*Reduction for line 775 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2043(vars,BDFVar__RT),arm64_coder__1949(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1706(void** vars) {
	/*Reduction for line 776 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2043(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1707(void** vars) {
	/*Reduction for line 777 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2044(vars,BDFVar__RT),arm64_coder__1950(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1708(void** vars) {
	/*Reduction for line 778 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2044(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1709(void** vars) {
	/*Reduction for line 779 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2038(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1951(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1710(void** vars) {
	/*Reduction for line 780 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2038(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1711(void** vars) {
	/*Reduction for line 790 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D);
}
void arm64_coder__1712(void** vars) {
	/*Reduction for line 794 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1963(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D);
}
void arm64_coder__1713(void** vars) {
	/*Reduction for line 798 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D);
}
void arm64_coder__1714(void** vars) {
	/*Reduction for line 799 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2031(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1715(void** vars) {
	/*Reduction for line 800 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2032(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1716(void** vars) {
	/*Reduction for line 801 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2033(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1717(void** vars) {
	/*Reduction for line 802 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2027(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1867(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1718(void** vars) {
	/*Reduction for line 803 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2031(vars,BDFVar__RT),arm64_coder__1952(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1719(void** vars) {
	/*Reduction for line 804 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2031(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1720(void** vars) {
	/*Reduction for line 805 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2032(vars,BDFVar__RT),arm64_coder__1953(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1721(void** vars) {
	/*Reduction for line 806 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2032(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1722(void** vars) {
	/*Reduction for line 807 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2033(vars,BDFVar__RT),arm64_coder__1954(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1723(void** vars) {
	/*Reduction for line 808 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2033(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1724(void** vars) {
	/*Reduction for line 809 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2027(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1955(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1725(void** vars) {
	/*Reduction for line 810 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2027(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1726(void** vars) {
	/*Reduction for line 820 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D);
}
void arm64_coder__1727(void** vars) {
	/*Reduction for line 824 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1964(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D);
}
void arm64_coder__1728(void** vars) {
	/*Reduction for line 828 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D);
}
void arm64_coder__1729(void** vars) {
	/*Reduction for line 829 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2009(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1730(void** vars) {
	/*Reduction for line 830 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2010(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1731(void** vars) {
	/*Reduction for line 831 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2011(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1732(void** vars) {
	/*Reduction for line 832 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2005(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1867(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1733(void** vars) {
	/*Reduction for line 833 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2009(vars,BDFVar__RT),arm64_coder__1949(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1734(void** vars) {
	/*Reduction for line 834 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2009(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,WB);
}
void arm64_coder__1735(void** vars) {
	/*Reduction for line 835 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2010(vars,BDFVar__RT),arm64_coder__1950(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1736(void** vars) {
	/*Reduction for line 836 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2010(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,WH);
}
void arm64_coder__1737(void** vars) {
	/*Reduction for line 837 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2011(vars,BDFVar__RT),arm64_coder__1951(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1738(void** vars) {
	/*Reduction for line 838 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2011(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,WS);
}
void arm64_coder__1739(void** vars) {
	/*Reduction for line 839 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2005(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1956(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__1740(void** vars) {
	/*Reduction for line 840 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b00(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2005(vars,BDFVar__RT,BDFVar__Q),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
#endif
#ifdef INSN_OPCODE_LIST_FIRST_2b01
void arm64_coder__1741(void** vars) {
	/*Reduction for line 752 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2025(vars,BDFVar__RT),arm64_coder__1947(vars,BDFVar__RN),I_LD1R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1742(void** vars) {
	/*Reduction for line 753 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2025(vars,BDFVar__RT),arm64_coder__1948(vars,BDFVar__RN),I_LD1R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1743(void** vars) {
	/*Reduction for line 754 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2025(vars,BDFVar__RT),arm64_coder__1949(vars,BDFVar__RN),I_LD1R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1744(void** vars) {
	/*Reduction for line 755 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2025(vars,BDFVar__RT),arm64_coder__1950(vars,BDFVar__RN),I_LD1R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_VAR,W1Dto2D,vars[BDFVar__Q]);
}
void arm64_coder__1745(void** vars) {
	/*Reduction for line 757 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1746(void** vars) {
	/*Reduction for line 758 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
#endif
