{
  "Top": "edgedetect",
  "RtlTop": "edgedetect",
  "RtlPrefix": "",
  "RtlSubPrefix": "edgedetect_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image_rgb": {
      "index": "0",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_rgb_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_rgb_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_export -format=xo",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "edgedetect"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.667",
    "Uncertainty": "1.80009",
    "IsCombinational": "0",
    "II": "5249985",
    "Latency": "5249984"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.667 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "edgedetect",
    "Version": "1.0",
    "DisplayName": "Edgedetect",
    "Revision": "2113743614",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_edgedetect_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/EdgedetectBaseline_host\/src\/edgedetect.cpp"],
    "Vhdl": [
      "impl\/vhdl\/edgedetect_control_s_axi.vhd",
      "impl\/vhdl\/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_1.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_2.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_60_4.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.vhd",
      "impl\/vhdl\/edgedetect_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/edgedetect_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_gmem_m_axi.vhd",
      "impl\/vhdl\/edgedetect_image_gray_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/edgedetect_mul_19ns_21ns_39_1_1.vhd",
      "impl\/vhdl\/edgedetect_sdiv_11s_6ns_8_15_1.vhd",
      "impl\/vhdl\/edgedetect_sitodp_32ns_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_sparsemux_9_3_64_1_1.vhd",
      "impl\/vhdl\/edgedetect_sparsemux_13_3_8_1_1.vhd",
      "impl\/vhdl\/edgedetect_temp_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/edgedetect_udiv_12ns_6ns_8_16_1.vhd",
      "impl\/vhdl\/edgedetect_urem_19ns_4ns_3_23_1.vhd",
      "impl\/vhdl\/edgedetect.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/edgedetect_control_s_axi.v",
      "impl\/verilog\/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_1.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_2.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb.dat",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_60_4.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud.dat",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe.dat",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.v",
      "impl\/verilog\/edgedetect_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/edgedetect_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/edgedetect_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/edgedetect_gmem_m_axi.v",
      "impl\/verilog\/edgedetect_image_gray_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/edgedetect_image_gray_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/edgedetect_mul_19ns_21ns_39_1_1.v",
      "impl\/verilog\/edgedetect_sdiv_11s_6ns_8_15_1.v",
      "impl\/verilog\/edgedetect_sitodp_32ns_64_5_no_dsp_1.v",
      "impl\/verilog\/edgedetect_sparsemux_9_3_64_1_1.v",
      "impl\/verilog\/edgedetect_sparsemux_13_3_8_1_1.v",
      "impl\/verilog\/edgedetect_temp_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/edgedetect_udiv_12ns_6ns_8_16_1.v",
      "impl\/verilog\/edgedetect_urem_19ns_4ns_3_23_1.v",
      "impl\/verilog\/edgedetect.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/edgedetect_v1_0\/data\/edgedetect.mdd",
      "impl\/misc\/drivers\/edgedetect_v1_0\/data\/edgedetect.tcl",
      "impl\/misc\/drivers\/edgedetect_v1_0\/data\/edgedetect.yaml",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect.c",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect.h",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect_hw.h",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect_linux.c",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl",
      "impl\/misc\/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/edgedetect_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/edgedetect_sitodp_32ns_64_5_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/edgedetect.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/edgedetect.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "edgedetect_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name edgedetect_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "edgedetect_sitodp_32ns_64_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name edgedetect_sitodp_32ns_64_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "image_rgb_1",
          "access": "W",
          "description": "Data signal of image_rgb",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_rgb",
              "access": "W",
              "description": "Bit 31 to 0 of image_rgb"
            }]
        },
        {
          "offset": "0x14",
          "name": "image_rgb_2",
          "access": "W",
          "description": "Data signal of image_rgb",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_rgb",
              "access": "W",
              "description": "Bit 63 to 32 of image_rgb"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "image_rgb"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "image_rgb"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "512",
          "argName": "image_rgb"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "512",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "edgedetect",
      "BindInstances": "image_gray_U image_gray_1_U image_gray_2_U image_gray_3_U image_gray_4_U image_gray_5_U temp_buf_U icmp_ln55_fu_307_p2 empty_fu_340_p2 empty_43_fu_363_p2 empty_44_fu_346_p2 empty_45_fu_369_p2 icmp_ln58_fu_352_p2 icmp_ln105_fu_379_p2 icmp_ln155_fu_390_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "edgedetect_Pipeline_1",
          "InstanceName": "grp_edgedetect_Pipeline_1_fu_182",
          "BindInstances": "exitcond317_fu_175_p2 empty_39_fu_181_p2 next_mul_fu_190_p2 next_urem_fu_220_p2 empty_40_fu_226_p2 idx_urem_fu_232_p3"
        },
        {
          "ModuleName": "edgedetect_Pipeline_2",
          "InstanceName": "grp_edgedetect_Pipeline_2_fu_198",
          "BindInstances": "exitcond16_fu_52_p2 empty_38_fu_58_p2"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204",
          "BindInstances": "icmp_ln47_fu_101_p2 add_ln47_fu_107_p2 icmp_ln49_fu_119_p2 select_ln31_fu_125_p3 add_ln47_1_fu_133_p2 select_ln47_fu_139_p3 normal_factor_fu_208_p2 add_ln49_fu_180_p2 convolve2d_smoothing_unsigned_char_unsigned_char_filter_U"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211",
          "BindInstances": "icmp_ln10_fu_380_p2 add_ln10_fu_386_p2 icmp_ln13_fu_401_p2 select_ln10_fu_407_p3 select_ln10_1_fu_415_p3 add_ln10_1_fu_423_p2 select_ln10_2_fu_429_p3 empty_fu_457_p2 add_ln15_fu_517_p2 add_ln15_1_fu_522_p2 lshr_ln15_fu_710_p2 add_ln15_2_fu_618_p2 lshr_ln15_1_fu_730_p2 add_ln15_3_fu_637_p2 lshr_ln15_2_fu_754_p2 add_ln18_fu_542_p2 sitodp_32ns_64_5_no_dsp_1_U12 dmul_64ns_64ns_64_7_max_dsp_1_U11 sitodp_32ns_64_5_no_dsp_1_U12 dmul_64ns_64ns_64_7_max_dsp_1_U11 dadd_64ns_64ns_64_8_full_dsp_1_U10 sitodp_32ns_64_5_no_dsp_1_U12 dmul_64ns_64ns_64_7_max_dsp_1_U11 dadd_64ns_64ns_64_8_full_dsp_1_U10 fptrunc_64ns_32_2_no_dsp_1_U8 fpext_32ns_64_2_no_dsp_1_U9 icmp_ln18_fu_816_p2 icmp_ln24_fu_821_p2 add_ln36_fu_848_p2 xs_sign_2_fu_876_p2 xs_exp_2_fu_881_p3 xs_sig_2_fu_887_p3 xor_ln39_fu_893_p2 xs_sig_3_fu_899_p2 xor_ln18_fu_919_p2 and_ln24_fu_925_p2 or_ln24_fu_931_p2 xor_ln24_fu_937_p2 icmp_ln19_fu_943_p2 icmp_ln19_1_fu_948_p2 or_ln19_fu_953_p2 and_ln19_fu_959_p2 and_ln19_1_fu_964_p2 sparsemux_9_3_64_1_1_U15 add_ln486_fu_1037_p2 sub_ln71_fu_1051_p2 select_ln71_fu_1060_p3 lshr_ln71_fu_1076_p2 shl_ln71_fu_1092_p2 val_fu_1106_p3 mul_19ns_21ns_39_1_1_U14 urem_19ns_4ns_3_23_1_U13 add_ln13_fu_560_p2 mask_table_U"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_60_4",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227",
          "BindInstances": "icmp_ln60_fu_699_p2 add_ln67_1_fu_705_p2 add_ln67_fu_715_p2 mul_19ns_21ns_39_1_1_U35 urem_19ns_4ns_3_23_1_U36 sparsemux_13_3_8_1_1_U45 add_ln67_2_fu_773_p2 mul_19ns_21ns_39_1_1_U37 sparsemux_13_3_8_1_1_U46 add_ln67_3_fu_756_p2 add_ln67_4_fu_811_p2 mul_19ns_21ns_39_1_1_U38 sparsemux_13_3_8_1_1_U47 add_ln67_5_fu_846_p2 mul_19ns_21ns_39_1_1_U39 sparsemux_13_3_8_1_1_U48 add_ln67_6_fu_880_p2 mul_19ns_21ns_39_1_1_U40 sparsemux_13_3_8_1_1_U49 add_ln67_7_fu_915_p2 mul_19ns_21ns_39_1_1_U41 sparsemux_13_3_8_1_1_U50 add_ln67_8_fu_950_p2 mul_19ns_21ns_39_1_1_U42 sparsemux_13_3_8_1_1_U51 add_ln67_9_fu_984_p2 mul_19ns_21ns_39_1_1_U43 sparsemux_13_3_8_1_1_U52 add_ln67_10_fu_1019_p2 mul_19ns_21ns_39_1_1_U44 sparsemux_13_3_8_1_1_U53 tmp8_fu_1365_p2 tmp9_fu_1375_p2 tmp21_fu_1385_p2 add_ln67_11_fu_1403_p2 add_ln67_13_fu_1409_p2 add_ln67_14_fu_1419_p2 select_ln70_fu_1450_p3 udiv_12ns_6ns_8_16_1_U54 icmp_ln70_fu_1478_p2 xor_ln70_fu_1521_p2 pixel_fu_1530_p3 add_ln71_2_fu_1491_p2 shl_ln71_fu_1545_p2 shl_ln71_1_fu_1562_p2"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246",
          "BindInstances": "icmp_ln97_fu_101_p2 add_ln97_fu_107_p2 icmp_ln99_fu_119_p2 select_ln81_fu_125_p3 add_ln97_1_fu_133_p2 select_ln97_fu_139_p3 neg6_fu_208_p2 abscond7_fu_214_p2 abs8_fu_220_p3 normal_factor_2_fu_232_p2 add_ln99_fu_180_p2 convolve2d_vertical_unsigned_char_unsigned_char_filter_U"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253",
          "BindInstances": "icmp_ln147_fu_103_p2 add_ln147_fu_109_p2 icmp_ln149_fu_121_p2 select_ln131_fu_127_p3 add_ln147_1_fu_135_p2 select_ln147_fu_141_p3 neg9_fu_214_p2 abscond10_fu_220_p2 abs11_fu_226_p3 normal_factor_4_fu_238_p2 add_ln149_fu_182_p2 convolve2d_horizontal_unsigned_char_unsigned_char_filter_U"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260",
          "BindInstances": "icmp_ln108_fu_324_p2 add_ln108_fu_330_p2 icmp_ln110_fu_342_p2 select_ln81_fu_348_p3 indvars_iv_next25_i28100_fu_356_p2 select_ln108_fu_362_p3 empty_fu_394_p2 add_ln113_fu_408_p2 empty_36_fu_418_p2 lshr_ln117_fu_657_p2 add_ln117_fu_484_p2 lshr_ln117_1_fu_680_p2 tmp16_fu_537_p2 empty_37_fu_546_p2 lshr_ln117_2_fu_710_p2 add_ln117_1_fu_575_p2 lshr_ln117_3_fu_730_p2 add_ln117_3_fu_604_p2 add_ln117_2_fu_613_p2 lshr_ln117_4_fu_753_p2 sub_ln117_1_fu_777_p2 sub_ln117_fu_693_p2 add_ln117_5_fu_796_p2 select_ln120_fu_812_p3 sdiv_11s_6ns_8_15_1_U80 icmp_ln120_fu_844_p2 xor_ln120_fu_850_p2 pixel_fu_859_p3 add_ln121_fu_437_p2 add_ln121_2_fu_443_p2 add_ln121_1_fu_453_p2 mul_19ns_21ns_39_1_1_U78 urem_19ns_4ns_3_23_1_U79"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275",
          "BindInstances": "icmp_ln158_fu_241_p2 add_ln158_fu_247_p2 icmp_ln160_fu_259_p2 select_ln131_fu_265_p3 indvars_iv_next25_i74106_fu_273_p2 select_ln158_fu_279_p3 empty_fu_311_p2 add_ln163_fu_325_p2 empty_32_fu_335_p2 lshr_ln167_fu_566_p2 add_ln167_fu_401_p2 lshr_ln167_1_fu_586_p2 add_ln167_1_fu_430_p2 lshr_ln167_2_fu_609_p2 tmp23_fu_459_p2 empty_33_fu_468_p2 lshr_ln167_3_fu_639_p2 add_ln167_2_fu_497_p2 lshr_ln167_4_fu_662_p2 add_ln167_3_fu_526_p2 lshr_ln167_5_fu_695_p2 tmp4_fu_675_p2 add_ln167_4_fu_622_p2 add_ln170_fu_738_p2 select_ln170_fu_744_p3 sdiv_11s_6ns_8_15_1_U94 icmp_ln170_fu_774_p2 xor_ln170_fu_780_p2 pixel_fu_789_p3 add_ln171_fu_354_p2 add_ln171_2_fu_360_p2 add_ln171_1_fu_370_p2"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285",
          "BindInstances": "icmp_ln183_fu_272_p2 add_ln183_fu_278_p2 icmp_ln185_fu_290_p2 select_ln178_fu_296_p3 select_ln178_1_fu_521_p3 add_ln183_1_fu_304_p2 select_ln183_fu_310_p3 mul_19ns_21ns_39_1_1_U101 urem_19ns_4ns_3_23_1_U100 sparsemux_13_3_8_1_1_U102 neg12_fu_458_p2 abscond13_fu_464_p2 temp1_fu_470_p3 neg15_fu_478_p2 abscond16_fu_484_p2 temp2_fu_490_p3 icmp_ln190_fu_498_p2 temp3_fu_504_p3 icmp_ln191_fu_512_p2 icmp_ln191_1_fu_368_p2 add_ln185_fu_374_p2 select_ln191_fu_549_p3"
        }
      ]
    },
    "Info": {
      "edgedetect_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_60_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "edgedetect_Pipeline_1": {
        "Latency": {
          "LatencyBest": "307202",
          "LatencyAvg": "307202",
          "LatencyWorst": "307202",
          "PipelineII": "307201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "2.556"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "307200",
            "Latency": "307200",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "79",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_2": {
        "Latency": {
          "LatencyBest": "307202",
          "LatencyAvg": "307202",
          "LatencyWorst": "307202",
          "PipelineII": "307201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "2.548"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "307200",
            "Latency": "307200",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "79",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2": {
        "Latency": {
          "LatencyBest": "921708",
          "LatencyAvg": "921708",
          "LatencyWorst": "921708",
          "PipelineII": "921603",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_1_VITIS_LOOP_13_2",
            "TripCount": "307200",
            "Latency": "921706",
            "PipelineII": "3",
            "PipelineDepth": "110"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "15",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "5255",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "10225",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "2.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_1_VITIS_LOOP_49_2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "FF": "25",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "167",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_60_4": {
        "Latency": {
          "LatencyBest": "748",
          "LatencyAvg": "748",
          "LatencyWorst": "748",
          "PipelineII": "639",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_4",
            "TripCount": "638",
            "Latency": "746",
            "PipelineII": "1",
            "PipelineDepth": "110"
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "2645",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "4916",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "2.441"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_97_1_VITIS_LOOP_99_2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "FF": "24",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "186",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4": {
        "Latency": {
          "LatencyBest": "1524908",
          "LatencyAvg": "1524908",
          "LatencyWorst": "1524908",
          "PipelineII": "1524825",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_108_3_VITIS_LOOP_110_4",
            "TripCount": "304964",
            "Latency": "1524906",
            "PipelineII": "5",
            "PipelineDepth": "92"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "5041",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "13145",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "2.566"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_147_1_VITIS_LOOP_149_2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "FF": "24",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "187",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4": {
        "Latency": {
          "LatencyBest": "1829873",
          "LatencyAvg": "1829873",
          "LatencyWorst": "1829873",
          "PipelineII": "1829790",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_158_3_VITIS_LOOP_160_4",
            "TripCount": "304964",
            "Latency": "1829871",
            "PipelineII": "6",
            "PipelineDepth": "94"
          }],
        "Area": {
          "FF": "4668",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "14639",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2": {
        "Latency": {
          "LatencyBest": "307225",
          "LatencyAvg": "307225",
          "LatencyWorst": "307225",
          "PipelineII": "307201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_183_1_VITIS_LOOP_185_2",
            "TripCount": "307200",
            "Latency": "307223",
            "PipelineII": "1",
            "PipelineDepth": "25"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "2673",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2375",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect": {
        "Latency": {
          "LatencyBest": "5249984",
          "LatencyAvg": "5249984",
          "LatencyWorst": "5249984",
          "PipelineII": "5249985",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_58_3",
            "TripCount": "478",
            "Latency": "358977",
            "PipelineII": "",
            "PipelineDepth": "751"
          }],
        "Area": {
          "BRAM_18K": "380",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "20",
          "DSP": "26",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "1",
          "FF": "22690",
          "AVAIL_FF": "548160",
          "UTIL_FF": "4",
          "LUT": "49682",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-20 23:14:28 WEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
