<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-04T20:00:59.336+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-04T20:00:59.321+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_copy[0][3]', matrixmul.cpp:77) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-04T20:00:59.100+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a_1' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:77) on array 'a_1'." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-04T20:00:59.051+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-04T20:00:57.928+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-04T20:00:57.912+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;'fadd' operation ('tmp_12_1', matrixmul.cpp:82) (8.26 ns)&#xA;&#x9;'fadd' operation ('tmp_12_2', matrixmul.cpp:82) (8.26 ns)" projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.928+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (16.5ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.918+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_load_1', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.906+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_load_1', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.896+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_load_1', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.882+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_load', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.863+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_load', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.832+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_load', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.800+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_load', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.769+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-105] Cannot partition array 'a' (matrixmul.cpp:48): incorrect partition factor 1." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:36.226+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:35.785+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-04T19:44:35.757+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_3_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:21.312+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_3_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:21.280+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_2_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:21.258+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_2_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:21.228+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:21.198+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:21.173+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:21.125+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:21.088+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_1', matrixmul.cpp:71) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:20.787+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:19.730+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:19.688+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.791+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.786+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.781+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.734+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_row[1]', matrixmul.cpp:70) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.504+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:38.405+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:38.385+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.961+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.950+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.886+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.863+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_1_load', matrixmul.cpp:70) on array 'a_1' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.587+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:84) of variable 'tmp_12_3', matrixmul.cpp:81 on array 'a_2' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:76) on array 'a_2'." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.518+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:12.371+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:12.357+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', matmul.c:17) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="solution_default" date="2017-02-18T19:40:04.477+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.486+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.479+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.474+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.467+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_1', matmul.c:17) on array 'b' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.325+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', matmul.c:17) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_arrays" date="2017-02-18T19:10:24.638+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 985 ns  Iteration: 13  Process: /apatb_matrixmul_top/AESL_inst_matrixmul/matrixmul_fadd_32bkb_U1/matrixmul_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;Note: simulation done!&#xA;Time: 1065 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/patmos/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_6b/sim/vhdl/matrixmul.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 1065 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/patmos/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_6b/sim/vhdl/matrixmul.autotb.vhd&#xA;$finish called at time : 1065 ns&#xA;## quit" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:43:07.284+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 945 ns  Iteration: 13  Process: /apatb_matrixmul_top/AESL_inst_matrixmul/matrixmul_fadd_32bkb_U1/matrixmul_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:43:05.365+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 905 ns  Iteration: 13  Process: /apatb_matrixmul_top/AESL_inst_matrixmul/matrixmul_fadd_32bkb_U1/matrixmul_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:43:05.338+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 865 ns  Iteration: 13  Process: /apatb_matrixmul_top/AESL_inst_matrixmul/matrixmul_fadd_32bkb_U1/matrixmul_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:43:05.324+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 335 ns  Iteration: 13  Process: /apatb_matrixmul_top/AESL_inst_matrixmul/matrixmul_fadd_32bkb_U1/matrixmul_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:43:05.316+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 285 ns  Iteration: 13  Process: /apatb_matrixmul_top/AESL_inst_matrixmul/matrixmul_fadd_32bkb_U1/matrixmul_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:43:05.303+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 235 ns  Iteration: 14  Process: /apatb_matrixmul_top/AESL_inst_matrixmul/matrixmul_fadd_32bkb_U1/matrixmul_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:43:05.293+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matrixmul_top/AESL_inst_matrixmul/matrixmul_fadd_32bkb_U1/matrixmul_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:43:05.247+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matrixmul_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matrixmul_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matrixmul_ap_fadd_3_full_dsp_32 [matrixmul_ap_fadd_3_full_dsp_32_...]&#xA;Compiling architecture arch of entity xil_defaultlib.matrixmul_fadd_32bkb [matrixmul_fadd_32bkb_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matrixmul_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matrixmul_ap_fmul_2_max_dsp_32 [matrixmul_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling architecture arch of entity xil_defaultlib.matrixmul_fmul_32cud [\matrixmul_fmul_32cud(id=1)\]&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_mux_42_dEe [\matrixmul_mux_42_dEe(id=1,din5_...]&#xA;Compiling architecture behav of entity xil_defaultlib.matrixmul [matrixmul_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_0 [aesl_autobram_a_0_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_1 [aesl_autobram_a_1_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_2 [aesl_autobram_a_2_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_3 [aesl_autobram_a_3_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_4 [aesl_autobram_a_4_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_5 [aesl_autobram_a_5_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_matrixmul_top&#xA;Built simulation snapshot matrixmul&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_6b/sim/vhdl/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:58.732+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.954+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.935+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.914+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.895+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.866+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.853+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.845+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.829+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.806+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.800+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.786+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.769+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.736+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matrixmul_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:49.437+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.749+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.715+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.514+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.506+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.493+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.485+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.463+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.445+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.426+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.408+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.368+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.320+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.260+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.236+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:48.153+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:47.977+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:47.291+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T19:42:46.008+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_2.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# vsim -L work -suppress 6630 -t 10ps apatb_matrixmul_top &#xA;# ** Note: (vsim-3812) Design is being optimized...&#xA;# //  ModelSim SE 10.1b Apr 26 2012 Linux 4.4.0-66-generic&#xA;# //&#xA;# //  Copyright 1991-2012 Mentor Graphics Corporation&#xA;# //  All Rights Reserved.&#xA;# //&#xA;# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION&#xA;# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS&#xA;# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.&#xA;# //&#xA;# Loading std.standard&#xA;# Loading std.textio(body)&#xA;# Loading ieee.std_logic_1164(body)&#xA;# Loading ieee.std_logic_arith(body)&#xA;# Loading ieee.std_logic_unsigned(body)&#xA;# Loading ieee.numeric_std(body)&#xA;# Loading ieee.std_logic_textio(body)&#xA;# Loading work.apatb_matrixmul_top(behav)#1&#xA;# Loading work.matrixmul(behav)#1&#xA;# Loading work.aesl_autobram_a_0(behav)#1&#xA;# Loading work.aesl_autobram_a_1(behav)#1&#xA;# Loading work.aesl_autobram_a_2(behav)#1&#xA;# 1&#xA;# 1&#xA;# ** Note: simulation done!&#xA;#    Time: 915 ns  Iteration: 1  Instance: /apatb_matrixmul_top&#xA;# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;#    Time: 915 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc File: matrixmul.autotb.vhd&#xA;# Break in Process generate_sim_done_proc at matrixmul.autotb.vhd line 733" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:03.050+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_0.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mul_32scud_MulnS_0&#xA;# -- Compiling architecture behav of matrixmul_mul_32scud_MulnS_0&#xA;# -- Compiling entity matrixmul_mul_32scud&#xA;# -- Compiling architecture arch of matrixmul_mul_32scud&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_2&#xA;# -- Compiling architecture behav of AESL_autobram_a_2" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.599+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_1.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_0&#xA;# -- Compiling architecture behav of AESL_autobram_a_0" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.533+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(104): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul&#xA;# -- Compiling architecture behav of matrixmul&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_1&#xA;# -- Compiling architecture behav of AESL_autobram_a_1" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.504+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(102): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.436+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(101): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.422+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(100): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.418+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(99): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.412+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(98): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.408+0200" type="Warning"/>
        <logs message="# ** Warning: Copied /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini.&#xA;#          Updated modelsim.ini.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling package AESL_sim_components&#xA;# -- Compiling package body AESL_sim_components&#xA;# -- Loading package AESL_sim_components&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mux_42_bkb&#xA;# -- Compiling architecture rtl of matrixmul_mux_42_bkb&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity apatb_matrixmul_top&#xA;# -- Compiling architecture behav of apatb_matrixmul_top" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.401+0200" type="Warning"/>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xA;# Copying /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini&#xA;# Modifying modelsim.ini" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.323+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_2.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# vsim -L work -suppress 6630 -t 10ps apatb_matrixmul_top &#xA;# ** Note: (vsim-3812) Design is being optimized...&#xA;# //  ModelSim SE 10.1b Apr 26 2012 Linux 4.4.0-66-generic&#xA;# //&#xA;# //  Copyright 1991-2012 Mentor Graphics Corporation&#xA;# //  All Rights Reserved.&#xA;# //&#xA;# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION&#xA;# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS&#xA;# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.&#xA;# //&#xA;# Loading std.standard&#xA;# Loading std.textio(body)&#xA;# Loading ieee.std_logic_1164(body)&#xA;# Loading ieee.std_logic_arith(body)&#xA;# Loading ieee.std_logic_unsigned(body)&#xA;# Loading ieee.numeric_std(body)&#xA;# Loading ieee.std_logic_textio(body)&#xA;# Loading work.apatb_matrixmul_top(behav)#1&#xA;# Loading work.matrixmul(behav)#1&#xA;# Loading work.aesl_autobram_a_0(behav)#1&#xA;# Loading work.aesl_autobram_a_1(behav)#1&#xA;# Loading work.aesl_autobram_a_2(behav)#1&#xA;# Loading work.aesl_autobram_a_3(behav)#1&#xA;# 1&#xA;# 1&#xA;# ** Note: simulation done!&#xA;#    Time: 1305 ns  Iteration: 1  Instance: /apatb_matrixmul_top&#xA;# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;#    Time: 1305 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc File: matrixmul.autotb.vhd&#xA;# Break in Process generate_sim_done_proc at matrixmul.autotb.vhd line 820" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:38.735+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_0.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_2&#xA;# -- Compiling architecture behav of AESL_autobram_a_2" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.422+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_1.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_0&#xA;# -- Compiling architecture behav of AESL_autobram_a_0" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.354+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_3.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mul_32seOg_MulnS_0&#xA;# -- Compiling architecture behav of matrixmul_mul_32seOg_MulnS_0&#xA;# -- Compiling entity matrixmul_mul_32seOg&#xA;# -- Compiling architecture arch of matrixmul_mul_32seOg&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_urem_3nbkb_div_u&#xA;# -- Compiling architecture rtl of matrixmul_urem_3nbkb_div_u&#xA;# -- Compiling entity matrixmul_urem_3nbkb_div&#xA;# -- Compiling architecture rtl of matrixmul_urem_3nbkb_div&#xA;# -- Compiling entity matrixmul_urem_3nbkb&#xA;# -- Compiling architecture arch of matrixmul_urem_3nbkb&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_urem_4ncud_div_u&#xA;# -- Compiling architecture rtl of matrixmul_urem_4ncud_div_u&#xA;# -- Compiling entity matrixmul_urem_4ncud_div&#xA;# -- Compiling architecture rtl of matrixmul_urem_4ncud_div&#xA;# -- Compiling entity matrixmul_urem_4ncud&#xA;# -- Compiling architecture arch of matrixmul_urem_4ncud&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_1&#xA;# -- Compiling architecture behav of AESL_autobram_a_1" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.312+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(116): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul&#xA;# -- Compiling architecture behav of matrixmul&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_3&#xA;# -- Compiling architecture behav of AESL_autobram_a_3" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.187+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(114): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.093+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(113): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.089+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(112): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.076+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(111): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.072+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(110): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.059+0200" type="Warning"/>
        <logs message="# ** Warning: Copied /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini.&#xA;#          Updated modelsim.ini.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling package AESL_sim_components&#xA;# -- Compiling package body AESL_sim_components&#xA;# -- Loading package AESL_sim_components&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mux_42_dEe&#xA;# -- Compiling architecture rtl of matrixmul_mux_42_dEe&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity apatb_matrixmul_top&#xA;# -- Compiling architecture behav of apatb_matrixmul_top" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.044+0200" type="Warning"/>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xA;# Copying /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini&#xA;# Modifying modelsim.ini" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:35.932+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
