21:03:04 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
21:03:07 INFO  : Registering command handlers for Vitis TCF services
21:03:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
21:03:07 INFO  : Platform repository initialization has completed.
21:03:10 INFO  : XSCT server has started successfully.
21:03:13 INFO  : Successfully done setting XSCT server connection channel  
21:03:13 INFO  : plnx-install-location is set to ''
21:03:13 INFO  : Successfully done query RDI_DATADIR 
21:03:13 INFO  : Successfully done setting workspace for the tool. 
21:04:06 INFO  : Result from executing command 'getProjects': test_pattern_hdmi
21:04:06 INFO  : Result from executing command 'getPlatforms': 
21:04:07 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:04:07 INFO  : Platform 'test_pattern_hdmi' is added to custom repositories.
21:04:15 INFO  : Platform 'test_pattern_hdmi' is added to custom repositories.
21:09:08 INFO  : Result from executing command 'getProjects': test_pattern_hdmi
21:09:08 INFO  : Result from executing command 'getPlatforms': test_pattern_hdmi|C:/Vitis_projects/2022_1/test_hdmi_pattern/test_pattern_hdmi/export/test_pattern_hdmi/test_pattern_hdmi.xpfm
21:09:08 INFO  : Checking for BSP changes to sync application flags for project 'hdmi_pattern'...
21:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:14:44 INFO  : 'jtag frequency' command is executed.
21:14:44 INFO  : Context for 'APU' is selected.
21:14:44 INFO  : System reset is completed.
21:14:47 INFO  : 'after 3000' command is executed.
21:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:14:50 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/hdmi_pattern/_ide/bitstream/test_pattern_hdmi.bit"
21:14:50 INFO  : Context for 'APU' is selected.
21:14:50 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/test_pattern_hdmi/export/test_pattern_hdmi/hw/test_pattern_hdmi.xsa'.
21:14:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:50 INFO  : Context for 'APU' is selected.
21:14:50 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/hdmi_pattern/_ide/psinit/ps7_init.tcl' is done.
21:14:50 INFO  : 'ps7_init' command is executed.
21:14:50 INFO  : 'ps7_post_config' command is executed.
21:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:50 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/hdmi_pattern/Debug/hdmi_pattern.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/hdmi_pattern/_ide/bitstream/test_pattern_hdmi.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/test_pattern_hdmi/export/test_pattern_hdmi/hw/test_pattern_hdmi.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/hdmi_pattern/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/hdmi_pattern/Debug/hdmi_pattern.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:50 INFO  : 'con' command is executed.
21:14:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:50 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\hdmi_pattern_system\_ide\scripts\systemdebugger_hdmi_pattern_system_standalone.tcl'
22:20:27 INFO  : Disconnected from the channel tcfchan#2.
16:34:55 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
16:34:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
16:34:58 INFO  : Platform repository initialization has completed.
16:34:58 INFO  : Registering command handlers for Vitis TCF services
16:34:59 INFO  : XSCT server has started successfully.
16:35:01 INFO  : plnx-install-location is set to ''
16:35:01 INFO  : Successfully done setting XSCT server connection channel  
16:35:01 INFO  : Successfully done query RDI_DATADIR 
16:35:01 INFO  : Successfully done setting workspace for the tool. 
16:35:47 INFO  : Hardware specification for platform project 'test_pattern_hdmi' is updated.
16:35:53 INFO  : Result from executing command 'removePlatformRepo': 
16:37:25 INFO  : Result from executing command 'getProjects': design_1_wrapper;test_pattern_hdmi
16:37:25 INFO  : Result from executing command 'getPlatforms': 
16:37:25 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:37:33 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:38:00 INFO  : Result from executing command 'getProjects': design_1_wrapper;test_pattern_hdmi
16:38:00 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:38:00 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:39:35 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:39:55 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:39:59 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:40:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:40:10 INFO  : 'jtag frequency' command is executed.
16:40:10 INFO  : Context for 'APU' is selected.
16:40:10 INFO  : System reset is completed.
16:40:13 INFO  : 'after 3000' command is executed.
16:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:40:16 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
16:40:16 INFO  : Context for 'APU' is selected.
16:40:16 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:40:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:16 INFO  : Context for 'APU' is selected.
16:40:16 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:40:16 INFO  : 'ps7_init' command is executed.
16:40:16 INFO  : 'ps7_post_config' command is executed.
16:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:16 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:16 INFO  : 'con' command is executed.
16:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:16 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:40:55 INFO  : Disconnected from the channel tcfchan#4.
16:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:40:55 INFO  : 'jtag frequency' command is executed.
16:40:55 INFO  : Context for 'APU' is selected.
16:40:55 INFO  : System reset is completed.
16:40:58 INFO  : 'after 3000' command is executed.
16:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:41:00 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
16:41:00 INFO  : Context for 'APU' is selected.
16:41:00 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:00 INFO  : Context for 'APU' is selected.
16:41:00 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:41:01 INFO  : 'ps7_init' command is executed.
16:41:01 INFO  : 'ps7_post_config' command is executed.
16:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:01 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:01 INFO  : 'con' command is executed.
16:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:01 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:44:53 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:45:00 INFO  : Disconnected from the channel tcfchan#5.
16:45:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:45:00 INFO  : 'jtag frequency' command is executed.
16:45:00 INFO  : Context for 'APU' is selected.
16:45:00 INFO  : System reset is completed.
16:45:03 INFO  : 'after 3000' command is executed.
16:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:45:06 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
16:45:06 INFO  : Context for 'APU' is selected.
16:45:06 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:06 INFO  : Context for 'APU' is selected.
16:45:06 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:45:06 INFO  : 'ps7_init' command is executed.
16:45:06 INFO  : 'ps7_post_config' command is executed.
16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : 'con' command is executed.
16:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:06 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:46:52 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:47:51 INFO  : Result from executing command 'getProjects': design_1_wrapper;test_pattern_hdmi
16:47:51 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:47:55 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:47:58 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:47:58 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:47:58 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
16:47:58 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:48:02 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
16:48:06 INFO  : Disconnected from the channel tcfchan#6.
16:48:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:48:07 INFO  : 'jtag frequency' command is executed.
16:48:07 INFO  : Context for 'APU' is selected.
16:48:07 INFO  : System reset is completed.
16:48:10 INFO  : 'after 3000' command is executed.
16:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:48:12 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
16:48:12 INFO  : Context for 'APU' is selected.
16:48:12 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:48:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:12 INFO  : Context for 'APU' is selected.
16:48:12 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:48:12 INFO  : 'ps7_init' command is executed.
16:48:12 INFO  : 'ps7_post_config' command is executed.
16:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:13 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:13 INFO  : 'con' command is executed.
16:48:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:13 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:49:38 INFO  : Disconnected from the channel tcfchan#9.
16:49:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:49:38 INFO  : 'jtag frequency' command is executed.
16:49:38 INFO  : Context for 'APU' is selected.
16:49:38 INFO  : System reset is completed.
16:49:41 INFO  : 'after 3000' command is executed.
16:49:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:49:43 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
16:49:44 INFO  : Context for 'APU' is selected.
16:49:44 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:49:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:44 INFO  : Context for 'APU' is selected.
16:49:44 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:49:44 INFO  : 'ps7_init' command is executed.
16:49:44 INFO  : 'ps7_post_config' command is executed.
16:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:44 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:44 INFO  : 'con' command is executed.
16:49:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:44 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:02:34 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:02:45 INFO  : Result from executing command 'getProjects': design_1_wrapper;test_pattern_hdmi
17:02:45 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:03:26 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:03:28 INFO  : Updating application flags with new BSP settings...
17:03:28 INFO  : Successfully updated application flags for project pattern_v2.
17:03:29 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:03:29 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:03:29 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
17:03:29 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:03:34 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
17:03:48 INFO  : Disconnected from the channel tcfchan#10.
17:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:03:48 INFO  : 'jtag frequency' command is executed.
17:03:48 INFO  : Context for 'APU' is selected.
17:03:48 INFO  : System reset is completed.
17:03:51 INFO  : 'after 3000' command is executed.
17:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:03:54 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
17:03:54 INFO  : Context for 'APU' is selected.
17:03:54 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:54 INFO  : Context for 'APU' is selected.
17:03:54 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:03:54 INFO  : 'ps7_init' command is executed.
17:03:54 INFO  : 'ps7_post_config' command is executed.
17:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:54 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:54 INFO  : 'con' command is executed.
17:03:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:54 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:04:54 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:05:04 INFO  : Disconnected from the channel tcfchan#13.
17:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:05:04 INFO  : 'jtag frequency' command is executed.
17:05:04 INFO  : Context for 'APU' is selected.
17:05:04 INFO  : System reset is completed.
17:05:07 INFO  : 'after 3000' command is executed.
17:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:05:10 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
17:05:10 INFO  : Context for 'APU' is selected.
17:05:10 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:05:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:10 INFO  : Context for 'APU' is selected.
17:05:10 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:05:10 INFO  : 'ps7_init' command is executed.
17:05:10 INFO  : 'ps7_post_config' command is executed.
17:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:10 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:10 INFO  : 'con' command is executed.
17:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:10 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:05:48 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:05:56 INFO  : Disconnected from the channel tcfchan#15.
17:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:05:56 INFO  : 'jtag frequency' command is executed.
17:05:56 INFO  : Context for 'APU' is selected.
17:05:56 INFO  : System reset is completed.
17:05:59 INFO  : 'after 3000' command is executed.
17:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:06:02 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
17:06:02 INFO  : Context for 'APU' is selected.
17:06:02 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:02 INFO  : Context for 'APU' is selected.
17:06:02 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:06:02 INFO  : 'ps7_init' command is executed.
17:06:02 INFO  : 'ps7_post_config' command is executed.
17:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:02 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:02 INFO  : 'con' command is executed.
17:06:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:02 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:07:11 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:07:29 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:07:42 INFO  : Disconnected from the channel tcfchan#17.
17:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:07:43 INFO  : 'jtag frequency' command is executed.
17:07:43 INFO  : Context for 'APU' is selected.
17:07:43 INFO  : System reset is completed.
17:07:46 INFO  : 'after 3000' command is executed.
17:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:07:48 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
17:07:48 INFO  : Context for 'APU' is selected.
17:07:48 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:48 INFO  : Context for 'APU' is selected.
17:07:48 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:07:48 INFO  : 'ps7_init' command is executed.
17:07:48 INFO  : 'ps7_post_config' command is executed.
17:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:48 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:49 INFO  : 'con' command is executed.
17:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:49 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:08:56 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:09:02 INFO  : Disconnected from the channel tcfchan#19.
17:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:09:02 INFO  : 'jtag frequency' command is executed.
17:09:02 INFO  : Context for 'APU' is selected.
17:09:02 INFO  : System reset is completed.
17:09:05 INFO  : 'after 3000' command is executed.
17:09:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:09:08 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
17:09:08 INFO  : Context for 'APU' is selected.
17:09:08 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:08 INFO  : Context for 'APU' is selected.
17:09:08 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:09:08 INFO  : 'ps7_init' command is executed.
17:09:08 INFO  : 'ps7_post_config' command is executed.
17:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:08 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:08 INFO  : 'con' command is executed.
17:09:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:08 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:10:22 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:10:30 INFO  : Disconnected from the channel tcfchan#21.
17:10:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:10:30 INFO  : 'jtag frequency' command is executed.
17:10:30 INFO  : Context for 'APU' is selected.
17:10:30 INFO  : System reset is completed.
17:10:33 INFO  : 'after 3000' command is executed.
17:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:10:35 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
17:10:35 INFO  : Context for 'APU' is selected.
17:10:35 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:10:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:35 INFO  : Context for 'APU' is selected.
17:10:35 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:10:36 INFO  : 'ps7_init' command is executed.
17:10:36 INFO  : 'ps7_post_config' command is executed.
17:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:36 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:36 INFO  : 'con' command is executed.
17:10:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:36 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:11:07 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:11:15 INFO  : Disconnected from the channel tcfchan#23.
17:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:11:15 INFO  : 'jtag frequency' command is executed.
17:11:15 INFO  : Context for 'APU' is selected.
17:11:15 INFO  : System reset is completed.
17:11:18 INFO  : 'after 3000' command is executed.
17:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:11:20 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit"
17:11:20 INFO  : Context for 'APU' is selected.
17:11:20 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:20 INFO  : Context for 'APU' is selected.
17:11:20 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:11:21 INFO  : 'ps7_init' command is executed.
17:11:21 INFO  : 'ps7_post_config' command is executed.
17:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:21 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:21 INFO  : 'con' command is executed.
17:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:21 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:15:09 INFO  : Disconnected from the channel tcfchan#25.
10:44:23 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
10:44:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
10:44:25 INFO  : Platform repository initialization has completed.
10:44:26 INFO  : Registering command handlers for Vitis TCF services
10:44:26 INFO  : XSCT server has started successfully.
10:44:28 INFO  : plnx-install-location is set to ''
10:44:28 INFO  : Successfully done setting XSCT server connection channel  
10:44:28 INFO  : Successfully done query RDI_DATADIR 
10:44:28 INFO  : Successfully done setting workspace for the tool. 
10:45:31 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
10:45:47 INFO  : Result from executing command 'getProjects': design_1_wrapper;test_pattern_hdmi
10:45:47 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
10:46:29 INFO  : Example project xaxivdma_example_intr_1 has been created successfully.
10:48:24 INFO  : Example project vdma_1 has been created successfully.
11:56:36 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
11:56:45 INFO  : Result from executing command 'getProjects': design_1_wrapper;test_pattern_hdmi
11:56:45 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:57:15 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
11:57:17 INFO  : Updating application flags with new BSP settings...
11:57:17 INFO  : Successfully updated application flags for project pattern_v2.
11:57:18 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:57:18 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
11:57:18 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
11:57:18 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:57:22 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
12:00:40 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:01:03 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:19:44 INFO  : Result from executing command 'getProjects': design_1_wrapper;test_pattern_hdmi
12:19:44 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:19:44 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:20:38 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:21:04 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:22:36 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:22:51 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:25:43 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:26:21 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:28:43 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:30:07 INFO  : Result from executing command 'removePlatformRepo': 
12:30:29 INFO  : Result from executing command 'getProjects': design_1_wrapper;test_pattern_hdmi
12:30:29 INFO  : Result from executing command 'getPlatforms': 
12:30:30 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:33:10 INFO  : Result from executing command 'removePlatformRepo': 
12:33:18 ERROR : An unexpected exception occurred in the module 'reading platform'
12:33:38 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:33:38 INFO  : Result from executing command 'getPlatforms': 
12:33:38 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:34:19 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:35:07 INFO  : Build configuration of 'pattern_v2_system' is updated to 'Release'
12:35:07 INFO  : Build configuration of system project is automatically updated to 'Release'.
12:35:07 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:35:45 INFO  : Build configuration of 'pattern_v2_system' is updated to 'Debug'
12:35:45 INFO  : Build configuration of system project is automatically updated to 'Debug'.
12:35:45 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:35:59 INFO  : Result from executing command 'removePlatformRepo': 
12:36:11 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:36:12 INFO  : Result from executing command 'getPlatforms': 
12:36:12 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:37:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
12:37:34 INFO  : 'jtag frequency' command is executed.
12:37:34 INFO  : Context for 'APU' is selected.
12:37:35 INFO  : System reset is completed.
12:37:38 INFO  : 'after 3000' command is executed.
12:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
12:37:40 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_v1.bit"
12:37:40 INFO  : Context for 'APU' is selected.
12:37:40 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_v1.xsa'.
12:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:40 INFO  : Context for 'APU' is selected.
12:37:40 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
12:37:40 INFO  : 'ps7_init' command is executed.
12:37:40 INFO  : 'ps7_post_config' command is executed.
12:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:41 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:41 INFO  : 'con' command is executed.
12:37:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:37:41 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
12:40:28 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:40:36 INFO  : Disconnected from the channel tcfchan#10.
12:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
12:40:36 INFO  : 'jtag frequency' command is executed.
12:40:36 INFO  : Context for 'APU' is selected.
12:40:36 INFO  : System reset is completed.
12:40:39 INFO  : 'after 3000' command is executed.
12:40:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
12:40:41 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_v1.bit"
12:40:41 INFO  : Context for 'APU' is selected.
12:40:41 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_v1.xsa'.
12:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:41 INFO  : Context for 'APU' is selected.
12:40:41 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
12:40:42 INFO  : 'ps7_init' command is executed.
12:40:42 INFO  : 'ps7_post_config' command is executed.
12:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:42 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:42 INFO  : 'con' command is executed.
12:40:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:42 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
12:55:08 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
12:55:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:55:37 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:55:38 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:55:40 INFO  : Updating application flags with new BSP settings...
12:55:40 INFO  : Successfully updated application flags for project pattern_v2.
12:55:41 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:55:41 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_vdma_v1.bit' stored in project is removed.
12:55:41 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
12:55:41 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:55:46 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
12:56:18 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:56:32 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:57:07 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
12:59:45 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:01:00 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:01:19 INFO  : Disconnected from the channel tcfchan#11.
13:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
13:01:19 INFO  : 'jtag frequency' command is executed.
13:01:19 INFO  : Context for 'APU' is selected.
13:01:19 INFO  : System reset is completed.
13:01:22 INFO  : 'after 3000' command is executed.
13:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
13:01:25 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_intr_v1.bit"
13:01:25 INFO  : Context for 'APU' is selected.
13:01:25 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_intr_v1.xsa'.
13:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:25 INFO  : Context for 'APU' is selected.
13:01:25 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
13:01:25 INFO  : 'ps7_init' command is executed.
13:01:25 INFO  : 'ps7_post_config' command is executed.
13:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:25 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_intr_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_intr_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:25 INFO  : 'con' command is executed.
13:01:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:01:25 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
13:03:18 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:03:23 INFO  : Disconnected from the channel tcfchan#16.
13:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
13:03:23 INFO  : 'jtag frequency' command is executed.
13:03:23 INFO  : Context for 'APU' is selected.
13:03:23 INFO  : System reset is completed.
13:03:26 INFO  : 'after 3000' command is executed.
13:03:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
13:03:28 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_intr_v1.bit"
13:03:28 INFO  : Context for 'APU' is selected.
13:03:28 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_intr_v1.xsa'.
13:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:28 INFO  : Context for 'APU' is selected.
13:03:28 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
13:03:29 INFO  : 'ps7_init' command is executed.
13:03:29 INFO  : 'ps7_post_config' command is executed.
13:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:29 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_intr_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_intr_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:29 INFO  : 'con' command is executed.
13:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:03:29 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
13:06:22 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:06:27 INFO  : Disconnected from the channel tcfchan#17.
13:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
13:06:27 INFO  : 'jtag frequency' command is executed.
13:06:27 INFO  : Context for 'APU' is selected.
13:06:27 INFO  : System reset is completed.
13:06:30 INFO  : 'after 3000' command is executed.
13:06:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
13:06:32 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_intr_v1.bit"
13:06:32 INFO  : Context for 'APU' is selected.
13:06:32 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_intr_v1.xsa'.
13:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:32 INFO  : Context for 'APU' is selected.
13:06:32 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
13:06:32 INFO  : 'ps7_init' command is executed.
13:06:32 INFO  : 'ps7_post_config' command is executed.
13:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:33 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_vdma_intr_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_vdma_intr_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:33 INFO  : 'con' command is executed.
13:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:33 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
13:23:08 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
13:23:18 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:23:18 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:23:18 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:23:21 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:23:21 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_vdma_intr_v1.bit' stored in project is removed.
13:23:21 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
13:23:21 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:23:26 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
13:23:32 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:24:20 INFO  : Disconnected from the channel tcfchan#19.
13:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
13:24:20 INFO  : 'jtag frequency' command is executed.
13:24:20 INFO  : Context for 'APU' is selected.
13:24:20 INFO  : System reset is completed.
13:24:23 INFO  : 'after 3000' command is executed.
13:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
13:24:26 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_dramat.bit"
13:24:26 INFO  : Context for 'APU' is selected.
13:24:26 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_dramat.xsa'.
13:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:26 INFO  : Context for 'APU' is selected.
13:24:26 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
13:24:26 INFO  : 'ps7_init' command is executed.
13:24:26 INFO  : 'ps7_post_config' command is executed.
13:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:26 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_dramat.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_dramat.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:27 INFO  : 'con' command is executed.
13:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:27 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
13:28:11 INFO  : Example project xaxivdma_example_intr_1 has been created successfully.
13:38:07 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
13:38:24 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:38:24 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:38:30 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:38:34 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:38:34 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_dramat.bit' stored in project is removed.
13:38:34 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
13:38:34 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:38:39 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
13:38:45 INFO  : Disconnected from the channel tcfchan#23.
13:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
13:38:46 INFO  : 'jtag frequency' command is executed.
13:38:46 INFO  : Context for 'APU' is selected.
13:38:46 INFO  : System reset is completed.
13:38:49 INFO  : 'after 3000' command is executed.
13:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
13:38:51 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
13:38:51 INFO  : Context for 'APU' is selected.
13:38:51 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
13:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:51 INFO  : Context for 'APU' is selected.
13:38:51 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
13:38:51 INFO  : 'ps7_init' command is executed.
13:38:51 INFO  : 'ps7_post_config' command is executed.
13:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:52 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:52 INFO  : 'con' command is executed.
13:38:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:52 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
13:42:08 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:42:17 INFO  : Disconnected from the channel tcfchan#26.
13:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
13:42:17 INFO  : 'jtag frequency' command is executed.
13:42:17 INFO  : Context for 'APU' is selected.
13:42:17 INFO  : System reset is completed.
13:42:20 INFO  : 'after 3000' command is executed.
13:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
13:42:22 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
13:42:22 INFO  : Context for 'APU' is selected.
13:42:22 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
13:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:22 INFO  : Context for 'APU' is selected.
13:42:22 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
13:42:23 INFO  : 'ps7_init' command is executed.
13:42:23 INFO  : 'ps7_post_config' command is executed.
13:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:23 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:23 INFO  : 'con' command is executed.
13:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:23 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
13:44:32 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:45:01 INFO  : Disconnected from the channel tcfchan#28.
13:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
13:45:01 INFO  : 'jtag frequency' command is executed.
13:45:01 INFO  : Context for 'APU' is selected.
13:45:01 INFO  : System reset is completed.
13:45:04 INFO  : 'after 3000' command is executed.
13:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
13:45:07 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
13:45:07 INFO  : Context for 'APU' is selected.
13:45:07 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
13:45:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:07 INFO  : Context for 'APU' is selected.
13:45:07 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
13:45:07 INFO  : 'ps7_init' command is executed.
13:45:07 INFO  : 'ps7_post_config' command is executed.
13:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:07 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:07 INFO  : 'con' command is executed.
13:45:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:45:07 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
13:56:44 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
13:56:57 INFO  : Disconnected from the channel tcfchan#29.
13:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
13:56:58 INFO  : 'jtag frequency' command is executed.
13:56:58 INFO  : Context for 'APU' is selected.
13:56:58 INFO  : System reset is completed.
13:57:01 INFO  : 'after 3000' command is executed.
13:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
13:57:03 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
13:57:03 INFO  : Context for 'APU' is selected.
13:57:03 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
13:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:03 INFO  : Context for 'APU' is selected.
13:57:03 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
13:57:03 INFO  : 'ps7_init' command is executed.
13:57:03 INFO  : 'ps7_post_config' command is executed.
13:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:04 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:04 INFO  : 'con' command is executed.
13:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:04 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
14:08:49 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
14:09:07 INFO  : Disconnected from the channel tcfchan#31.
14:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
14:09:07 INFO  : 'jtag frequency' command is executed.
14:09:07 INFO  : Context for 'APU' is selected.
14:09:07 INFO  : System reset is completed.
14:09:10 INFO  : 'after 3000' command is executed.
14:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
14:09:12 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
14:09:12 INFO  : Context for 'APU' is selected.
14:09:12 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
14:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:12 INFO  : Context for 'APU' is selected.
14:09:12 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
14:09:13 INFO  : 'ps7_init' command is executed.
14:09:13 INFO  : 'ps7_post_config' command is executed.
14:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:13 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:13 INFO  : 'con' command is executed.
14:09:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:09:13 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
14:10:14 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
14:10:21 INFO  : Disconnected from the channel tcfchan#33.
14:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
14:10:21 INFO  : 'jtag frequency' command is executed.
14:10:21 INFO  : Context for 'APU' is selected.
14:10:21 INFO  : System reset is completed.
14:10:24 INFO  : 'after 3000' command is executed.
14:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
14:10:26 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
14:10:26 INFO  : Context for 'APU' is selected.
14:10:26 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
14:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:26 INFO  : Context for 'APU' is selected.
14:10:26 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
14:10:26 INFO  : 'ps7_init' command is executed.
14:10:26 INFO  : 'ps7_post_config' command is executed.
14:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:27 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:27 INFO  : 'con' command is executed.
14:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:27 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
14:12:57 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
14:13:49 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
14:14:11 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
14:14:56 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
14:15:03 INFO  : Disconnected from the channel tcfchan#35.
14:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
14:15:03 INFO  : 'jtag frequency' command is executed.
14:15:03 INFO  : Context for 'APU' is selected.
14:15:03 INFO  : System reset is completed.
14:15:06 INFO  : 'after 3000' command is executed.
14:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
14:15:08 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
14:15:08 INFO  : Context for 'APU' is selected.
14:15:08 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
14:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:08 INFO  : Context for 'APU' is selected.
14:15:08 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
14:15:09 INFO  : 'ps7_init' command is executed.
14:15:09 INFO  : 'ps7_post_config' command is executed.
14:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:09 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:09 INFO  : 'con' command is executed.
14:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:15:09 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
14:16:11 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
14:16:18 INFO  : Disconnected from the channel tcfchan#37.
14:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
14:16:18 INFO  : 'jtag frequency' command is executed.
14:16:18 INFO  : Context for 'APU' is selected.
14:16:18 INFO  : System reset is completed.
14:16:21 INFO  : 'after 3000' command is executed.
14:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
14:16:23 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
14:16:23 INFO  : Context for 'APU' is selected.
14:16:23 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
14:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:23 INFO  : Context for 'APU' is selected.
14:16:23 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
14:16:24 INFO  : 'ps7_init' command is executed.
14:16:24 INFO  : 'ps7_post_config' command is executed.
14:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:24 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:24 INFO  : 'con' command is executed.
14:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:24 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
14:16:47 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
14:42:27 INFO  : Disconnected from the channel tcfchan#39.
15:51:49 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
15:51:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
15:51:52 INFO  : Platform repository initialization has completed.
15:51:52 INFO  : XSCT server has started successfully.
15:51:52 INFO  : Successfully done setting XSCT server connection channel  
15:51:52 INFO  : plnx-install-location is set to ''
15:51:52 INFO  : Successfully done query RDI_DATADIR 
15:51:52 INFO  : Successfully done setting workspace for the tool. 
15:51:52 INFO  : Registering command handlers for Vitis TCF services
16:09:19 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:12:18 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:13:09 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:15:06 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:15:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:15:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:15:47 INFO  : 'jtag frequency' command is executed.
16:15:47 INFO  : Context for 'APU' is selected.
16:15:47 INFO  : System reset is completed.
16:15:50 INFO  : 'after 3000' command is executed.
16:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:15:53 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:15:53 INFO  : Context for 'APU' is selected.
16:15:53 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:53 INFO  : Context for 'APU' is selected.
16:15:53 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:15:53 INFO  : 'ps7_init' command is executed.
16:15:53 INFO  : 'ps7_post_config' command is executed.
16:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:53 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:54 INFO  : 'con' command is executed.
16:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:54 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:17:47 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:17:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:17:57 INFO  : Disconnected from the channel tcfchan#2.
16:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:17:57 INFO  : 'jtag frequency' command is executed.
16:17:57 INFO  : Context for 'APU' is selected.
16:17:58 INFO  : System reset is completed.
16:18:01 INFO  : 'after 3000' command is executed.
16:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:18:03 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:18:03 INFO  : Context for 'APU' is selected.
16:18:06 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:06 INFO  : Context for 'APU' is selected.
16:18:06 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:18:07 INFO  : 'ps7_init' command is executed.
16:18:07 INFO  : 'ps7_post_config' command is executed.
16:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:07 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:07 INFO  : 'con' command is executed.
16:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:07 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:18:59 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:19:06 INFO  : Disconnected from the channel tcfchan#4.
16:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:19:06 INFO  : 'jtag frequency' command is executed.
16:19:06 INFO  : Context for 'APU' is selected.
16:19:06 INFO  : System reset is completed.
16:19:09 INFO  : 'after 3000' command is executed.
16:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:19:11 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:19:11 INFO  : Context for 'APU' is selected.
16:19:14 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:14 INFO  : Context for 'APU' is selected.
16:19:14 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:19:15 INFO  : 'ps7_init' command is executed.
16:19:15 INFO  : 'ps7_post_config' command is executed.
16:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:15 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:15 INFO  : 'con' command is executed.
16:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:15 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:20:47 INFO  : Disconnected from the channel tcfchan#5.
16:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:20:48 INFO  : 'jtag frequency' command is executed.
16:20:48 INFO  : Context for 'APU' is selected.
16:20:48 INFO  : System reset is completed.
16:20:51 INFO  : 'after 3000' command is executed.
16:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:20:53 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:20:53 INFO  : Context for 'APU' is selected.
16:20:56 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:20:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:56 INFO  : Context for 'APU' is selected.
16:20:56 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:20:57 INFO  : 'ps7_init' command is executed.
16:20:57 INFO  : 'ps7_post_config' command is executed.
16:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:57 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:57 INFO  : 'con' command is executed.
16:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:57 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:22:24 INFO  : Checking for BSP changes to sync application flags for project 'vdma_1'...
16:22:24 INFO  : Updating application flags with new BSP settings...
16:22:24 INFO  : Successfully updated application flags for project vdma_1.
16:22:24 INFO  : The hardware specification used by project 'vdma_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:22:24 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:22:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\bitstream' in project 'vdma_1'.
16:22:24 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:22:29 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\psinit' in project 'vdma_1'.
16:22:34 INFO  : Checking for BSP changes to sync application flags for project 'vdma_1'...
16:23:05 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:23:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:23:12 INFO  : Disconnected from the channel tcfchan#6.
16:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:23:12 INFO  : 'jtag frequency' command is executed.
16:23:12 INFO  : Context for 'APU' is selected.
16:23:12 INFO  : System reset is completed.
16:23:15 INFO  : 'after 3000' command is executed.
16:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:23:17 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:23:17 INFO  : Context for 'APU' is selected.
16:23:21 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:23:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:21 INFO  : Context for 'APU' is selected.
16:23:21 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:23:21 INFO  : 'ps7_init' command is executed.
16:23:21 INFO  : 'ps7_post_config' command is executed.
16:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:21 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:21 INFO  : 'con' command is executed.
16:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:21 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:24:45 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:24:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:24:55 INFO  : Disconnected from the channel tcfchan#8.
16:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:24:55 INFO  : 'jtag frequency' command is executed.
16:24:55 INFO  : Context for 'APU' is selected.
16:24:55 INFO  : System reset is completed.
16:24:58 INFO  : 'after 3000' command is executed.
16:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:25:00 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:25:00 INFO  : Context for 'APU' is selected.
16:25:04 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:25:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:04 INFO  : Context for 'APU' is selected.
16:25:04 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:25:04 INFO  : 'ps7_init' command is executed.
16:25:04 INFO  : 'ps7_post_config' command is executed.
16:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:04 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:04 INFO  : 'con' command is executed.
16:25:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:04 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:25:45 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:25:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:25:59 INFO  : Disconnected from the channel tcfchan#10.
16:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:25:59 INFO  : 'jtag frequency' command is executed.
16:25:59 INFO  : Context for 'APU' is selected.
16:25:59 INFO  : System reset is completed.
16:26:02 INFO  : 'after 3000' command is executed.
16:26:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:26:05 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:26:05 INFO  : Context for 'APU' is selected.
16:26:08 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:08 INFO  : Context for 'APU' is selected.
16:26:08 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:26:08 INFO  : 'ps7_init' command is executed.
16:26:08 INFO  : 'ps7_post_config' command is executed.
16:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:08 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:08 INFO  : 'con' command is executed.
16:26:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:08 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:32:04 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:33:08 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:35:34 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:35:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:35:44 INFO  : Disconnected from the channel tcfchan#12.
16:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:35:44 INFO  : 'jtag frequency' command is executed.
16:35:44 INFO  : Context for 'APU' is selected.
16:35:44 INFO  : System reset is completed.
16:35:47 INFO  : 'after 3000' command is executed.
16:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:35:50 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:35:50 INFO  : Context for 'APU' is selected.
16:35:53 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:53 INFO  : Context for 'APU' is selected.
16:35:53 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:35:54 INFO  : 'ps7_init' command is executed.
16:35:54 INFO  : 'ps7_post_config' command is executed.
16:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:54 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:54 INFO  : 'con' command is executed.
16:35:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:54 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:39:16 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:39:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:39:24 INFO  : Disconnected from the channel tcfchan#14.
16:39:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:39:25 INFO  : 'jtag frequency' command is executed.
16:39:25 INFO  : Context for 'APU' is selected.
16:39:25 INFO  : System reset is completed.
16:39:28 INFO  : 'after 3000' command is executed.
16:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:39:30 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:39:30 INFO  : Context for 'APU' is selected.
16:39:34 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:39:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:34 INFO  : Context for 'APU' is selected.
16:39:34 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:39:34 INFO  : 'ps7_init' command is executed.
16:39:34 INFO  : 'ps7_post_config' command is executed.
16:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:34 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:34 INFO  : 'con' command is executed.
16:39:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:34 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:40:40 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:40:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:40:48 INFO  : Disconnected from the channel tcfchan#16.
16:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:40:48 INFO  : 'jtag frequency' command is executed.
16:40:48 INFO  : Context for 'APU' is selected.
16:40:48 INFO  : System reset is completed.
16:40:51 INFO  : 'after 3000' command is executed.
16:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:40:54 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:40:54 INFO  : Context for 'APU' is selected.
16:40:57 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:57 INFO  : Context for 'APU' is selected.
16:40:57 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:40:58 INFO  : 'ps7_init' command is executed.
16:40:58 INFO  : 'ps7_post_config' command is executed.
16:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:58 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:58 INFO  : 'con' command is executed.
16:40:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:58 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:41:30 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:41:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:43:35 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:43:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa is already opened

16:43:42 INFO  : Disconnected from the channel tcfchan#18.
16:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:43:42 INFO  : 'jtag frequency' command is executed.
16:43:42 INFO  : Context for 'APU' is selected.
16:43:42 INFO  : System reset is completed.
16:43:45 INFO  : 'after 3000' command is executed.
16:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:43:48 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit"
16:43:48 INFO  : Context for 'APU' is selected.
16:43:51 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa'.
16:43:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:51 INFO  : Context for 'APU' is selected.
16:43:51 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:43:51 INFO  : 'ps7_init' command is executed.
16:43:51 INFO  : 'ps7_post_config' command is executed.
16:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:52 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_with_ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_with_ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:52 INFO  : 'con' command is executed.
16:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:52 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:45:19 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:45:54 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:45:54 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:45:55 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:45:58 INFO  : Updating application flags with new BSP settings...
16:45:58 INFO  : Successfully updated application flags for project pattern_v2.
16:45:59 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:45:59 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_with_ila.bit' stored in project is removed.
16:45:59 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
16:45:59 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:46:03 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
16:46:04 INFO  : Disconnected from the channel tcfchan#21.
16:46:29 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:46:37 INFO  : 'jtag frequency' command is executed.
16:46:37 INFO  : Context for 'APU' is selected.
16:46:37 INFO  : System reset is completed.
16:46:40 INFO  : 'after 3000' command is executed.
16:46:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:46:42 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:46:42 INFO  : Context for 'APU' is selected.
16:46:42 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:46:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:42 INFO  : Context for 'APU' is selected.
16:46:42 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:46:43 INFO  : 'ps7_init' command is executed.
16:46:43 INFO  : 'ps7_post_config' command is executed.
16:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:43 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:43 INFO  : 'con' command is executed.
16:46:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:43 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:47:19 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:47:27 INFO  : Disconnected from the channel tcfchan#24.
16:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:47:27 INFO  : 'jtag frequency' command is executed.
16:47:27 INFO  : Context for 'APU' is selected.
16:47:27 INFO  : System reset is completed.
16:47:30 INFO  : 'after 3000' command is executed.
16:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:47:32 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:47:32 INFO  : Context for 'APU' is selected.
16:47:32 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:32 INFO  : Context for 'APU' is selected.
16:47:32 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:47:32 INFO  : 'ps7_init' command is executed.
16:47:33 INFO  : 'ps7_post_config' command is executed.
16:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:33 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:33 INFO  : 'con' command is executed.
16:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:33 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:48:02 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:48:09 INFO  : Disconnected from the channel tcfchan#26.
16:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:48:09 INFO  : 'jtag frequency' command is executed.
16:48:09 INFO  : Context for 'APU' is selected.
16:48:09 INFO  : System reset is completed.
16:48:12 INFO  : 'after 3000' command is executed.
16:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:48:14 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:48:15 INFO  : Context for 'APU' is selected.
16:48:15 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:15 INFO  : Context for 'APU' is selected.
16:48:15 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:48:15 INFO  : 'ps7_init' command is executed.
16:48:15 INFO  : 'ps7_post_config' command is executed.
16:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:15 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:15 INFO  : 'con' command is executed.
16:48:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:15 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:48:42 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:48:51 INFO  : Disconnected from the channel tcfchan#28.
16:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:48:51 INFO  : 'jtag frequency' command is executed.
16:48:51 INFO  : Context for 'APU' is selected.
16:48:51 INFO  : System reset is completed.
16:48:54 INFO  : 'after 3000' command is executed.
16:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:48:56 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:48:56 INFO  : Context for 'APU' is selected.
16:48:56 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:48:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:56 INFO  : Context for 'APU' is selected.
16:48:56 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:48:56 INFO  : 'ps7_init' command is executed.
16:48:56 INFO  : 'ps7_post_config' command is executed.
16:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:57 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:57 INFO  : 'con' command is executed.
16:48:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:57 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:49:19 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:49:26 INFO  : Disconnected from the channel tcfchan#30.
16:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:49:26 INFO  : 'jtag frequency' command is executed.
16:49:26 INFO  : Context for 'APU' is selected.
16:49:26 INFO  : System reset is completed.
16:49:29 INFO  : 'after 3000' command is executed.
16:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:49:32 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:49:32 INFO  : Context for 'APU' is selected.
16:49:32 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:32 INFO  : Context for 'APU' is selected.
16:49:32 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:49:32 INFO  : 'ps7_init' command is executed.
16:49:32 INFO  : 'ps7_post_config' command is executed.
16:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:32 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:32 INFO  : 'con' command is executed.
16:49:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:32 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:51:52 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:51:57 INFO  : Disconnected from the channel tcfchan#32.
16:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:51:57 INFO  : 'jtag frequency' command is executed.
16:51:57 INFO  : Context for 'APU' is selected.
16:51:57 INFO  : System reset is completed.
16:52:00 INFO  : 'after 3000' command is executed.
16:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:52:02 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:52:02 INFO  : Context for 'APU' is selected.
16:52:02 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:02 INFO  : Context for 'APU' is selected.
16:52:02 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:52:03 INFO  : 'ps7_init' command is executed.
16:52:03 INFO  : 'ps7_post_config' command is executed.
16:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:03 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:03 INFO  : 'con' command is executed.
16:52:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:03 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:54:18 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:55:57 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:56:06 INFO  : Disconnected from the channel tcfchan#34.
16:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:56:06 INFO  : 'jtag frequency' command is executed.
16:56:06 INFO  : Context for 'APU' is selected.
16:56:06 INFO  : System reset is completed.
16:56:09 INFO  : 'after 3000' command is executed.
16:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:56:12 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:56:12 INFO  : Context for 'APU' is selected.
16:56:12 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:12 INFO  : Context for 'APU' is selected.
16:56:12 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:56:12 INFO  : 'ps7_init' command is executed.
16:56:12 INFO  : 'ps7_post_config' command is executed.
16:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:12 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:12 INFO  : 'con' command is executed.
16:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:12 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:57:50 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:57:57 INFO  : Disconnected from the channel tcfchan#36.
16:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:57:57 INFO  : 'jtag frequency' command is executed.
16:57:57 INFO  : Context for 'APU' is selected.
16:57:57 INFO  : System reset is completed.
16:58:00 INFO  : 'after 3000' command is executed.
16:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:58:02 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:58:02 INFO  : Context for 'APU' is selected.
16:58:02 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:02 INFO  : Context for 'APU' is selected.
16:58:02 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:58:03 INFO  : 'ps7_init' command is executed.
16:58:03 INFO  : 'ps7_post_config' command is executed.
16:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:03 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:03 INFO  : 'con' command is executed.
16:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:03 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:59:12 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:59:19 INFO  : Disconnected from the channel tcfchan#38.
16:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:59:19 INFO  : 'jtag frequency' command is executed.
16:59:19 INFO  : Context for 'APU' is selected.
16:59:19 INFO  : System reset is completed.
16:59:22 INFO  : 'after 3000' command is executed.
16:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:59:25 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:59:25 INFO  : Context for 'APU' is selected.
16:59:25 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:59:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:25 INFO  : Context for 'APU' is selected.
16:59:25 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:59:25 INFO  : 'ps7_init' command is executed.
16:59:25 INFO  : 'ps7_post_config' command is executed.
16:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:25 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:25 INFO  : 'con' command is executed.
16:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:25 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:59:38 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:59:45 INFO  : Disconnected from the channel tcfchan#40.
16:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:59:45 INFO  : 'jtag frequency' command is executed.
16:59:45 INFO  : Context for 'APU' is selected.
16:59:45 INFO  : System reset is completed.
16:59:48 INFO  : 'after 3000' command is executed.
16:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:59:51 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:59:51 INFO  : Context for 'APU' is selected.
16:59:51 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:51 INFO  : Context for 'APU' is selected.
16:59:51 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:59:51 INFO  : 'ps7_init' command is executed.
16:59:51 INFO  : 'ps7_post_config' command is executed.
16:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:51 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:51 INFO  : 'con' command is executed.
16:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:51 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:01:39 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:02:03 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:02:09 INFO  : Disconnected from the channel tcfchan#42.
17:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:02:09 INFO  : 'jtag frequency' command is executed.
17:02:09 INFO  : Context for 'APU' is selected.
17:02:09 INFO  : System reset is completed.
17:02:12 INFO  : 'after 3000' command is executed.
17:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:02:14 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:02:14 INFO  : Context for 'APU' is selected.
17:02:14 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:14 INFO  : Context for 'APU' is selected.
17:02:14 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:02:15 INFO  : 'ps7_init' command is executed.
17:02:15 INFO  : 'ps7_post_config' command is executed.
17:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:15 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:15 INFO  : 'con' command is executed.
17:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:15 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:02:45 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:02:59 INFO  : Disconnected from the channel tcfchan#44.
17:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:02:59 INFO  : 'jtag frequency' command is executed.
17:02:59 INFO  : Context for 'APU' is selected.
17:02:59 INFO  : System reset is completed.
17:03:02 INFO  : 'after 3000' command is executed.
17:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:03:05 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:03:05 INFO  : Context for 'APU' is selected.
17:03:05 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:05 INFO  : Context for 'APU' is selected.
17:03:05 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:03:05 INFO  : 'ps7_init' command is executed.
17:03:05 INFO  : 'ps7_post_config' command is executed.
17:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:05 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:05 INFO  : 'con' command is executed.
17:03:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:05 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:04:34 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:04:39 INFO  : Disconnected from the channel tcfchan#46.
17:04:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:04:39 INFO  : 'jtag frequency' command is executed.
17:04:40 INFO  : Context for 'APU' is selected.
17:04:40 INFO  : System reset is completed.
17:04:43 INFO  : 'after 3000' command is executed.
17:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:04:45 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:04:45 INFO  : Context for 'APU' is selected.
17:04:45 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:45 INFO  : Context for 'APU' is selected.
17:04:45 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:04:45 INFO  : 'ps7_init' command is executed.
17:04:45 INFO  : 'ps7_post_config' command is executed.
17:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:45 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:46 INFO  : 'con' command is executed.
17:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:46 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:05:00 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:05:08 INFO  : Disconnected from the channel tcfchan#48.
17:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:05:08 INFO  : 'jtag frequency' command is executed.
17:05:08 INFO  : Context for 'APU' is selected.
17:05:08 INFO  : System reset is completed.
17:05:11 INFO  : 'after 3000' command is executed.
17:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:05:13 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:05:13 INFO  : Context for 'APU' is selected.
17:05:13 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:05:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:13 INFO  : Context for 'APU' is selected.
17:05:13 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:05:14 INFO  : 'ps7_init' command is executed.
17:05:14 INFO  : 'ps7_post_config' command is executed.
17:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:14 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:14 INFO  : 'con' command is executed.
17:05:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:14 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:05:43 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:13:40 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:13:50 INFO  : Disconnected from the channel tcfchan#50.
17:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:13:50 INFO  : 'jtag frequency' command is executed.
17:13:50 INFO  : Context for 'APU' is selected.
17:13:50 INFO  : System reset is completed.
17:13:53 INFO  : 'after 3000' command is executed.
17:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:13:55 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:13:55 INFO  : Context for 'APU' is selected.
17:13:55 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:55 INFO  : Context for 'APU' is selected.
17:13:55 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:13:56 INFO  : 'ps7_init' command is executed.
17:13:56 INFO  : 'ps7_post_config' command is executed.
17:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:56 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:56 INFO  : 'con' command is executed.
17:13:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:56 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:15:33 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:15:38 INFO  : Disconnected from the channel tcfchan#53.
17:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:15:38 INFO  : 'jtag frequency' command is executed.
17:15:39 INFO  : Context for 'APU' is selected.
17:15:39 INFO  : System reset is completed.
17:15:42 INFO  : 'after 3000' command is executed.
17:15:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:15:44 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:15:44 INFO  : Context for 'APU' is selected.
17:15:44 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:15:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:44 INFO  : Context for 'APU' is selected.
17:15:44 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:15:44 INFO  : 'ps7_init' command is executed.
17:15:44 INFO  : 'ps7_post_config' command is executed.
17:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:44 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:45 INFO  : 'con' command is executed.
17:15:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:45 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:16:31 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:16:37 INFO  : Disconnected from the channel tcfchan#55.
17:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:16:37 INFO  : 'jtag frequency' command is executed.
17:16:37 INFO  : Context for 'APU' is selected.
17:16:37 INFO  : System reset is completed.
17:16:40 INFO  : 'after 3000' command is executed.
17:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:16:43 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:16:43 INFO  : Context for 'APU' is selected.
17:16:43 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:43 INFO  : Context for 'APU' is selected.
17:16:43 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:16:43 INFO  : 'ps7_init' command is executed.
17:16:43 INFO  : 'ps7_post_config' command is executed.
17:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:43 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:43 INFO  : 'con' command is executed.
17:16:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:43 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:19:34 INFO  : Checking for BSP changes to sync application flags for project 'xaxivdma_example_intr_1'...
17:19:34 INFO  : Updating application flags with new BSP settings...
17:19:34 INFO  : Successfully updated application flags for project xaxivdma_example_intr_1.
17:19:35 INFO  : The hardware specification used by project 'xaxivdma_example_intr_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:19:35 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\xaxivdma_example_intr_1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:19:35 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\xaxivdma_example_intr_1\_ide\bitstream\design_1_wrapper_dramat.bit' stored in project is removed.
17:19:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\xaxivdma_example_intr_1\_ide\bitstream' in project 'xaxivdma_example_intr_1'.
17:19:35 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\xaxivdma_example_intr_1\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:19:40 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\xaxivdma_example_intr_1\_ide\psinit' in project 'xaxivdma_example_intr_1'.
17:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:19:51 INFO  : 'jtag frequency' command is executed.
17:19:51 INFO  : Context for 'APU' is selected.
17:19:51 INFO  : System reset is completed.
17:19:54 INFO  : 'after 3000' command is executed.
17:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:19:56 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/xaxivdma_example_intr_1/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:19:56 INFO  : Context for 'APU' is selected.
17:19:56 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:56 INFO  : Context for 'APU' is selected.
17:19:56 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/xaxivdma_example_intr_1/_ide/psinit/ps7_init.tcl' is done.
17:19:56 INFO  : 'ps7_init' command is executed.
17:19:56 INFO  : 'ps7_post_config' command is executed.
17:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:57 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/xaxivdma_example_intr_1/Debug/xaxivdma_example_intr_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/xaxivdma_example_intr_1/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/xaxivdma_example_intr_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/xaxivdma_example_intr_1/Debug/xaxivdma_example_intr_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:57 INFO  : 'con' command is executed.
17:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:57 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\xaxivdma_example_intr_1_system\_ide\scripts\systemdebugger_xaxivdma_example_intr_1_system_standalone.tcl'
17:20:54 INFO  : Checking for BSP changes to sync application flags for project 'xaxivdma_example_intr_1'...
17:21:15 INFO  : Checking for BSP changes to sync application flags for project 'vdma_1'...
17:21:15 INFO  : Updating application flags with new BSP settings...
17:21:15 INFO  : Successfully updated application flags for project vdma_1.
17:21:16 INFO  : The hardware specification used by project 'vdma_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:21:16 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\bitstream\design_1_wrapper_with_ila.bit' stored in project is removed.
17:21:16 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\bitstream' in project 'vdma_1'.
17:21:16 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:21:20 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\psinit' in project 'vdma_1'.
17:23:10 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:25:51 INFO  : Disconnected from the channel tcfchan#57.
17:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:25:54 INFO  : 'jtag frequency' command is executed.
17:25:54 INFO  : Context for 'APU' is selected.
17:25:54 INFO  : System reset is completed.
17:25:57 INFO  : 'after 3000' command is executed.
17:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:26:00 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:26:00 INFO  : Context for 'APU' is selected.
17:26:00 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:00 INFO  : Context for 'APU' is selected.
17:26:00 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:26:00 INFO  : 'ps7_init' command is executed.
17:26:00 INFO  : 'ps7_post_config' command is executed.
17:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:00 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:00 INFO  : 'con' command is executed.
17:26:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:00 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:27:50 WARN  : channel "tcfchan#57" closed
17:27:50 INFO  : Disconnected from the channel tcfchan#61.
17:34:16 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
17:34:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
17:34:19 INFO  : Platform repository initialization has completed.
17:34:19 INFO  : XSCT server has started successfully.
17:34:19 INFO  : plnx-install-location is set to ''
17:34:19 INFO  : Successfully done setting XSCT server connection channel  
17:34:19 INFO  : Successfully done query RDI_DATADIR 
17:34:19 INFO  : Successfully done setting workspace for the tool. 
17:34:19 INFO  : Registering command handlers for Vitis TCF services
17:40:56 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:41:31 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:41:57 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:41:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa is already opened

17:42:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:42:07 INFO  : 'jtag frequency' command is executed.
17:42:07 INFO  : Context for 'APU' is selected.
17:42:07 INFO  : System reset is completed.
17:42:10 INFO  : 'after 3000' command is executed.
17:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:42:13 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:42:13 INFO  : Context for 'APU' is selected.
17:42:13 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:42:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:13 INFO  : Context for 'APU' is selected.
17:42:13 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:42:13 INFO  : 'ps7_init' command is executed.
17:42:13 INFO  : 'ps7_post_config' command is executed.
17:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:13 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:13 INFO  : 'con' command is executed.
17:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:13 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:43:17 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:43:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa is already opened

17:43:22 INFO  : Disconnected from the channel tcfchan#2.
17:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:43:22 INFO  : 'jtag frequency' command is executed.
17:43:22 INFO  : Context for 'APU' is selected.
17:43:22 INFO  : System reset is completed.
17:43:25 INFO  : 'after 3000' command is executed.
17:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:43:28 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:43:28 INFO  : Context for 'APU' is selected.
17:43:31 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:43:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:31 INFO  : Context for 'APU' is selected.
17:43:31 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:43:31 INFO  : 'ps7_init' command is executed.
17:43:31 INFO  : 'ps7_post_config' command is executed.
17:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:31 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:31 INFO  : 'con' command is executed.
17:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:31 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:53:29 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:54:04 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:54:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa is already opened

17:54:12 INFO  : Disconnected from the channel tcfchan#4.
17:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:54:12 INFO  : 'jtag frequency' command is executed.
17:54:12 INFO  : Context for 'APU' is selected.
17:54:12 INFO  : System reset is completed.
17:54:15 INFO  : 'after 3000' command is executed.
17:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:54:17 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:54:17 INFO  : Context for 'APU' is selected.
17:54:21 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:54:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:21 INFO  : Context for 'APU' is selected.
17:54:21 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:54:21 INFO  : 'ps7_init' command is executed.
17:54:21 INFO  : 'ps7_post_config' command is executed.
17:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:21 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:21 INFO  : 'con' command is executed.
17:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:21 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:58:27 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:58:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa is already opened

17:58:35 INFO  : Disconnected from the channel tcfchan#6.
17:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:58:35 INFO  : 'jtag frequency' command is executed.
17:58:35 INFO  : Context for 'APU' is selected.
17:58:35 INFO  : System reset is completed.
17:58:38 INFO  : 'after 3000' command is executed.
17:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:58:41 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
17:58:41 INFO  : Context for 'APU' is selected.
17:58:44 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
17:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:44 INFO  : Context for 'APU' is selected.
17:58:44 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:58:44 INFO  : 'ps7_init' command is executed.
17:58:44 INFO  : 'ps7_post_config' command is executed.
17:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:44 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:44 INFO  : 'con' command is executed.
17:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:44 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:59:53 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:59:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa is already opened

18:00:01 INFO  : Disconnected from the channel tcfchan#8.
18:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
18:00:02 INFO  : 'jtag frequency' command is executed.
18:00:02 INFO  : Context for 'APU' is selected.
18:00:02 INFO  : System reset is completed.
18:00:05 INFO  : 'after 3000' command is executed.
18:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
18:00:07 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
18:00:07 INFO  : Context for 'APU' is selected.
18:00:10 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
18:00:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:10 INFO  : Context for 'APU' is selected.
18:00:10 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
18:00:11 INFO  : 'ps7_init' command is executed.
18:00:11 INFO  : 'ps7_post_config' command is executed.
18:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:11 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:11 INFO  : 'con' command is executed.
18:00:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:11 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
18:15:34 INFO  : Disconnected from the channel tcfchan#10.
16:35:24 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
16:35:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
16:35:27 INFO  : Platform repository initialization has completed.
16:35:28 INFO  : Registering command handlers for Vitis TCF services
16:35:28 INFO  : XSCT server has started successfully.
16:35:30 INFO  : plnx-install-location is set to ''
16:35:30 INFO  : Successfully done setting XSCT server connection channel  
16:35:30 INFO  : Successfully done query RDI_DATADIR 
16:35:30 INFO  : Successfully done setting workspace for the tool. 
16:40:04 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:40:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa is already opened

16:40:22 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:40:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa is already opened

16:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:40:31 INFO  : 'jtag frequency' command is executed.
16:40:31 INFO  : Context for 'APU' is selected.
16:40:31 INFO  : System reset is completed.
16:40:34 INFO  : 'after 3000' command is executed.
16:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:40:37 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:40:37 INFO  : Context for 'APU' is selected.
16:40:37 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:37 INFO  : Context for 'APU' is selected.
16:40:37 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:40:37 INFO  : 'ps7_init' command is executed.
16:40:37 INFO  : 'ps7_post_config' command is executed.
16:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:37 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:37 INFO  : 'con' command is executed.
16:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:37 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:41:46 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:41:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa is already opened

16:41:57 INFO  : Disconnected from the channel tcfchan#3.
16:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:42:03 INFO  : 'jtag frequency' command is executed.
16:42:03 INFO  : Context for 'APU' is selected.
16:42:03 INFO  : System reset is completed.
16:42:06 INFO  : 'after 3000' command is executed.
16:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:42:08 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:42:08 INFO  : Context for 'APU' is selected.
16:42:12 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:42:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:12 INFO  : Context for 'APU' is selected.
16:42:12 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:42:12 INFO  : 'ps7_init' command is executed.
16:42:12 INFO  : 'ps7_post_config' command is executed.
16:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:12 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:12 INFO  : 'con' command is executed.
16:42:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:12 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:42:28 INFO  : Disconnected from the channel tcfchan#5.
16:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:42:28 INFO  : 'jtag frequency' command is executed.
16:42:28 INFO  : Context for 'APU' is selected.
16:42:28 INFO  : System reset is completed.
16:42:31 INFO  : 'after 3000' command is executed.
16:42:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:42:34 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:42:34 INFO  : Context for 'APU' is selected.
16:42:37 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:37 INFO  : Context for 'APU' is selected.
16:42:37 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:42:38 INFO  : 'ps7_init' command is executed.
16:42:38 INFO  : 'ps7_post_config' command is executed.
16:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:38 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:38 INFO  : 'con' command is executed.
16:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:38 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:50:56 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:50:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa is already opened

16:51:04 INFO  : Disconnected from the channel tcfchan#6.
16:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:51:05 INFO  : 'jtag frequency' command is executed.
16:51:05 INFO  : Context for 'APU' is selected.
16:51:05 INFO  : System reset is completed.
16:51:08 INFO  : 'after 3000' command is executed.
16:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:51:10 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:51:10 INFO  : Context for 'APU' is selected.
16:51:14 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:14 INFO  : Context for 'APU' is selected.
16:51:14 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:51:14 INFO  : 'ps7_init' command is executed.
16:51:14 INFO  : 'ps7_post_config' command is executed.
16:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:14 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:14 INFO  : 'con' command is executed.
16:51:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:14 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:51:30 INFO  : Disconnected from the channel tcfchan#8.
16:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:51:30 INFO  : 'jtag frequency' command is executed.
16:51:30 INFO  : Context for 'APU' is selected.
16:51:30 INFO  : System reset is completed.
16:51:33 INFO  : 'after 3000' command is executed.
16:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:51:36 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:51:36 INFO  : Context for 'APU' is selected.
16:51:39 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:51:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:39 INFO  : Context for 'APU' is selected.
16:51:39 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:51:39 INFO  : 'ps7_init' command is executed.
16:51:39 INFO  : 'ps7_post_config' command is executed.
16:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:40 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:40 INFO  : 'con' command is executed.
16:51:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:40 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:53:17 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:53:21 INFO  : Disconnected from the channel tcfchan#9.
16:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:53:21 INFO  : 'jtag frequency' command is executed.
16:53:21 INFO  : Context for 'APU' is selected.
16:53:21 INFO  : System reset is completed.
16:53:24 INFO  : 'after 3000' command is executed.
16:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:53:27 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit"
16:53:27 INFO  : Context for 'APU' is selected.
16:53:30 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa'.
16:53:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:30 INFO  : Context for 'APU' is selected.
16:53:30 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:53:31 INFO  : 'ps7_init' command is executed.
16:53:31 INFO  : 'ps7_post_config' command is executed.
16:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:31 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_ila_v2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_ila_v2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:31 INFO  : 'con' command is executed.
16:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:31 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:06:10 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:06:21 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:06:21 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:06:30 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:06:34 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:06:34 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_ila_v2.bit' stored in project is removed.
17:06:34 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
17:06:34 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:06:39 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
17:06:47 INFO  : Disconnected from the channel tcfchan#10.
17:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:06:47 INFO  : 'jtag frequency' command is executed.
17:06:47 INFO  : Context for 'APU' is selected.
17:06:47 INFO  : System reset is completed.
17:06:50 INFO  : 'after 3000' command is executed.
17:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:06:52 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:06:52 INFO  : Context for 'APU' is selected.
17:06:52 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:06:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:52 INFO  : Context for 'APU' is selected.
17:06:52 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:06:53 INFO  : 'ps7_init' command is executed.
17:06:53 INFO  : 'ps7_post_config' command is executed.
17:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:53 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:53 INFO  : 'con' command is executed.
17:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:53 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:11:19 INFO  : Disconnected from the channel tcfchan#13.
16:52:09 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
16:52:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
16:52:13 INFO  : Platform repository initialization has completed.
16:52:13 INFO  : Registering command handlers for Vitis TCF services
16:52:13 INFO  : XSCT server has started successfully.
16:52:16 INFO  : Successfully done setting XSCT server connection channel  
16:52:16 INFO  : plnx-install-location is set to ''
16:52:16 INFO  : Successfully done query RDI_DATADIR 
16:52:16 INFO  : Successfully done setting workspace for the tool. 
17:09:14 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:10:50 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:11:37 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:11:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:12:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:12:11 INFO  : 'jtag frequency' command is executed.
17:12:11 INFO  : Context for 'APU' is selected.
17:12:11 INFO  : System reset is completed.
17:12:14 INFO  : 'after 3000' command is executed.
17:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:12:17 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:12:17 INFO  : Context for 'APU' is selected.
17:12:17 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:17 INFO  : Context for 'APU' is selected.
17:12:17 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:12:18 INFO  : 'ps7_init' command is executed.
17:12:18 INFO  : 'ps7_post_config' command is executed.
17:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:18 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:18 INFO  : 'con' command is executed.
17:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:12:18 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:16:50 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:16:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:16:59 INFO  : Disconnected from the channel tcfchan#3.
17:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:16:59 INFO  : 'jtag frequency' command is executed.
17:16:59 INFO  : Context for 'APU' is selected.
17:16:59 INFO  : System reset is completed.
17:17:02 INFO  : 'after 3000' command is executed.
17:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:17:05 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:17:05 INFO  : Context for 'APU' is selected.
17:17:08 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:08 INFO  : Context for 'APU' is selected.
17:17:08 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:17:08 INFO  : 'ps7_init' command is executed.
17:17:08 INFO  : 'ps7_post_config' command is executed.
17:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:08 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:09 INFO  : 'con' command is executed.
17:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:09 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:17:49 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:17:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:17:56 INFO  : Disconnected from the channel tcfchan#5.
17:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:17:56 INFO  : 'jtag frequency' command is executed.
17:17:56 INFO  : Context for 'APU' is selected.
17:17:56 INFO  : System reset is completed.
17:17:59 INFO  : 'after 3000' command is executed.
17:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:18:02 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:18:02 INFO  : Context for 'APU' is selected.
17:18:05 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:05 INFO  : Context for 'APU' is selected.
17:18:05 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:18:05 INFO  : 'ps7_init' command is executed.
17:18:05 INFO  : 'ps7_post_config' command is executed.
17:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:05 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:05 INFO  : 'con' command is executed.
17:18:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:05 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:19:30 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:19:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:19:38 INFO  : Disconnected from the channel tcfchan#7.
17:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:19:38 INFO  : 'jtag frequency' command is executed.
17:19:38 INFO  : Context for 'APU' is selected.
17:19:38 INFO  : System reset is completed.
17:19:41 INFO  : 'after 3000' command is executed.
17:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:19:43 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:19:43 INFO  : Context for 'APU' is selected.
17:19:46 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:19:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:46 INFO  : Context for 'APU' is selected.
17:19:46 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:19:47 INFO  : 'ps7_init' command is executed.
17:19:47 INFO  : 'ps7_post_config' command is executed.
17:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:47 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:47 INFO  : 'con' command is executed.
17:19:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:47 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:20:22 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:20:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:20:28 INFO  : Disconnected from the channel tcfchan#9.
17:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:20:28 INFO  : 'jtag frequency' command is executed.
17:20:28 INFO  : Context for 'APU' is selected.
17:20:28 INFO  : System reset is completed.
17:20:31 INFO  : 'after 3000' command is executed.
17:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:20:33 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:20:33 INFO  : Context for 'APU' is selected.
17:20:36 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:20:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:36 INFO  : Context for 'APU' is selected.
17:20:36 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:20:37 INFO  : 'ps7_init' command is executed.
17:20:37 INFO  : 'ps7_post_config' command is executed.
17:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:37 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:37 INFO  : 'con' command is executed.
17:20:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:20:37 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:21:31 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:21:42 INFO  : Disconnected from the channel tcfchan#11.
17:21:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:21:42 INFO  : 'jtag frequency' command is executed.
17:21:42 INFO  : Context for 'APU' is selected.
17:21:42 INFO  : System reset is completed.
17:21:45 INFO  : 'after 3000' command is executed.
17:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:21:48 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:21:48 INFO  : Context for 'APU' is selected.
17:21:51 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:21:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:51 INFO  : Context for 'APU' is selected.
17:21:51 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:21:51 INFO  : 'ps7_init' command is executed.
17:21:51 INFO  : 'ps7_post_config' command is executed.
17:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:51 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:51 INFO  : 'con' command is executed.
17:21:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:51 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:23:15 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:23:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:23:22 INFO  : Disconnected from the channel tcfchan#13.
17:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:23:22 INFO  : 'jtag frequency' command is executed.
17:23:22 INFO  : Context for 'APU' is selected.
17:23:22 INFO  : System reset is completed.
17:23:25 INFO  : 'after 3000' command is executed.
17:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:23:27 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:23:27 INFO  : Context for 'APU' is selected.
17:23:31 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:31 INFO  : Context for 'APU' is selected.
17:23:31 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:23:31 INFO  : 'ps7_init' command is executed.
17:23:31 INFO  : 'ps7_post_config' command is executed.
17:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:31 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:31 INFO  : 'con' command is executed.
17:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:31 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:24:29 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:24:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:24:37 INFO  : Disconnected from the channel tcfchan#15.
17:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:24:37 INFO  : 'jtag frequency' command is executed.
17:24:37 INFO  : Context for 'APU' is selected.
17:24:37 INFO  : System reset is completed.
17:24:40 INFO  : 'after 3000' command is executed.
17:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:24:43 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:24:43 INFO  : Context for 'APU' is selected.
17:24:46 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:46 INFO  : Context for 'APU' is selected.
17:24:46 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:24:47 INFO  : 'ps7_init' command is executed.
17:24:47 INFO  : 'ps7_post_config' command is executed.
17:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:47 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:47 INFO  : 'con' command is executed.
17:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:47 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:26:27 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:26:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:26:35 INFO  : Disconnected from the channel tcfchan#17.
17:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:26:35 INFO  : 'jtag frequency' command is executed.
17:26:35 INFO  : Context for 'APU' is selected.
17:26:35 INFO  : System reset is completed.
17:26:38 INFO  : 'after 3000' command is executed.
17:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:26:41 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:26:41 INFO  : Context for 'APU' is selected.
17:26:44 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:44 INFO  : Context for 'APU' is selected.
17:26:44 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:26:44 INFO  : 'ps7_init' command is executed.
17:26:44 INFO  : 'ps7_post_config' command is executed.
17:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:44 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:45 INFO  : 'con' command is executed.
17:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:45 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:27:45 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:27:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:27:52 INFO  : Disconnected from the channel tcfchan#19.
17:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:27:52 INFO  : 'jtag frequency' command is executed.
17:27:52 INFO  : Context for 'APU' is selected.
17:27:52 INFO  : System reset is completed.
17:27:55 INFO  : 'after 3000' command is executed.
17:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:27:57 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:27:57 INFO  : Context for 'APU' is selected.
17:28:01 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:01 INFO  : Context for 'APU' is selected.
17:28:01 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:28:01 INFO  : 'ps7_init' command is executed.
17:28:01 INFO  : 'ps7_post_config' command is executed.
17:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:01 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:01 INFO  : 'con' command is executed.
17:28:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:01 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:28:37 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:28:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:28:42 INFO  : Disconnected from the channel tcfchan#21.
17:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:28:42 INFO  : 'jtag frequency' command is executed.
17:28:42 INFO  : Context for 'APU' is selected.
17:28:42 INFO  : System reset is completed.
17:28:45 INFO  : 'after 3000' command is executed.
17:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:28:47 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:28:47 INFO  : Context for 'APU' is selected.
17:28:51 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:28:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:51 INFO  : Context for 'APU' is selected.
17:28:51 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:28:51 INFO  : 'ps7_init' command is executed.
17:28:51 INFO  : 'ps7_post_config' command is executed.
17:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:51 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:51 INFO  : 'con' command is executed.
17:28:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:51 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:29:22 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:29:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:29:41 INFO  : Disconnected from the channel tcfchan#23.
17:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:29:41 INFO  : 'jtag frequency' command is executed.
17:29:41 INFO  : Context for 'APU' is selected.
17:29:41 INFO  : System reset is completed.
17:29:44 INFO  : 'after 3000' command is executed.
17:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:29:47 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:29:47 INFO  : Context for 'APU' is selected.
17:29:50 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:50 INFO  : Context for 'APU' is selected.
17:29:50 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:29:50 INFO  : 'ps7_init' command is executed.
17:29:50 INFO  : 'ps7_post_config' command is executed.
17:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:50 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:50 INFO  : 'con' command is executed.
17:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:50 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:31:57 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:31:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:32:07 INFO  : Disconnected from the channel tcfchan#25.
17:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:32:07 INFO  : 'jtag frequency' command is executed.
17:32:07 INFO  : Context for 'APU' is selected.
17:32:07 INFO  : System reset is completed.
17:32:10 INFO  : 'after 3000' command is executed.
17:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:32:13 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:32:13 INFO  : Context for 'APU' is selected.
17:32:16 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:32:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:16 INFO  : Context for 'APU' is selected.
17:32:16 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:32:16 INFO  : 'ps7_init' command is executed.
17:32:16 INFO  : 'ps7_post_config' command is executed.
17:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:16 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:16 INFO  : 'con' command is executed.
17:32:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:16 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:36:27 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:36:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:36:35 INFO  : Disconnected from the channel tcfchan#27.
17:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:36:46 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:36:50 INFO  : 'jtag frequency' command is executed.
17:36:50 INFO  : Context for 'APU' is selected.
17:36:50 INFO  : System reset is completed.
17:36:53 INFO  : 'after 3000' command is executed.
17:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:36:56 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:36:56 INFO  : Context for 'APU' is selected.
17:36:59 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:59 INFO  : Context for 'APU' is selected.
17:36:59 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:36:59 INFO  : 'ps7_init' command is executed.
17:36:59 INFO  : 'ps7_post_config' command is executed.
17:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:00 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:00 INFO  : 'con' command is executed.
17:37:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:00 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:38:43 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:38:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:38:49 INFO  : Disconnected from the channel tcfchan#29.
17:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:38:49 INFO  : 'jtag frequency' command is executed.
17:38:49 INFO  : Context for 'APU' is selected.
17:38:49 INFO  : System reset is completed.
17:38:52 INFO  : 'after 3000' command is executed.
17:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:38:55 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:38:55 INFO  : Context for 'APU' is selected.
17:38:58 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:38:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:58 INFO  : Context for 'APU' is selected.
17:38:58 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:38:58 INFO  : 'ps7_init' command is executed.
17:38:58 INFO  : 'ps7_post_config' command is executed.
17:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:58 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:58 INFO  : 'con' command is executed.
17:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:58 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:40:14 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:40:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:40:19 INFO  : Disconnected from the channel tcfchan#31.
17:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:40:19 INFO  : 'jtag frequency' command is executed.
17:40:19 INFO  : Context for 'APU' is selected.
17:40:19 INFO  : System reset is completed.
17:40:22 INFO  : 'after 3000' command is executed.
17:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:40:25 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:40:25 INFO  : Context for 'APU' is selected.
17:40:28 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:28 INFO  : Context for 'APU' is selected.
17:40:28 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:40:28 INFO  : 'ps7_init' command is executed.
17:40:28 INFO  : 'ps7_post_config' command is executed.
17:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:28 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:28 INFO  : 'con' command is executed.
17:40:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:28 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:40:44 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:40:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:40:48 INFO  : Disconnected from the channel tcfchan#33.
17:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:40:48 INFO  : 'jtag frequency' command is executed.
17:40:48 INFO  : Context for 'APU' is selected.
17:40:48 INFO  : System reset is completed.
17:40:51 INFO  : 'after 3000' command is executed.
17:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:40:54 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:40:54 INFO  : Context for 'APU' is selected.
17:40:57 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:57 INFO  : Context for 'APU' is selected.
17:40:57 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:40:57 INFO  : 'ps7_init' command is executed.
17:40:57 INFO  : 'ps7_post_config' command is executed.
17:40:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:57 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:57 INFO  : 'con' command is executed.
17:40:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:57 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:41:45 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:41:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:41:54 INFO  : Disconnected from the channel tcfchan#35.
17:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:41:54 INFO  : 'jtag frequency' command is executed.
17:41:54 INFO  : Context for 'APU' is selected.
17:41:54 INFO  : System reset is completed.
17:41:57 INFO  : 'after 3000' command is executed.
17:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:41:59 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:41:59 INFO  : Context for 'APU' is selected.
17:42:03 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:03 INFO  : Context for 'APU' is selected.
17:42:03 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:42:03 INFO  : 'ps7_init' command is executed.
17:42:03 INFO  : 'ps7_post_config' command is executed.
17:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:03 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:03 INFO  : 'con' command is executed.
17:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:03 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:43:52 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:43:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:43:57 INFO  : Disconnected from the channel tcfchan#37.
17:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:43:57 INFO  : 'jtag frequency' command is executed.
17:43:57 INFO  : Context for 'APU' is selected.
17:43:57 INFO  : System reset is completed.
17:44:00 INFO  : 'after 3000' command is executed.
17:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:44:02 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:44:02 INFO  : Context for 'APU' is selected.
17:44:05 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:05 INFO  : Context for 'APU' is selected.
17:44:05 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:44:06 INFO  : 'ps7_init' command is executed.
17:44:06 INFO  : 'ps7_post_config' command is executed.
17:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:06 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:06 INFO  : 'con' command is executed.
17:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:06 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:44:41 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:44:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:44:46 INFO  : Disconnected from the channel tcfchan#39.
17:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:44:46 INFO  : 'jtag frequency' command is executed.
17:44:46 INFO  : Context for 'APU' is selected.
17:44:46 INFO  : System reset is completed.
17:44:49 INFO  : 'after 3000' command is executed.
17:44:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:44:52 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:44:52 INFO  : Context for 'APU' is selected.
17:44:55 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:44:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:55 INFO  : Context for 'APU' is selected.
17:44:55 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:44:55 INFO  : 'ps7_init' command is executed.
17:44:55 INFO  : 'ps7_post_config' command is executed.
17:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:55 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:56 INFO  : 'con' command is executed.
17:44:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:56 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:45:34 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:45:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:45:39 INFO  : Disconnected from the channel tcfchan#41.
17:45:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:45:39 INFO  : 'jtag frequency' command is executed.
17:45:39 INFO  : Context for 'APU' is selected.
17:45:39 INFO  : System reset is completed.
17:45:42 INFO  : 'after 3000' command is executed.
17:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:45:44 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:45:44 INFO  : Context for 'APU' is selected.
17:45:48 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:48 INFO  : Context for 'APU' is selected.
17:45:48 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:45:48 INFO  : 'ps7_init' command is executed.
17:45:48 INFO  : 'ps7_post_config' command is executed.
17:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:48 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:48 INFO  : 'con' command is executed.
17:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:48 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:46:20 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:46:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:46:28 INFO  : Disconnected from the channel tcfchan#43.
17:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:46:28 INFO  : 'jtag frequency' command is executed.
17:46:28 INFO  : Context for 'APU' is selected.
17:46:28 INFO  : System reset is completed.
17:46:31 INFO  : 'after 3000' command is executed.
17:46:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:46:34 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:46:34 INFO  : Context for 'APU' is selected.
17:46:37 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:46:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:37 INFO  : Context for 'APU' is selected.
17:46:37 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:46:37 INFO  : 'ps7_init' command is executed.
17:46:37 INFO  : 'ps7_post_config' command is executed.
17:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:38 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:38 INFO  : 'con' command is executed.
17:46:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:38 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:46:48 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
17:46:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa is already opened

17:46:55 INFO  : Disconnected from the channel tcfchan#45.
17:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
17:46:55 INFO  : 'jtag frequency' command is executed.
17:46:55 INFO  : Context for 'APU' is selected.
17:46:55 INFO  : System reset is completed.
17:46:58 INFO  : 'after 3000' command is executed.
17:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
17:47:01 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
17:47:01 INFO  : Context for 'APU' is selected.
17:47:04 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
17:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:04 INFO  : Context for 'APU' is selected.
17:47:04 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
17:47:04 INFO  : 'ps7_init' command is executed.
17:47:04 INFO  : 'ps7_post_config' command is executed.
17:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:04 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:05 INFO  : 'con' command is executed.
17:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:05 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:51:00 INFO  : Disconnected from the channel tcfchan#47.
18:56:30 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
18:56:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
18:56:33 INFO  : XSCT server has started successfully.
18:56:33 INFO  : plnx-install-location is set to ''
18:56:33 INFO  : Successfully done setting XSCT server connection channel  
18:56:33 INFO  : Successfully done setting workspace for the tool. 
18:56:33 INFO  : Platform repository initialization has completed.
18:56:33 INFO  : Successfully done query RDI_DATADIR 
18:56:33 INFO  : Registering command handlers for Vitis TCF services
18:12:37 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
18:12:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
18:12:40 INFO  : XSCT server has started successfully.
18:12:40 INFO  : plnx-install-location is set to ''
18:12:40 INFO  : Successfully done setting XSCT server connection channel  
18:12:40 INFO  : Successfully done setting workspace for the tool. 
18:12:40 INFO  : Platform repository initialization has completed.
18:12:40 INFO  : Successfully done query RDI_DATADIR 
18:12:41 INFO  : Registering command handlers for Vitis TCF services
18:13:25 INFO  : Projects exported to 'C:\Users\radzi\Documents\git_sdwup\SDWP_PROJECT\project\vitis_export_archive_test_pattern.ide.zip'
19:44:07 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
19:44:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
19:44:11 INFO  : Platform repository initialization has completed.
19:44:12 INFO  : Registering command handlers for Vitis TCF services
19:44:13 INFO  : XSCT server has started successfully.
19:44:13 INFO  : plnx-install-location is set to ''
19:44:17 INFO  : Successfully done setting XSCT server connection channel  
19:44:17 INFO  : Successfully done query RDI_DATADIR 
19:44:17 INFO  : Successfully done setting workspace for the tool. 
19:44:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:44:55 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:44:55 INFO  : Checking for BSP changes to sync application flags for project 'vdma_1'...
19:45:00 INFO  : The hardware specification used by project 'vdma_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:45:00 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\bitstream\design_1_wrapper_ila_v2.bit' stored in project is removed.
19:45:00 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\bitstream' in project 'vdma_1'.
19:45:00 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:45:06 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\vdma_1\_ide\psinit' in project 'vdma_1'.
16:26:00 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
16:26:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
16:26:03 INFO  : Registering command handlers for Vitis TCF services
16:26:03 INFO  : Platform repository initialization has completed.
16:26:03 INFO  : XSCT server has started successfully.
16:26:06 INFO  : Successfully done setting XSCT server connection channel  
16:26:06 INFO  : plnx-install-location is set to ''
16:26:06 INFO  : Successfully done query RDI_DATADIR 
16:26:06 INFO  : Successfully done setting workspace for the tool. 
16:26:54 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:27:16 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:27:16 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:27:30 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:27:35 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:27:35 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_2_buffer_vdma_v1.bit' stored in project is removed.
16:27:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
16:27:35 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:27:39 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
16:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:28:25 INFO  : 'jtag frequency' command is executed.
16:28:25 INFO  : Context for 'APU' is selected.
16:28:25 INFO  : System reset is completed.
16:28:28 INFO  : 'after 3000' command is executed.
16:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:28:31 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_150_mhz_pattern.bit"
16:28:31 INFO  : Context for 'APU' is selected.
16:28:31 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_150_mhz_pattern.xsa'.
16:28:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:31 INFO  : Context for 'APU' is selected.
16:28:31 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:28:31 INFO  : 'ps7_init' command is executed.
16:28:31 INFO  : 'ps7_post_config' command is executed.
16:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:31 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_150_mhz_pattern.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_150_mhz_pattern.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:31 INFO  : 'con' command is executed.
16:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:31 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:29:38 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:29:38 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:29:39 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:29:43 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:29:48 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:29:48 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_150_mhz_pattern.bit' stored in project is removed.
16:29:48 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
16:29:48 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:29:53 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
16:30:03 INFO  : Disconnected from the channel tcfchan#3.
16:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:30:03 INFO  : 'jtag frequency' command is executed.
16:30:03 INFO  : Context for 'APU' is selected.
16:30:03 INFO  : System reset is completed.
16:30:06 INFO  : 'after 3000' command is executed.
16:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:30:09 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
16:30:09 INFO  : Context for 'APU' is selected.
16:30:09 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
16:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:09 INFO  : Context for 'APU' is selected.
16:30:09 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:30:09 INFO  : 'ps7_init' command is executed.
16:30:09 INFO  : 'ps7_post_config' command is executed.
16:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:09 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:09 INFO  : 'con' command is executed.
16:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:09 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
16:46:57 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:47:15 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:47:15 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:47:20 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
16:47:25 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:47:25 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_2_buffer_vdma_v1.bit' stored in project is removed.
16:47:25 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
16:47:25 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:47:31 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
16:47:42 INFO  : Disconnected from the channel tcfchan#6.
16:47:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
16:47:42 INFO  : 'jtag frequency' command is executed.
16:47:42 INFO  : Context for 'APU' is selected.
16:47:42 INFO  : System reset is completed.
16:47:45 INFO  : 'after 3000' command is executed.
16:47:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
16:47:48 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit"
16:47:48 INFO  : Context for 'APU' is selected.
16:47:48 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa'.
16:47:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:48 INFO  : Context for 'APU' is selected.
16:47:48 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
16:47:48 INFO  : 'ps7_init' command is executed.
16:47:48 INFO  : 'ps7_post_config' command is executed.
16:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:48 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:48 INFO  : 'con' command is executed.
16:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:48 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
17:32:50 INFO  : Disconnected from the channel tcfchan#9.
18:47:16 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
18:47:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
18:47:19 INFO  : Registering command handlers for Vitis TCF services
18:47:19 INFO  : Platform repository initialization has completed.
18:47:20 INFO  : XSCT server has started successfully.
18:47:23 INFO  : plnx-install-location is set to ''
18:47:23 INFO  : Successfully done setting XSCT server connection channel  
18:47:23 INFO  : Successfully done query RDI_DATADIR 
18:47:23 INFO  : Successfully done setting workspace for the tool. 
19:24:21 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
19:24:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa is already opened

19:32:30 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
19:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
19:33:29 INFO  : 'jtag frequency' command is executed.
19:33:29 INFO  : Context for 'APU' is selected.
19:33:29 INFO  : System reset is completed.
19:33:32 INFO  : 'after 3000' command is executed.
19:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
19:33:35 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit"
19:33:35 INFO  : Context for 'APU' is selected.
19:33:35 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa'.
19:33:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:35 INFO  : Context for 'APU' is selected.
19:33:35 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
19:33:35 INFO  : 'ps7_init' command is executed.
19:33:35 INFO  : 'ps7_post_config' command is executed.
19:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:35 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:36 INFO  : 'con' command is executed.
19:33:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:36 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
19:34:59 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
19:35:13 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:35:13 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:35:38 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
19:35:43 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:35:43 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_hdmi_75Mhz_v1.bit' stored in project is removed.
19:35:43 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
19:35:43 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:35:47 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
19:36:00 INFO  : Disconnected from the channel tcfchan#2.
19:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
19:36:00 INFO  : 'jtag frequency' command is executed.
19:36:00 INFO  : Context for 'APU' is selected.
19:36:00 INFO  : System reset is completed.
19:36:03 INFO  : 'after 3000' command is executed.
19:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
19:36:06 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
19:36:06 INFO  : Context for 'APU' is selected.
19:36:06 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
19:36:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:06 INFO  : Context for 'APU' is selected.
19:36:06 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
19:36:06 INFO  : 'ps7_init' command is executed.
19:36:06 INFO  : 'ps7_post_config' command is executed.
19:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:06 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:06 INFO  : 'con' command is executed.
19:36:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:06 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
19:37:25 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
19:37:33 INFO  : Disconnected from the channel tcfchan#5.
19:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
19:37:34 INFO  : 'jtag frequency' command is executed.
19:37:34 INFO  : Context for 'APU' is selected.
19:37:34 INFO  : System reset is completed.
19:37:37 INFO  : 'after 3000' command is executed.
19:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
19:37:39 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
19:37:39 INFO  : Context for 'APU' is selected.
19:37:39 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
19:37:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:39 INFO  : Context for 'APU' is selected.
19:37:39 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
19:37:39 INFO  : 'ps7_init' command is executed.
19:37:39 INFO  : 'ps7_post_config' command is executed.
19:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:39 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:40 INFO  : 'con' command is executed.
19:37:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:40 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
19:38:19 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
19:38:28 INFO  : Disconnected from the channel tcfchan#7.
19:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
19:38:28 INFO  : 'jtag frequency' command is executed.
19:38:28 INFO  : Context for 'APU' is selected.
19:38:28 INFO  : System reset is completed.
19:38:31 INFO  : 'after 3000' command is executed.
19:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
19:38:33 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit"
19:38:33 INFO  : Context for 'APU' is selected.
19:38:33 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa'.
19:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:33 INFO  : Context for 'APU' is selected.
19:38:33 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
19:38:34 INFO  : 'ps7_init' command is executed.
19:38:34 INFO  : 'ps7_post_config' command is executed.
19:38:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:34 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_2_buffer_vdma_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:34 INFO  : 'con' command is executed.
19:38:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:38:34 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
19:39:04 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
19:39:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:39:19 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:39:33 INFO  : Disconnected from the channel tcfchan#9.
19:39:33 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:39:36 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_2_buffer_vdma_v1.bit' stored in project is removed.
19:39:36 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
19:39:36 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:39:40 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
19:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
19:39:41 INFO  : 'jtag frequency' command is executed.
19:39:41 INFO  : Context for 'APU' is selected.
19:39:41 INFO  : System reset is completed.
19:39:44 INFO  : 'after 3000' command is executed.
19:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
19:39:44 ERROR : couldn't open "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit": no such file or directory
19:39:44 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit": no such file or directory
19:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:39:44 ERROR : couldn't open "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_2_buffer_vdma_v1.bit": no such file or directory
19:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
19:39:57 INFO  : 'jtag frequency' command is executed.
19:39:57 INFO  : Context for 'APU' is selected.
19:39:57 INFO  : System reset is completed.
19:40:00 INFO  : 'after 3000' command is executed.
19:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
19:40:03 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit"
19:40:03 INFO  : Context for 'APU' is selected.
19:40:03 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa'.
19:40:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:03 INFO  : Context for 'APU' is selected.
19:40:03 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
19:40:03 INFO  : 'ps7_init' command is executed.
19:40:03 INFO  : 'ps7_post_config' command is executed.
19:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:03 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:03 INFO  : 'con' command is executed.
19:40:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:03 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:05:52 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:06:12 INFO  : Disconnected from the channel tcfchan#11.
20:06:24 ERROR : Unexpected error while testing for AIE type project 
org.eclipse.core.internal.resources.ResourceException: Resource '/pattern_v2_system' does not exist.
	at org.eclipse.core.internal.resources.Resource.checkExists(Resource.java:330) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Resource.checkAccessible(Resource.java:204) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Project.checkAccessible(Project.java:145) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Project.hasNature(Project.java:530) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.aie.core.util.AIEProjectUtils.isAIEProject(AIEProjectUtils.java:265) ~[?:?]
	at com.xilinx.sdx.aie.core.util.AIEUtilityTester.test(AIEUtilityTester.java:23) ~[?:?]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65) ~[org.eclipse.core.expressions_3.6.700.v20200212-1751.jar:?]
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103) ~[org.eclipse.core.expressions_3.6.700.v20200212-1751.jar:?]
	at org.eclipse.e4.ui.internal.workbench.ContributionsAnalyzer.isCoreExpressionVisible(ContributionsAnalyzer.java:281) ~[?:?]
	at org.eclipse.e4.ui.internal.workbench.ContributionsAnalyzer.isVisible(ContributionsAnalyzer.java:255) ~[?:?]
	at org.eclipse.e4.ui.workbench.renderers.swt.ToolBarContributionRecord.computeVisibility(ToolBarContributionRecord.java:160) ~[?:?]
	at org.eclipse.e4.ui.workbench.renderers.swt.ToolBarContributionRecord.updateVisibility(ToolBarContributionRecord.java:74) ~[?:?]
	at org.eclipse.e4.ui.workbench.renderers.swt.ToolBarManagerRenderer$2.changed(ToolBarManagerRenderer.java:514) ~[?:?]
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:108) ~[?:?]
	at org.eclipse.e4.core.internal.contexts.EclipseContext.processScheduled(EclipseContext.java:364) ~[?:?]
	at org.eclipse.e4.core.internal.contexts.EclipseContext.set(EclipseContext.java:379) ~[?:?]
	at org.eclipse.e4.core.internal.contexts.EclipseContext.deactivate(EclipseContext.java:703) ~[?:?]
	at org.eclipse.e4.ui.workbench.renderers.swt.MenuManagerHideProcessor.lambda$1(MenuManagerHideProcessor.java:139) ~[?:?]
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160) ~[?:?]
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338) ~[?:?]
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049) ~[?:?]
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155) ~[org.eclipse.e4.ui.workbench_1.11.200.v20200205-1503.jar:?]
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658) ~[org.eclipse.ui.workbench_3.118.0.v20200222-0719.jar:?]
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338) [org.eclipse.core.databinding.observable_1.9.0.v20200205-2119.jar:?]
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557) [org.eclipse.ui.workbench_3.118.0.v20200222-0719.jar:?]
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154) [org.eclipse.ui.workbench_3.118.0.v20200222-0719.jar:?]
	at com.xilinx.ide.application.ui.Application.start(Application.java:80) [com.xilinx.ide.application.ui_1.0.0.202204140305.jar:?]
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203) [org.eclipse.equinox.app_1.4.400.v20191212-0743.jar:?]
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137) [org.eclipse.osgi_3.15.200.v20200214-1600.jar:?]
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107) [org.eclipse.osgi_3.15.200.v20200214-1600.jar:?]
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401) [org.eclipse.osgi_3.15.200.v20200214-1600.jar:?]
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255) [org.eclipse.osgi_3.15.200.v20200214-1600.jar:?]
	at jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method) ~[?:?]
	at jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62) ~[?:?]
	at jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43) ~[?:?]
	at java.lang.reflect.Method.invoke(Method.java:566) ~[?:?]
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657) [org.eclipse.equinox.launcher_1.5.700.v20200207-2156.jar:?]
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594) [org.eclipse.equinox.launcher_1.5.700.v20200207-2156.jar:?]
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447) [org.eclipse.equinox.launcher_1.5.700.v20200207-2156.jar:?]
Caused by: java.lang.Exception: Resource '/pattern_v2_system' does not exist.
	at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.ResourceException.<init>(ResourceException.java:38) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	... 43 more
20:06:32 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:07:32 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:08:43 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:09:50 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:11:36 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:12:00 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:12:10 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:13:56 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:14:41 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:15:00 INFO  : 'jtag frequency' command is executed.
20:15:00 INFO  : Context for 'APU' is selected.
20:15:00 INFO  : System reset is completed.
20:15:03 INFO  : 'after 3000' command is executed.
20:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:15:05 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit"
20:15:05 INFO  : Context for 'APU' is selected.
20:15:05 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa'.
20:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:05 INFO  : Context for 'APU' is selected.
20:15:05 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:15:06 INFO  : 'ps7_init' command is executed.
20:15:06 INFO  : 'ps7_post_config' command is executed.
20:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:06 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:06 INFO  : 'con' command is executed.
20:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:06 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:19:49 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:22:46 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:22:54 INFO  : Disconnected from the channel tcfchan#16.
20:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:22:54 INFO  : 'jtag frequency' command is executed.
20:22:54 INFO  : Context for 'APU' is selected.
20:22:54 INFO  : System reset is completed.
20:22:57 INFO  : 'after 3000' command is executed.
20:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:23:00 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit"
20:23:00 INFO  : Context for 'APU' is selected.
20:23:00 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa'.
20:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:00 INFO  : Context for 'APU' is selected.
20:23:00 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:23:00 INFO  : 'ps7_init' command is executed.
20:23:00 INFO  : 'ps7_post_config' command is executed.
20:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:00 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:00 INFO  : 'con' command is executed.
20:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:00 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:23:38 INFO  : Disconnected from the channel tcfchan#19.
20:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:23:38 INFO  : 'jtag frequency' command is executed.
20:23:38 INFO  : Context for 'APU' is selected.
20:23:38 INFO  : System reset is completed.
20:23:42 INFO  : 'after 3000' command is executed.
20:23:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:23:44 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit"
20:23:44 INFO  : Context for 'APU' is selected.
20:23:44 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa'.
20:23:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:44 INFO  : Context for 'APU' is selected.
20:23:44 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:23:44 INFO  : 'ps7_init' command is executed.
20:23:44 INFO  : 'ps7_post_config' command is executed.
20:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:44 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_hdmi_75Mhz_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_hdmi_75Mhz_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:44 INFO  : 'con' command is executed.
20:23:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:44 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:24:41 INFO  : Projects exported to 'C:\Users\radzi\Documents\git_sdwup\SDWP_PROJECT\project\vitis_export_archive.ide.zip'
20:25:32 INFO  : Projects exported to 'C:\Users\radzi\Documents\git_sdwup\SDWP_PROJECT\project\vitis_export_archive_test_pattern.ide.zip'
20:05:21 DEBUG : Logs will be stored at 'C:/Vitis_projects/2022_1/test_hdmi_pattern/IDE.log'.
20:05:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vitis_projects\2022_1\test_hdmi_pattern\temp_xsdb_launch_script.tcl
20:05:23 INFO  : XSCT server has started successfully.
20:05:23 INFO  : Successfully done setting XSCT server connection channel  
20:05:23 INFO  : plnx-install-location is set to ''
20:05:23 INFO  : Successfully done setting workspace for the tool. 
20:05:23 INFO  : Platform repository initialization has completed.
20:05:23 INFO  : Successfully done query RDI_DATADIR 
20:05:24 INFO  : Registering command handlers for Vitis TCF services
20:06:01 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
20:06:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:06:12 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
20:07:09 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:07:13 INFO  : The hardware specification used by project 'pattern_v2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:07:13 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream\design_1_wrapper_hdmi_75Mhz_v1.bit' stored in project is removed.
20:07:14 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\bitstream' in project 'pattern_v2'.
20:07:14 INFO  : The file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:07:18 INFO  : The updated ps init files are copied from platform to folder 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2\_ide\psinit' in project 'pattern_v2'.
20:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:07:30 INFO  : 'jtag frequency' command is executed.
20:07:30 INFO  : Context for 'APU' is selected.
20:07:30 INFO  : System reset is completed.
20:07:33 INFO  : 'after 3000' command is executed.
20:07:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:07:35 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:07:35 INFO  : Context for 'APU' is selected.
20:07:36 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:07:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:36 INFO  : Context for 'APU' is selected.
20:07:36 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:07:36 INFO  : 'ps7_init' command is executed.
20:07:36 INFO  : 'ps7_post_config' command is executed.
20:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:36 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:36 INFO  : 'con' command is executed.
20:07:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:07:36 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:08:28 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:08:38 INFO  : Disconnected from the channel tcfchan#3.
20:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:08:38 INFO  : 'jtag frequency' command is executed.
20:08:38 INFO  : Context for 'APU' is selected.
20:08:38 INFO  : System reset is completed.
20:08:41 INFO  : 'after 3000' command is executed.
20:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:08:44 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:08:44 INFO  : Context for 'APU' is selected.
20:08:44 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:44 INFO  : Context for 'APU' is selected.
20:08:44 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:08:44 INFO  : 'ps7_init' command is executed.
20:08:44 INFO  : 'ps7_post_config' command is executed.
20:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:44 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:44 INFO  : 'con' command is executed.
20:08:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:08:44 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:27:41 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:28:12 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:28:50 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:28:56 INFO  : Disconnected from the channel tcfchan#5.
20:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:29:11 INFO  : 'jtag frequency' command is executed.
20:29:11 INFO  : Context for 'APU' is selected.
20:29:12 INFO  : System reset is completed.
20:29:15 INFO  : 'after 3000' command is executed.
20:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:29:17 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:29:17 INFO  : Context for 'APU' is selected.
20:29:17 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:17 INFO  : Context for 'APU' is selected.
20:29:17 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:29:17 INFO  : 'ps7_init' command is executed.
20:29:17 INFO  : 'ps7_post_config' command is executed.
20:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:17 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:18 INFO  : 'con' command is executed.
20:29:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:18 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:29:18 INFO  : 'jtag frequency' command is executed.
20:29:18 INFO  : Context for 'APU' is selected.
20:29:18 INFO  : System reset is completed.
20:29:21 INFO  : 'after 3000' command is executed.
20:29:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:29:24 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:29:24 INFO  : Context for 'APU' is selected.
20:29:24 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:24 INFO  : Context for 'APU' is selected.
20:29:24 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:29:24 INFO  : 'ps7_init' command is executed.
20:29:24 INFO  : 'ps7_post_config' command is executed.
20:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:24 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:24 INFO  : 'con' command is executed.
20:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:24 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:29:53 INFO  : Disconnected from the channel tcfchan#8.
20:29:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:29:53 INFO  : 'jtag frequency' command is executed.
20:29:53 INFO  : Context for 'APU' is selected.
20:29:53 INFO  : System reset is completed.
20:29:56 INFO  : 'after 3000' command is executed.
20:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:29:59 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:29:59 INFO  : Context for 'APU' is selected.
20:29:59 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:29:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:59 INFO  : Context for 'APU' is selected.
20:29:59 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:29:59 INFO  : 'ps7_init' command is executed.
20:29:59 INFO  : 'ps7_post_config' command is executed.
20:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:59 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:00 INFO  : 'con' command is executed.
20:30:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:30:00 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:34:31 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:34:37 INFO  : Disconnected from the channel tcfchan#9.
20:34:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:34:38 INFO  : 'jtag frequency' command is executed.
20:34:38 INFO  : Context for 'APU' is selected.
20:34:38 INFO  : System reset is completed.
20:34:41 INFO  : 'after 3000' command is executed.
20:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:34:43 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:34:43 INFO  : Context for 'APU' is selected.
20:34:43 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:43 INFO  : Context for 'APU' is selected.
20:34:43 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:34:43 INFO  : 'ps7_init' command is executed.
20:34:43 INFO  : 'ps7_post_config' command is executed.
20:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:44 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:44 INFO  : 'con' command is executed.
20:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:44 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:36:44 INFO  : Disconnected from the channel tcfchan#11.
20:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:36:45 INFO  : 'jtag frequency' command is executed.
20:36:45 INFO  : Context for 'APU' is selected.
20:36:45 INFO  : System reset is completed.
20:36:48 INFO  : 'after 3000' command is executed.
20:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:36:50 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:36:50 INFO  : Context for 'APU' is selected.
20:36:50 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:50 INFO  : Context for 'APU' is selected.
20:36:50 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:36:50 INFO  : 'ps7_init' command is executed.
20:36:50 INFO  : 'ps7_post_config' command is executed.
20:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:51 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:51 INFO  : 'con' command is executed.
20:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:51 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:39:48 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:39:57 INFO  : Disconnected from the channel tcfchan#12.
20:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:39:57 INFO  : 'jtag frequency' command is executed.
20:39:57 INFO  : Context for 'APU' is selected.
20:39:58 INFO  : System reset is completed.
20:40:01 INFO  : 'after 3000' command is executed.
20:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:40:03 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:40:03 INFO  : Context for 'APU' is selected.
20:40:03 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:40:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:03 INFO  : Context for 'APU' is selected.
20:40:03 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:40:03 INFO  : 'ps7_init' command is executed.
20:40:03 INFO  : 'ps7_post_config' command is executed.
20:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:03 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:04 INFO  : 'con' command is executed.
20:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:04 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:40:28 INFO  : Disconnected from the channel tcfchan#14.
20:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:40:28 INFO  : 'jtag frequency' command is executed.
20:40:28 INFO  : Context for 'APU' is selected.
20:40:28 INFO  : System reset is completed.
20:40:31 INFO  : 'after 3000' command is executed.
20:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:40:33 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:40:33 INFO  : Context for 'APU' is selected.
20:40:33 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:40:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:33 INFO  : Context for 'APU' is selected.
20:40:33 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:40:34 INFO  : 'ps7_init' command is executed.
20:40:34 INFO  : 'ps7_post_config' command is executed.
20:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:34 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:34 INFO  : 'con' command is executed.
20:40:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:34 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:42:02 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:42:18 INFO  : Disconnected from the channel tcfchan#15.
20:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:42:18 INFO  : 'jtag frequency' command is executed.
20:42:18 INFO  : Context for 'APU' is selected.
20:42:18 INFO  : System reset is completed.
20:42:21 INFO  : 'after 3000' command is executed.
20:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:42:23 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:42:23 INFO  : Context for 'APU' is selected.
20:42:23 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:42:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:23 INFO  : Context for 'APU' is selected.
20:42:23 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:42:23 INFO  : 'ps7_init' command is executed.
20:42:24 INFO  : 'ps7_post_config' command is executed.
20:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:24 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:24 INFO  : 'con' command is executed.
20:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:24 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:45:06 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:45:15 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:45:23 INFO  : Disconnected from the channel tcfchan#17.
20:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:45:23 INFO  : 'jtag frequency' command is executed.
20:45:23 INFO  : Context for 'APU' is selected.
20:45:23 INFO  : System reset is completed.
20:45:26 INFO  : 'after 3000' command is executed.
20:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:45:28 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:45:28 INFO  : Context for 'APU' is selected.
20:45:28 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:28 INFO  : Context for 'APU' is selected.
20:45:28 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:45:29 INFO  : 'ps7_init' command is executed.
20:45:29 INFO  : 'ps7_post_config' command is executed.
20:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:29 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:29 INFO  : 'con' command is executed.
20:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:29 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:45:51 INFO  : Disconnected from the channel tcfchan#20.
20:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:45:51 INFO  : 'jtag frequency' command is executed.
20:45:51 INFO  : Context for 'APU' is selected.
20:45:51 INFO  : System reset is completed.
20:45:54 INFO  : 'after 3000' command is executed.
20:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:45:57 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:45:57 INFO  : Context for 'APU' is selected.
20:45:57 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:45:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:57 INFO  : Context for 'APU' is selected.
20:45:57 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:45:57 INFO  : 'ps7_init' command is executed.
20:45:57 INFO  : 'ps7_post_config' command is executed.
20:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:57 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:57 INFO  : 'con' command is executed.
20:45:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:57 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:47:39 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:47:45 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:47:52 INFO  : Disconnected from the channel tcfchan#21.
20:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:47:52 INFO  : 'jtag frequency' command is executed.
20:47:52 INFO  : Context for 'APU' is selected.
20:47:52 INFO  : System reset is completed.
20:47:55 INFO  : 'after 3000' command is executed.
20:47:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:47:58 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:47:58 INFO  : Context for 'APU' is selected.
20:47:58 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:47:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:58 INFO  : Context for 'APU' is selected.
20:47:58 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:47:58 INFO  : 'ps7_init' command is executed.
20:47:58 INFO  : 'ps7_post_config' command is executed.
20:47:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:58 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:58 INFO  : 'con' command is executed.
20:47:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:47:58 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:48:11 INFO  : Disconnected from the channel tcfchan#24.
20:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:48:11 INFO  : 'jtag frequency' command is executed.
20:48:11 INFO  : Context for 'APU' is selected.
20:48:11 INFO  : System reset is completed.
20:48:14 INFO  : 'after 3000' command is executed.
20:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:48:17 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:48:17 INFO  : Context for 'APU' is selected.
20:48:17 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:17 INFO  : Context for 'APU' is selected.
20:48:17 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:48:17 INFO  : 'ps7_init' command is executed.
20:48:17 INFO  : 'ps7_post_config' command is executed.
20:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:17 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:17 INFO  : 'con' command is executed.
20:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:17 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:49:47 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:49:52 INFO  : Disconnected from the channel tcfchan#25.
20:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:49:53 INFO  : 'jtag frequency' command is executed.
20:49:53 INFO  : Context for 'APU' is selected.
20:49:53 INFO  : System reset is completed.
20:49:56 INFO  : 'after 3000' command is executed.
20:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:49:58 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:49:58 INFO  : Context for 'APU' is selected.
20:49:58 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:49:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:58 INFO  : Context for 'APU' is selected.
20:49:58 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:49:58 INFO  : 'ps7_init' command is executed.
20:49:58 INFO  : 'ps7_post_config' command is executed.
20:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:59 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:59 INFO  : 'con' command is executed.
20:49:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:49:59 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:50:53 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:51:00 INFO  : Disconnected from the channel tcfchan#27.
20:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:51:00 INFO  : 'jtag frequency' command is executed.
20:51:00 INFO  : Context for 'APU' is selected.
20:51:00 INFO  : System reset is completed.
20:51:03 INFO  : 'after 3000' command is executed.
20:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:51:06 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:51:06 INFO  : Context for 'APU' is selected.
20:51:06 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:06 INFO  : Context for 'APU' is selected.
20:51:06 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:51:06 INFO  : 'ps7_init' command is executed.
20:51:06 INFO  : 'ps7_post_config' command is executed.
20:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:06 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:06 INFO  : 'con' command is executed.
20:51:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:51:06 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:51:37 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
20:51:47 INFO  : Disconnected from the channel tcfchan#29.
20:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:51:47 INFO  : 'jtag frequency' command is executed.
20:51:47 INFO  : Context for 'APU' is selected.
20:51:47 INFO  : System reset is completed.
20:51:50 INFO  : 'after 3000' command is executed.
20:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:51:52 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:51:53 INFO  : Context for 'APU' is selected.
20:51:53 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:51:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:53 INFO  : Context for 'APU' is selected.
20:51:53 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:51:53 INFO  : 'ps7_init' command is executed.
20:51:53 INFO  : 'ps7_post_config' command is executed.
20:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:53 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:53 INFO  : 'con' command is executed.
20:51:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:51:53 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:52:30 INFO  : Disconnected from the channel tcfchan#31.
20:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:52:30 INFO  : 'jtag frequency' command is executed.
20:52:30 INFO  : Context for 'APU' is selected.
20:52:30 INFO  : System reset is completed.
20:52:33 INFO  : 'after 3000' command is executed.
20:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:52:36 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:52:36 INFO  : Context for 'APU' is selected.
20:52:36 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:52:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:36 INFO  : Context for 'APU' is selected.
20:52:36 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:52:36 INFO  : 'ps7_init' command is executed.
20:52:36 INFO  : 'ps7_post_config' command is executed.
20:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:37 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:37 INFO  : 'con' command is executed.
20:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:37 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
20:54:12 INFO  : Disconnected from the channel tcfchan#32.
20:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
20:54:12 INFO  : 'jtag frequency' command is executed.
20:54:12 INFO  : Context for 'APU' is selected.
20:54:12 INFO  : System reset is completed.
20:54:15 INFO  : 'after 3000' command is executed.
20:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
20:54:17 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
20:54:17 INFO  : Context for 'APU' is selected.
20:54:17 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
20:54:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:17 INFO  : Context for 'APU' is selected.
20:54:17 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
20:54:18 INFO  : 'ps7_init' command is executed.
20:54:18 INFO  : 'ps7_post_config' command is executed.
20:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:18 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:18 INFO  : 'con' command is executed.
20:54:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:18 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
21:00:31 INFO  : Result from executing command 'removePlatformRepo': 
21:03:11 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:03:11 INFO  : Result from executing command 'getPlatforms': 
21:03:11 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
21:03:19 INFO  : Disconnected from the channel tcfchan#33.
21:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:03:19 INFO  : 'jtag frequency' command is executed.
21:03:19 INFO  : Context for 'APU' is selected.
21:03:19 INFO  : System reset is completed.
21:03:22 INFO  : 'after 3000' command is executed.
21:03:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:03:24 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:03:24 INFO  : Context for 'APU' is selected.
21:03:24 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:24 INFO  : Context for 'APU' is selected.
21:03:24 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
21:03:24 INFO  : 'ps7_init' command is executed.
21:03:24 INFO  : 'ps7_post_config' command is executed.
21:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:25 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:25 INFO  : 'con' command is executed.
21:03:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:03:25 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
21:04:01 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
21:04:09 INFO  : Disconnected from the channel tcfchan#37.
21:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:04:09 INFO  : 'jtag frequency' command is executed.
21:04:09 INFO  : Context for 'APU' is selected.
21:04:09 INFO  : System reset is completed.
21:04:12 INFO  : 'after 3000' command is executed.
21:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:04:15 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:04:15 INFO  : Context for 'APU' is selected.
21:04:15 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:15 INFO  : Context for 'APU' is selected.
21:04:15 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
21:04:15 INFO  : 'ps7_init' command is executed.
21:04:15 INFO  : 'ps7_post_config' command is executed.
21:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:15 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:15 INFO  : 'con' command is executed.
21:04:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:15 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
21:04:42 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
21:04:47 INFO  : Disconnected from the channel tcfchan#39.
21:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:04:48 INFO  : 'jtag frequency' command is executed.
21:04:48 INFO  : Context for 'APU' is selected.
21:04:48 INFO  : System reset is completed.
21:04:51 INFO  : 'after 3000' command is executed.
21:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:04:53 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:04:53 INFO  : Context for 'APU' is selected.
21:04:53 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:53 INFO  : Context for 'APU' is selected.
21:04:53 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
21:04:53 INFO  : 'ps7_init' command is executed.
21:04:53 INFO  : 'ps7_post_config' command is executed.
21:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:53 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:54 INFO  : 'con' command is executed.
21:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:54 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
21:07:32 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2'...
21:07:47 INFO  : Disconnected from the channel tcfchan#41.
21:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:07:47 INFO  : 'jtag frequency' command is executed.
21:07:47 INFO  : Context for 'APU' is selected.
21:07:47 INFO  : System reset is completed.
21:07:50 INFO  : 'after 3000' command is executed.
21:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:07:52 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:07:52 INFO  : Context for 'APU' is selected.
21:07:52 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:07:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:52 INFO  : Context for 'APU' is selected.
21:07:52 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl' is done.
21:07:53 INFO  : 'ps7_init' command is executed.
21:07:53 INFO  : 'ps7_post_config' command is executed.
21:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:53 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2/Debug/pattern_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:53 INFO  : 'con' command is executed.
21:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:53 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_system\_ide\scripts\systemdebugger_pattern_v2_system_standalone.tcl'
21:33:01 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:33:01 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:33:02 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:34:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:34:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:34:53 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2_2_core'...
21:35:15 INFO  : Disconnected from the channel tcfchan#43.
21:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:35:16 INFO  : 'jtag frequency' command is executed.
21:35:16 INFO  : Context for 'APU' is selected.
21:35:16 INFO  : System reset is completed.
21:35:19 INFO  : 'after 3000' command is executed.
21:35:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:35:21 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:35:21 INFO  : Context for 'APU' is selected.
21:35:21 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:21 INFO  : Context for 'APU' is selected.
21:35:21 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl' is done.
21:35:21 INFO  : 'ps7_init' command is executed.
21:35:21 INFO  : 'ps7_post_config' command is executed.
21:35:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:35:22 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:35:22 INFO  : 'con' command is executed.
21:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

21:35:22 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_2_core_pr\_ide\scripts\systemdebugger_pattern_v2_2_core_pr_standalone.tcl'
21:35:31 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2_2_core'...
21:35:39 INFO  : Disconnected from the channel tcfchan#46.
21:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:35:39 INFO  : 'jtag frequency' command is executed.
21:35:39 INFO  : Context for 'APU' is selected.
21:35:39 INFO  : System reset is completed.
21:35:42 INFO  : 'after 3000' command is executed.
21:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:35:44 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:35:44 INFO  : Context for 'APU' is selected.
21:35:44 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:44 INFO  : Context for 'APU' is selected.
21:35:44 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl' is done.
21:35:45 INFO  : 'ps7_init' command is executed.
21:35:45 INFO  : 'ps7_post_config' command is executed.
21:35:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:35:45 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:35:45 INFO  : 'con' command is executed.
21:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

21:35:45 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_2_core_pr\_ide\scripts\systemdebugger_pattern_v2_2_core_pr_standalone.tcl'
21:37:03 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2_2_core'...
21:37:12 INFO  : Disconnected from the channel tcfchan#48.
21:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:37:13 INFO  : 'jtag frequency' command is executed.
21:37:13 INFO  : Context for 'APU' is selected.
21:37:13 INFO  : System reset is completed.
21:37:16 INFO  : 'after 3000' command is executed.
21:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:37:18 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:37:18 INFO  : Context for 'APU' is selected.
21:37:18 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:37:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:18 INFO  : Context for 'APU' is selected.
21:37:18 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl' is done.
21:37:18 INFO  : 'ps7_init' command is executed.
21:37:18 INFO  : 'ps7_post_config' command is executed.
21:37:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:37:19 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:37:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:19 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:37:19 INFO  : 'con' command is executed.
21:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

21:37:19 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_2_core_pr\_ide\scripts\systemdebugger_pattern_v2_2_core_pr_standalone.tcl'
21:39:53 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2_2_core'...
21:40:03 INFO  : Disconnected from the channel tcfchan#50.
21:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:40:03 INFO  : 'jtag frequency' command is executed.
21:40:03 INFO  : Context for 'APU' is selected.
21:40:03 INFO  : System reset is completed.
21:40:07 INFO  : 'after 3000' command is executed.
21:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:40:09 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:40:09 INFO  : Context for 'APU' is selected.
21:40:09 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:40:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:09 INFO  : Context for 'APU' is selected.
21:40:09 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl' is done.
21:40:09 INFO  : 'ps7_init' command is executed.
21:40:09 INFO  : 'ps7_post_config' command is executed.
21:40:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:40:09 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:40:09 INFO  : 'con' command is executed.
21:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

21:40:09 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_2_core_pr\_ide\scripts\systemdebugger_pattern_v2_2_core_pr_standalone.tcl'
21:40:52 INFO  : Disconnected from the channel tcfchan#52.
21:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:40:52 INFO  : 'jtag frequency' command is executed.
21:40:52 INFO  : Context for 'APU' is selected.
21:40:52 INFO  : System reset is completed.
21:40:55 INFO  : 'after 3000' command is executed.
21:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:40:58 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:40:58 INFO  : Context for 'APU' is selected.
21:40:58 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:40:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:58 INFO  : Context for 'APU' is selected.
21:40:58 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl' is done.
21:40:58 INFO  : 'ps7_init' command is executed.
21:40:58 INFO  : 'ps7_post_config' command is executed.
21:40:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:40:58 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:40:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:40:58 INFO  : 'con' command is executed.
21:40:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

21:40:58 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_2_core_pr\_ide\scripts\systemdebugger_pattern_v2_2_core_pr_standalone.tcl'
21:41:01 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2_2_core'...
21:41:11 INFO  : Disconnected from the channel tcfchan#53.
21:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:41:11 INFO  : 'jtag frequency' command is executed.
21:41:11 INFO  : Context for 'APU' is selected.
21:41:11 INFO  : System reset is completed.
21:41:15 INFO  : 'after 3000' command is executed.
21:41:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:41:17 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:41:17 INFO  : Context for 'APU' is selected.
21:41:17 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:41:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:17 INFO  : Context for 'APU' is selected.
21:41:17 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl' is done.
21:41:17 INFO  : 'ps7_init' command is executed.
21:41:17 INFO  : 'ps7_post_config' command is executed.
21:41:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:41:17 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:41:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:41:18 INFO  : 'con' command is executed.
21:41:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

21:41:18 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_2_core_pr\_ide\scripts\systemdebugger_pattern_v2_2_core_pr_standalone.tcl'
21:41:42 INFO  : Checking for BSP changes to sync application flags for project 'pattern_v2_2_core'...
21:41:50 INFO  : Disconnected from the channel tcfchan#55.
21:41:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04DAAA' is selected.
21:41:51 INFO  : 'jtag frequency' command is executed.
21:41:51 INFO  : Context for 'APU' is selected.
21:41:51 INFO  : System reset is completed.
21:41:54 INFO  : 'after 3000' command is executed.
21:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}' command is executed.
21:41:56 INFO  : Device configured successfully with "C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit"
21:41:56 INFO  : Context for 'APU' is selected.
21:41:56 INFO  : Hardware design and registers information is loaded from 'C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa'.
21:41:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:56 INFO  : Context for 'APU' is selected.
21:41:56 INFO  : Sourcing of 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl' is done.
21:41:56 INFO  : 'ps7_init' command is executed.
21:41:56 INFO  : 'ps7_post_config' command is executed.
21:41:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:41:57 INFO  : The application 'C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04DAAA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B04DAAA-23727093-0"}
fpga -file C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/bitstream/design_1_wrapper_3_buffers_v1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vitis_projects/2022_1/test_hdmi_pattern/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper_3_buffers_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Vitis_projects/2022_1/test_hdmi_pattern/pattern_v2_2_core/Debug/pattern_v2_2_core.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:57 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:41:57 INFO  : 'con' command is executed.
21:41:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

21:41:57 INFO  : Launch script is exported to file 'C:\Vitis_projects\2022_1\test_hdmi_pattern\pattern_v2_2_core_pr\_ide\scripts\systemdebugger_pattern_v2_2_core_pr_standalone.tcl'
21:43:59 INFO  : Disconnected from the channel tcfchan#57.
