
ESTUDO_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000382c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08003938  08003938  00013938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bb0  08003bb0  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08003bb0  08003bb0  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003bb0  08003bb0  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bb0  08003bb0  00013bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003bb4  08003bb4  00013bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08003bb8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000080  08003c38  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000230  08003c38  00020230  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000888e  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a17  00000000  00000000  00028937  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000718  00000000  00000000  0002a350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000670  00000000  00000000  0002aa68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001746b  00000000  00000000  0002b0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000094a4  00000000  00000000  00042543  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000828d1  00000000  00000000  0004b9e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ce2b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002390  00000000  00000000  000ce308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08003920 	.word	0x08003920

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08003920 	.word	0x08003920

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UARTEx_RxEventCallback>:
 * @param
 * @param
 * @retval ***NONE***
 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	460b      	mov	r3, r1
 8000166:	807b      	strh	r3, [r7, #2]
	/* Prevent unused argument(s) compilation warning */
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000168:	2110      	movs	r1, #16
 800016a:	4815      	ldr	r0, [pc, #84]	; (80001c0 <HAL_UARTEx_RxEventCallback+0x64>)
 800016c:	f001 f8ea 	bl	8001344 <HAL_GPIO_TogglePin>
	if (huart->Instance == USART3) {
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	4a13      	ldr	r2, [pc, #76]	; (80001c4 <HAL_UARTEx_RxEventCallback+0x68>)
 8000176:	4293      	cmp	r3, r2
 8000178:	d11e      	bne.n	80001b8 <HAL_UARTEx_RxEventCallback+0x5c>
		if (DMA_RX_Buffer_3[0] == 'A') {
 800017a:	4b13      	ldr	r3, [pc, #76]	; (80001c8 <HAL_UARTEx_RxEventCallback+0x6c>)
 800017c:	781b      	ldrb	r3, [r3, #0]
 800017e:	2b41      	cmp	r3, #65	; 0x41
 8000180:	d10d      	bne.n	800019e <HAL_UARTEx_RxEventCallback+0x42>
			if (DMA_RX_Buffer_3[1] == 'T')
 8000182:	4b11      	ldr	r3, [pc, #68]	; (80001c8 <HAL_UARTEx_RxEventCallback+0x6c>)
 8000184:	785b      	ldrb	r3, [r3, #1]
 8000186:	2b54      	cmp	r3, #84	; 0x54
 8000188:	d106      	bne.n	8000198 <HAL_UARTEx_RxEventCallback+0x3c>
				if (DMA_RX_Buffer_3[2] == '+')
 800018a:	4b0f      	ldr	r3, [pc, #60]	; (80001c8 <HAL_UARTEx_RxEventCallback+0x6c>)
 800018c:	789b      	ldrb	r3, [r3, #2]
 800018e:	2b2b      	cmp	r3, #43	; 0x2b
 8000190:	d102      	bne.n	8000198 <HAL_UARTEx_RxEventCallback+0x3c>
					HAL_UART_Abort(&huart3);
 8000192:	480e      	ldr	r0, [pc, #56]	; (80001cc <HAL_UARTEx_RxEventCallback+0x70>)
 8000194:	f001 fe30 	bl	8001df8 <HAL_UART_Abort>
				LORA_ReceivedCallback(DMA_RX_Buffer_3);
 8000198:	480b      	ldr	r0, [pc, #44]	; (80001c8 <HAL_UARTEx_RxEventCallback+0x6c>)
 800019a:	f000 f833 	bl	8000204 <LORA_ReceivedCallback>
		}
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 800019e:	2232      	movs	r2, #50	; 0x32
 80001a0:	4909      	ldr	r1, [pc, #36]	; (80001c8 <HAL_UARTEx_RxEventCallback+0x6c>)
 80001a2:	480a      	ldr	r0, [pc, #40]	; (80001cc <HAL_UARTEx_RxEventCallback+0x70>)
 80001a4:	f001 fdcb 	bl	8001d3e <HAL_UARTEx_ReceiveToIdle_DMA>
		DMA_RX_BUFFER_SIZE);
//		huart3.pRxBuffPtr = &DMA_RX_Buffer_3[0];
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80001a8:	4b09      	ldr	r3, [pc, #36]	; (80001d0 <HAL_UARTEx_RxEventCallback+0x74>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	681a      	ldr	r2, [r3, #0]
 80001ae:	4b08      	ldr	r3, [pc, #32]	; (80001d0 <HAL_UARTEx_RxEventCallback+0x74>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	f022 0204 	bic.w	r2, r2, #4
 80001b6:	601a      	str	r2, [r3, #0]

	}
}
 80001b8:	bf00      	nop
 80001ba:	3708      	adds	r7, #8
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	40010800 	.word	0x40010800
 80001c4:	40004800 	.word	0x40004800
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	20000170 	.word	0x20000170
 80001d0:	200001b8 	.word	0x200001b8

080001d4 <USART_Init>:
 * @brief
 * @param
 * @param
 * @retval ***NONE***
 */
void USART_Init(void) {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 80001d8:	2232      	movs	r2, #50	; 0x32
 80001da:	4907      	ldr	r1, [pc, #28]	; (80001f8 <USART_Init+0x24>)
 80001dc:	4807      	ldr	r0, [pc, #28]	; (80001fc <USART_Init+0x28>)
 80001de:	f001 fdae 	bl	8001d3e <HAL_UARTEx_ReceiveToIdle_DMA>
	DMA_RX_BUFFER_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80001e2:	4b07      	ldr	r3, [pc, #28]	; (8000200 <USART_Init+0x2c>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	681a      	ldr	r2, [r3, #0]
 80001e8:	4b05      	ldr	r3, [pc, #20]	; (8000200 <USART_Init+0x2c>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	f022 0204 	bic.w	r2, r2, #4
 80001f0:	601a      	str	r2, [r3, #0]
//	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2, DMA_RX_BUFFER_SIZE);
}
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	2000009c 	.word	0x2000009c
 80001fc:	20000170 	.word	0x20000170
 8000200:	200001b8 	.word	0x200001b8

08000204 <LORA_ReceivedCallback>:

/* USER CODE END PV */

/* Private functions ------------------------------------------------------------*/
/* USER CODE BEGIN PF */
void LORA_ReceivedCallback(uint8_t buffer[50]) {
 8000204:	b580      	push	{r7, lr}
 8000206:	b086      	sub	sp, #24
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
	int posicao = 0;
 800020c:	2300      	movs	r3, #0
 800020e:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 50; i++) {
 8000210:	2300      	movs	r3, #0
 8000212:	613b      	str	r3, [r7, #16]
 8000214:	e011      	b.n	800023a <LORA_ReceivedCallback+0x36>
		if (!memcmp(buffer + i, "<OK>", 4)) {
 8000216:	693b      	ldr	r3, [r7, #16]
 8000218:	687a      	ldr	r2, [r7, #4]
 800021a:	4413      	add	r3, r2
 800021c:	2204      	movs	r2, #4
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <LORA_ReceivedCallback+0x98>)
 8000220:	4618      	mov	r0, r3
 8000222:	f002 fa37 	bl	8002694 <memcmp>
 8000226:	4603      	mov	r3, r0
 8000228:	2b00      	cmp	r3, #0
 800022a:	d103      	bne.n	8000234 <LORA_ReceivedCallback+0x30>
			posicao = i + 4;
 800022c:	693b      	ldr	r3, [r7, #16]
 800022e:	3304      	adds	r3, #4
 8000230:	617b      	str	r3, [r7, #20]
			break;
 8000232:	e005      	b.n	8000240 <LORA_ReceivedCallback+0x3c>
	for (int i = 0; i < 50; i++) {
 8000234:	693b      	ldr	r3, [r7, #16]
 8000236:	3301      	adds	r3, #1
 8000238:	613b      	str	r3, [r7, #16]
 800023a:	693b      	ldr	r3, [r7, #16]
 800023c:	2b31      	cmp	r3, #49	; 0x31
 800023e:	ddea      	ble.n	8000216 <LORA_ReceivedCallback+0x12>
		}
	}
	if (posicao != 0) {
 8000240:	697b      	ldr	r3, [r7, #20]
 8000242:	2b00      	cmp	r3, #0
 8000244:	d024      	beq.n	8000290 <LORA_ReceivedCallback+0x8c>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8000246:	2102      	movs	r1, #2
 8000248:	4815      	ldr	r0, [pc, #84]	; (80002a0 <LORA_ReceivedCallback+0x9c>)
 800024a:	f001 f87b 	bl	8001344 <HAL_GPIO_TogglePin>
		for (int i = 0; i < 100; i++) {
 800024e:	2300      	movs	r3, #0
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	e016      	b.n	8000282 <LORA_ReceivedCallback+0x7e>
			if (i <= posicao + 1)
 8000254:	697b      	ldr	r3, [r7, #20]
 8000256:	3301      	adds	r3, #1
 8000258:	68fa      	ldr	r2, [r7, #12]
 800025a:	429a      	cmp	r2, r3
 800025c:	dc09      	bgt.n	8000272 <LORA_ReceivedCallback+0x6e>
				LORA_UART_BUFFER[i] = buffer[i];
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	687a      	ldr	r2, [r7, #4]
 8000262:	4413      	add	r3, r2
 8000264:	7819      	ldrb	r1, [r3, #0]
 8000266:	4a0f      	ldr	r2, [pc, #60]	; (80002a4 <LORA_ReceivedCallback+0xa0>)
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	4413      	add	r3, r2
 800026c:	460a      	mov	r2, r1
 800026e:	701a      	strb	r2, [r3, #0]
 8000270:	e004      	b.n	800027c <LORA_ReceivedCallback+0x78>
			else
				LORA_UART_BUFFER[i] = '\000';
 8000272:	4a0c      	ldr	r2, [pc, #48]	; (80002a4 <LORA_ReceivedCallback+0xa0>)
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	4413      	add	r3, r2
 8000278:	2200      	movs	r2, #0
 800027a:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 100; i++) {
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	3301      	adds	r3, #1
 8000280:	60fb      	str	r3, [r7, #12]
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	2b63      	cmp	r3, #99	; 0x63
 8000286:	dde5      	ble.n	8000254 <LORA_ReceivedCallback+0x50>
		}
		LORA_STATUS_RECEIVE = LORA_OK;
 8000288:	4b07      	ldr	r3, [pc, #28]	; (80002a8 <LORA_ReceivedCallback+0xa4>)
 800028a:	2201      	movs	r2, #1
 800028c:	701a      	strb	r2, [r3, #0]
		return;
 800028e:	e002      	b.n	8000296 <LORA_ReceivedCallback+0x92>
	}
	LORA_STATUS_RECEIVE = LORA_FAILED;
 8000290:	4b05      	ldr	r3, [pc, #20]	; (80002a8 <LORA_ReceivedCallback+0xa4>)
 8000292:	2200      	movs	r2, #0
 8000294:	701a      	strb	r2, [r3, #0]
}
 8000296:	3718      	adds	r7, #24
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}
 800029c:	08003938 	.word	0x08003938
 80002a0:	40010800 	.word	0x40010800
 80002a4:	200000d0 	.word	0x200000d0
 80002a8:	20000000 	.word	0x20000000

080002ac <LORA_TransmitCommand>:

LoRa_StatusTypeDef LORA_TransmitCommand(void) {
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
			strlen((char*) AT_TXcommand), 100) != HAL_OK)
 80002b0:	4808      	ldr	r0, [pc, #32]	; (80002d4 <LORA_TransmitCommand+0x28>)
 80002b2:	f7ff ff4b 	bl	800014c <strlen>
 80002b6:	4603      	mov	r3, r0
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
 80002b8:	b29a      	uxth	r2, r3
 80002ba:	2364      	movs	r3, #100	; 0x64
 80002bc:	4905      	ldr	r1, [pc, #20]	; (80002d4 <LORA_TransmitCommand+0x28>)
 80002be:	4806      	ldr	r0, [pc, #24]	; (80002d8 <LORA_TransmitCommand+0x2c>)
 80002c0:	f001 fcba 	bl	8001c38 <HAL_UART_Transmit>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <LORA_TransmitCommand+0x22>
		return LORA_FAILED;
 80002ca:	2300      	movs	r3, #0
 80002cc:	e000      	b.n	80002d0 <LORA_TransmitCommand+0x24>
	return LORA_OK;
 80002ce:	2301      	movs	r3, #1
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000150 	.word	0x20000150
 80002d8:	20000170 	.word	0x20000170

080002dc <LORA_ReceiveCommand>:

LoRa_StatusTypeDef LORA_ReceiveCommand(uint16_t _TimerWait) {
 80002dc:	b580      	push	{r7, lr}
 80002de:	b084      	sub	sp, #16
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	80fb      	strh	r3, [r7, #6]
	uint32_t Timer_start = HAL_GetTick();
 80002e6:	f000 fb45 	bl	8000974 <HAL_GetTick>
 80002ea:	60f8      	str	r0, [r7, #12]
	while (LORA_STATUS_RECEIVE != LORA_OK) {
 80002ec:	e028      	b.n	8000340 <LORA_ReceiveCommand+0x64>
		if (((HAL_GetTick() - Timer_start) % 20) == 0)
 80002ee:	f000 fb41 	bl	8000974 <HAL_GetTick>
 80002f2:	4602      	mov	r2, r0
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	1ad1      	subs	r1, r2, r3
 80002f8:	4b16      	ldr	r3, [pc, #88]	; (8000354 <LORA_ReceiveCommand+0x78>)
 80002fa:	fba3 2301 	umull	r2, r3, r3, r1
 80002fe:	091a      	lsrs	r2, r3, #4
 8000300:	4613      	mov	r3, r2
 8000302:	009b      	lsls	r3, r3, #2
 8000304:	4413      	add	r3, r2
 8000306:	009b      	lsls	r3, r3, #2
 8000308:	1aca      	subs	r2, r1, r3
 800030a:	2a00      	cmp	r2, #0
 800030c:	d10e      	bne.n	800032c <LORA_ReceiveCommand+0x50>
			if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
					strlen((char*) AT_RXcommand), 100) != HAL_OK)
 800030e:	4812      	ldr	r0, [pc, #72]	; (8000358 <LORA_ReceiveCommand+0x7c>)
 8000310:	f7ff ff1c 	bl	800014c <strlen>
 8000314:	4603      	mov	r3, r0
			if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
 8000316:	b29a      	uxth	r2, r3
 8000318:	2364      	movs	r3, #100	; 0x64
 800031a:	490f      	ldr	r1, [pc, #60]	; (8000358 <LORA_ReceiveCommand+0x7c>)
 800031c:	480f      	ldr	r0, [pc, #60]	; (800035c <LORA_ReceiveCommand+0x80>)
 800031e:	f001 fc8b 	bl	8001c38 <HAL_UART_Transmit>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	d001      	beq.n	800032c <LORA_ReceiveCommand+0x50>
				return LORA_FAILED;
 8000328:	2300      	movs	r3, #0
 800032a:	e00e      	b.n	800034a <LORA_ReceiveCommand+0x6e>
		if ((HAL_GetTick() - Timer_start) > _TimerWait)
 800032c:	f000 fb22 	bl	8000974 <HAL_GetTick>
 8000330:	4602      	mov	r2, r0
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	1ad2      	subs	r2, r2, r3
 8000336:	88fb      	ldrh	r3, [r7, #6]
 8000338:	429a      	cmp	r2, r3
 800033a:	d901      	bls.n	8000340 <LORA_ReceiveCommand+0x64>
			return LORA_TIMEOUT;
 800033c:	2305      	movs	r3, #5
 800033e:	e004      	b.n	800034a <LORA_ReceiveCommand+0x6e>
	while (LORA_STATUS_RECEIVE != LORA_OK) {
 8000340:	4b07      	ldr	r3, [pc, #28]	; (8000360 <LORA_ReceiveCommand+0x84>)
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	2b01      	cmp	r3, #1
 8000346:	d1d2      	bne.n	80002ee <LORA_ReceiveCommand+0x12>
	}
	return LORA_OK;
 8000348:	2301      	movs	r3, #1
}
 800034a:	4618      	mov	r0, r3
 800034c:	3710      	adds	r7, #16
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	cccccccd 	.word	0xcccccccd
 8000358:	20000134 	.word	0x20000134
 800035c:	20000170 	.word	0x20000170
 8000360:	20000000 	.word	0x20000000

08000364 <AT_EndDeviceIdentifier>:
 * @param _Identifier: Identificador de dispositivo final
 * @retval Status de execução do comando
 */

LoRa_StatusTypeDef AT_EndDeviceIdentifier(LoRa_OperationTypeDef _Operacao,
		LoRa_Id *_Identifier) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b084      	sub	sp, #16
 8000368:	af02      	add	r7, sp, #8
 800036a:	4603      	mov	r3, r0
 800036c:	6039      	str	r1, [r7, #0]
 800036e:	71fb      	strb	r3, [r7, #7]

	switch (_Operacao) {
 8000370:	79fb      	ldrb	r3, [r7, #7]
 8000372:	2b00      	cmp	r3, #0
 8000374:	d002      	beq.n	800037c <AT_EndDeviceIdentifier+0x18>
 8000376:	2b01      	cmp	r3, #1
 8000378:	d01a      	beq.n	80003b0 <AT_EndDeviceIdentifier+0x4c>
				((uint16_t*) _Identifier)[1], ((uint16_t*) _Identifier)[0]);
		if (LORA_TransmitCommand() != LORA_OK)
			return LORA_FAILED;
		break;
	default:
		break;
 800037a:	e037      	b.n	80003ec <AT_EndDeviceIdentifier+0x88>
		sprintf((char*) AT_RXcommand, "AT+DEVEUI\r\n");
 800037c:	491e      	ldr	r1, [pc, #120]	; (80003f8 <AT_EndDeviceIdentifier+0x94>)
 800037e:	481f      	ldr	r0, [pc, #124]	; (80003fc <AT_EndDeviceIdentifier+0x98>)
 8000380:	f002 f9a0 	bl	80026c4 <siprintf>
		LORA_STATUS_RECEIVE = LORA_CLEAR;
 8000384:	4b1e      	ldr	r3, [pc, #120]	; (8000400 <AT_EndDeviceIdentifier+0x9c>)
 8000386:	2206      	movs	r2, #6
 8000388:	701a      	strb	r2, [r3, #0]
		if (LORA_ReceiveCommand(100) != LORA_OK)
 800038a:	2064      	movs	r0, #100	; 0x64
 800038c:	f7ff ffa6 	bl	80002dc <LORA_ReceiveCommand>
 8000390:	4603      	mov	r3, r0
 8000392:	2b01      	cmp	r3, #1
 8000394:	d001      	beq.n	800039a <AT_EndDeviceIdentifier+0x36>
			return LORA_FAILED;
 8000396:	2300      	movs	r3, #0
 8000398:	e029      	b.n	80003ee <AT_EndDeviceIdentifier+0x8a>
		sscanf(LORA_UART_BUFFER, "%s\r%8lx%8lx\r\n", AT_RXcommand,
 800039a:	683b      	ldr	r3, [r7, #0]
 800039c:	1d1a      	adds	r2, r3, #4
 800039e:	683b      	ldr	r3, [r7, #0]
 80003a0:	9300      	str	r3, [sp, #0]
 80003a2:	4613      	mov	r3, r2
 80003a4:	4a15      	ldr	r2, [pc, #84]	; (80003fc <AT_EndDeviceIdentifier+0x98>)
 80003a6:	4917      	ldr	r1, [pc, #92]	; (8000404 <AT_EndDeviceIdentifier+0xa0>)
 80003a8:	4817      	ldr	r0, [pc, #92]	; (8000408 <AT_EndDeviceIdentifier+0xa4>)
 80003aa:	f002 f9ab 	bl	8002704 <siscanf>
		break;
 80003ae:	e01d      	b.n	80003ec <AT_EndDeviceIdentifier+0x88>
				((uint16_t*) _Identifier)[3], ((uint16_t*) _Identifier)[2],
 80003b0:	683b      	ldr	r3, [r7, #0]
 80003b2:	3306      	adds	r3, #6
 80003b4:	881b      	ldrh	r3, [r3, #0]
		sprintf((char*) AT_TXcommand, "AT+DEVEUI %04X%04X%04X%04X\r\n",
 80003b6:	4619      	mov	r1, r3
				((uint16_t*) _Identifier)[3], ((uint16_t*) _Identifier)[2],
 80003b8:	683b      	ldr	r3, [r7, #0]
 80003ba:	3304      	adds	r3, #4
 80003bc:	881b      	ldrh	r3, [r3, #0]
		sprintf((char*) AT_TXcommand, "AT+DEVEUI %04X%04X%04X%04X\r\n",
 80003be:	4618      	mov	r0, r3
				((uint16_t*) _Identifier)[1], ((uint16_t*) _Identifier)[0]);
 80003c0:	683b      	ldr	r3, [r7, #0]
 80003c2:	3302      	adds	r3, #2
 80003c4:	881b      	ldrh	r3, [r3, #0]
		sprintf((char*) AT_TXcommand, "AT+DEVEUI %04X%04X%04X%04X\r\n",
 80003c6:	461a      	mov	r2, r3
				((uint16_t*) _Identifier)[1], ((uint16_t*) _Identifier)[0]);
 80003c8:	683b      	ldr	r3, [r7, #0]
 80003ca:	881b      	ldrh	r3, [r3, #0]
		sprintf((char*) AT_TXcommand, "AT+DEVEUI %04X%04X%04X%04X\r\n",
 80003cc:	9301      	str	r3, [sp, #4]
 80003ce:	9200      	str	r2, [sp, #0]
 80003d0:	4603      	mov	r3, r0
 80003d2:	460a      	mov	r2, r1
 80003d4:	490d      	ldr	r1, [pc, #52]	; (800040c <AT_EndDeviceIdentifier+0xa8>)
 80003d6:	480e      	ldr	r0, [pc, #56]	; (8000410 <AT_EndDeviceIdentifier+0xac>)
 80003d8:	f002 f974 	bl	80026c4 <siprintf>
		if (LORA_TransmitCommand() != LORA_OK)
 80003dc:	f7ff ff66 	bl	80002ac <LORA_TransmitCommand>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b01      	cmp	r3, #1
 80003e4:	d001      	beq.n	80003ea <AT_EndDeviceIdentifier+0x86>
			return LORA_FAILED;
 80003e6:	2300      	movs	r3, #0
 80003e8:	e001      	b.n	80003ee <AT_EndDeviceIdentifier+0x8a>
		break;
 80003ea:	bf00      	nop
	}
	return LORA_OK;
 80003ec:	2301      	movs	r3, #1
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	3708      	adds	r7, #8
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	08003940 	.word	0x08003940
 80003fc:	20000134 	.word	0x20000134
 8000400:	20000000 	.word	0x20000000
 8000404:	0800394c 	.word	0x0800394c
 8000408:	200000d0 	.word	0x200000d0
 800040c:	0800395c 	.word	0x0800395c
 8000410:	20000150 	.word	0x20000150

08000414 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000418:	f000 fa54 	bl	80008c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800041c:	f000 f840 	bl	80004a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000420:	f000 f8cc 	bl	80005bc <MX_GPIO_Init>
  MX_DMA_Init();
 8000424:	f000 f8ac 	bl	8000580 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000428:	f000 f880 	bl	800052c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	USART_Init();
 800042c:	f7ff fed2 	bl	80001d4 <USART_Init>
	keyword.LoRa_HighKey[0] = id;
 8000430:	4b15      	ldr	r3, [pc, #84]	; (8000488 <main+0x74>)
 8000432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000436:	4915      	ldr	r1, [pc, #84]	; (800048c <main+0x78>)
 8000438:	e9c1 2300 	strd	r2, r3, [r1]
	keyword.LoRa_LowKey[0] = id;
 800043c:	4b12      	ldr	r3, [pc, #72]	; (8000488 <main+0x74>)
 800043e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000442:	4912      	ldr	r1, [pc, #72]	; (800048c <main+0x78>)
 8000444:	e9c1 2302 	strd	r2, r3, [r1, #8]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
HAL_UART_Transmit(&huart3, "AT+ECHO 1\r\n\0", 12, 100);
 8000448:	2364      	movs	r3, #100	; 0x64
 800044a:	220c      	movs	r2, #12
 800044c:	4910      	ldr	r1, [pc, #64]	; (8000490 <main+0x7c>)
 800044e:	4811      	ldr	r0, [pc, #68]	; (8000494 <main+0x80>)
 8000450:	f001 fbf2 	bl	8001c38 <HAL_UART_Transmit>
//HAL_Delay(100);
	while (1) {
		if (Read != id)
 8000454:	4b10      	ldr	r3, [pc, #64]	; (8000498 <main+0x84>)
 8000456:	e9d3 0100 	ldrd	r0, r1, [r3]
 800045a:	4b0b      	ldr	r3, [pc, #44]	; (8000488 <main+0x74>)
 800045c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000460:	4299      	cmp	r1, r3
 8000462:	bf08      	it	eq
 8000464:	4290      	cmpeq	r0, r2
 8000466:	d003      	beq.n	8000470 <main+0x5c>
			AT_EndDeviceIdentifier(AT_OPERATION_WRITE, &id);
 8000468:	4907      	ldr	r1, [pc, #28]	; (8000488 <main+0x74>)
 800046a:	2001      	movs	r0, #1
 800046c:	f7ff ff7a 	bl	8000364 <AT_EndDeviceIdentifier>
		if (AT_EndDeviceIdentifier(AT_OPERATION_READ, &Read) == LORA_OK)
 8000470:	4909      	ldr	r1, [pc, #36]	; (8000498 <main+0x84>)
 8000472:	2000      	movs	r0, #0
 8000474:	f7ff ff76 	bl	8000364 <AT_EndDeviceIdentifier>
 8000478:	4603      	mov	r3, r0
 800047a:	2b01      	cmp	r3, #1
 800047c:	d1ea      	bne.n	8000454 <main+0x40>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 800047e:	2101      	movs	r1, #1
 8000480:	4806      	ldr	r0, [pc, #24]	; (800049c <main+0x88>)
 8000482:	f000 ff5f 	bl	8001344 <HAL_GPIO_TogglePin>
		if (Read != id)
 8000486:	e7e5      	b.n	8000454 <main+0x40>
 8000488:	20000008 	.word	0x20000008
 800048c:	20000208 	.word	0x20000208
 8000490:	080039b8 	.word	0x080039b8
 8000494:	20000170 	.word	0x20000170
 8000498:	20000200 	.word	0x20000200
 800049c:	40010800 	.word	0x40010800

080004a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b090      	sub	sp, #64	; 0x40
 80004a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004a6:	f107 0318 	add.w	r3, r7, #24
 80004aa:	2228      	movs	r2, #40	; 0x28
 80004ac:	2100      	movs	r1, #0
 80004ae:	4618      	mov	r0, r3
 80004b0:	f002 f900 	bl	80026b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]
 80004bc:	609a      	str	r2, [r3, #8]
 80004be:	60da      	str	r2, [r3, #12]
 80004c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004c2:	2301      	movs	r3, #1
 80004c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004cc:	2300      	movs	r3, #0
 80004ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004d0:	2301      	movs	r3, #1
 80004d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004d4:	2302      	movs	r3, #2
 80004d6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004de:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80004e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004e4:	f107 0318 	add.w	r3, r7, #24
 80004e8:	4618      	mov	r0, r3
 80004ea:	f000 ff45 	bl	8001378 <HAL_RCC_OscConfig>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d001      	beq.n	80004f8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80004f4:	f000 f8ac 	bl	8000650 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004f8:	230f      	movs	r3, #15
 80004fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004fc:	2302      	movs	r3, #2
 80004fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000500:	2300      	movs	r3, #0
 8000502:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000504:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000508:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800050a:	2300      	movs	r3, #0
 800050c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800050e:	1d3b      	adds	r3, r7, #4
 8000510:	2102      	movs	r1, #2
 8000512:	4618      	mov	r0, r3
 8000514:	f001 f9b2 	bl	800187c <HAL_RCC_ClockConfig>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800051e:	f000 f897 	bl	8000650 <Error_Handler>
  }
}
 8000522:	bf00      	nop
 8000524:	3740      	adds	r7, #64	; 0x40
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
	...

0800052c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000530:	4b11      	ldr	r3, [pc, #68]	; (8000578 <MX_USART3_UART_Init+0x4c>)
 8000532:	4a12      	ldr	r2, [pc, #72]	; (800057c <MX_USART3_UART_Init+0x50>)
 8000534:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000536:	4b10      	ldr	r3, [pc, #64]	; (8000578 <MX_USART3_UART_Init+0x4c>)
 8000538:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800053c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800053e:	4b0e      	ldr	r3, [pc, #56]	; (8000578 <MX_USART3_UART_Init+0x4c>)
 8000540:	2200      	movs	r2, #0
 8000542:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <MX_USART3_UART_Init+0x4c>)
 8000546:	2200      	movs	r2, #0
 8000548:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800054a:	4b0b      	ldr	r3, [pc, #44]	; (8000578 <MX_USART3_UART_Init+0x4c>)
 800054c:	2200      	movs	r2, #0
 800054e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000550:	4b09      	ldr	r3, [pc, #36]	; (8000578 <MX_USART3_UART_Init+0x4c>)
 8000552:	220c      	movs	r2, #12
 8000554:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000556:	4b08      	ldr	r3, [pc, #32]	; (8000578 <MX_USART3_UART_Init+0x4c>)
 8000558:	2200      	movs	r2, #0
 800055a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <MX_USART3_UART_Init+0x4c>)
 800055e:	2200      	movs	r2, #0
 8000560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000562:	4805      	ldr	r0, [pc, #20]	; (8000578 <MX_USART3_UART_Init+0x4c>)
 8000564:	f001 fb18 	bl	8001b98 <HAL_UART_Init>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800056e:	f000 f86f 	bl	8000650 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000572:	bf00      	nop
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	20000170 	.word	0x20000170
 800057c:	40004800 	.word	0x40004800

08000580 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000586:	4b0c      	ldr	r3, [pc, #48]	; (80005b8 <MX_DMA_Init+0x38>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	4a0b      	ldr	r2, [pc, #44]	; (80005b8 <MX_DMA_Init+0x38>)
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	6153      	str	r3, [r2, #20]
 8000592:	4b09      	ldr	r3, [pc, #36]	; (80005b8 <MX_DMA_Init+0x38>)
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	607b      	str	r3, [r7, #4]
 800059c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800059e:	2200      	movs	r2, #0
 80005a0:	2100      	movs	r1, #0
 80005a2:	200d      	movs	r0, #13
 80005a4:	f000 fac7 	bl	8000b36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80005a8:	200d      	movs	r0, #13
 80005aa:	f000 fae0 	bl	8000b6e <HAL_NVIC_EnableIRQ>

}
 80005ae:	bf00      	nop
 80005b0:	3708      	adds	r7, #8
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40021000 	.word	0x40021000

080005bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	f107 0310 	add.w	r3, r7, #16
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005d0:	4b1d      	ldr	r3, [pc, #116]	; (8000648 <MX_GPIO_Init+0x8c>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a1c      	ldr	r2, [pc, #112]	; (8000648 <MX_GPIO_Init+0x8c>)
 80005d6:	f043 0320 	orr.w	r3, r3, #32
 80005da:	6193      	str	r3, [r2, #24]
 80005dc:	4b1a      	ldr	r3, [pc, #104]	; (8000648 <MX_GPIO_Init+0x8c>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	f003 0320 	and.w	r3, r3, #32
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e8:	4b17      	ldr	r3, [pc, #92]	; (8000648 <MX_GPIO_Init+0x8c>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	4a16      	ldr	r2, [pc, #88]	; (8000648 <MX_GPIO_Init+0x8c>)
 80005ee:	f043 0304 	orr.w	r3, r3, #4
 80005f2:	6193      	str	r3, [r2, #24]
 80005f4:	4b14      	ldr	r3, [pc, #80]	; (8000648 <MX_GPIO_Init+0x8c>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	f003 0304 	and.w	r3, r3, #4
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000600:	4b11      	ldr	r3, [pc, #68]	; (8000648 <MX_GPIO_Init+0x8c>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	4a10      	ldr	r2, [pc, #64]	; (8000648 <MX_GPIO_Init+0x8c>)
 8000606:	f043 0308 	orr.w	r3, r3, #8
 800060a:	6193      	str	r3, [r2, #24]
 800060c:	4b0e      	ldr	r3, [pc, #56]	; (8000648 <MX_GPIO_Init+0x8c>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	f003 0308 	and.w	r3, r3, #8
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4, GPIO_PIN_RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2113      	movs	r1, #19
 800061c:	480b      	ldr	r0, [pc, #44]	; (800064c <MX_GPIO_Init+0x90>)
 800061e:	f000 fe79 	bl	8001314 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8000622:	2313      	movs	r3, #19
 8000624:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000626:	2301      	movs	r3, #1
 8000628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062e:	2302      	movs	r3, #2
 8000630:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000632:	f107 0310 	add.w	r3, r7, #16
 8000636:	4619      	mov	r1, r3
 8000638:	4804      	ldr	r0, [pc, #16]	; (800064c <MX_GPIO_Init+0x90>)
 800063a:	f000 fce7 	bl	800100c <HAL_GPIO_Init>

}
 800063e:	bf00      	nop
 8000640:	3720      	adds	r7, #32
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40021000 	.word	0x40021000
 800064c:	40010800 	.word	0x40010800

08000650 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000654:	b672      	cpsid	i
}
 8000656:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000658:	e7fe      	b.n	8000658 <Error_Handler+0x8>
	...

0800065c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800065c:	b480      	push	{r7}
 800065e:	b085      	sub	sp, #20
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000662:	4b15      	ldr	r3, [pc, #84]	; (80006b8 <HAL_MspInit+0x5c>)
 8000664:	699b      	ldr	r3, [r3, #24]
 8000666:	4a14      	ldr	r2, [pc, #80]	; (80006b8 <HAL_MspInit+0x5c>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6193      	str	r3, [r2, #24]
 800066e:	4b12      	ldr	r3, [pc, #72]	; (80006b8 <HAL_MspInit+0x5c>)
 8000670:	699b      	ldr	r3, [r3, #24]
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	60bb      	str	r3, [r7, #8]
 8000678:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800067a:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <HAL_MspInit+0x5c>)
 800067c:	69db      	ldr	r3, [r3, #28]
 800067e:	4a0e      	ldr	r2, [pc, #56]	; (80006b8 <HAL_MspInit+0x5c>)
 8000680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000684:	61d3      	str	r3, [r2, #28]
 8000686:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <HAL_MspInit+0x5c>)
 8000688:	69db      	ldr	r3, [r3, #28]
 800068a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000692:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <HAL_MspInit+0x60>)
 8000694:	685b      	ldr	r3, [r3, #4]
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	4a04      	ldr	r2, [pc, #16]	; (80006bc <HAL_MspInit+0x60>)
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ae:	bf00      	nop
 80006b0:	3714      	adds	r7, #20
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bc80      	pop	{r7}
 80006b6:	4770      	bx	lr
 80006b8:	40021000 	.word	0x40021000
 80006bc:	40010000 	.word	0x40010000

080006c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b088      	sub	sp, #32
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c8:	f107 0310 	add.w	r3, r7, #16
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	609a      	str	r2, [r3, #8]
 80006d4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4a2f      	ldr	r2, [pc, #188]	; (8000798 <HAL_UART_MspInit+0xd8>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d157      	bne.n	8000790 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80006e0:	4b2e      	ldr	r3, [pc, #184]	; (800079c <HAL_UART_MspInit+0xdc>)
 80006e2:	69db      	ldr	r3, [r3, #28]
 80006e4:	4a2d      	ldr	r2, [pc, #180]	; (800079c <HAL_UART_MspInit+0xdc>)
 80006e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006ea:	61d3      	str	r3, [r2, #28]
 80006ec:	4b2b      	ldr	r3, [pc, #172]	; (800079c <HAL_UART_MspInit+0xdc>)
 80006ee:	69db      	ldr	r3, [r3, #28]
 80006f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f8:	4b28      	ldr	r3, [pc, #160]	; (800079c <HAL_UART_MspInit+0xdc>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	4a27      	ldr	r2, [pc, #156]	; (800079c <HAL_UART_MspInit+0xdc>)
 80006fe:	f043 0308 	orr.w	r3, r3, #8
 8000702:	6193      	str	r3, [r2, #24]
 8000704:	4b25      	ldr	r3, [pc, #148]	; (800079c <HAL_UART_MspInit+0xdc>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	f003 0308 	and.w	r3, r3, #8
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000710:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000714:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000716:	2302      	movs	r3, #2
 8000718:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800071a:	2303      	movs	r3, #3
 800071c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071e:	f107 0310 	add.w	r3, r7, #16
 8000722:	4619      	mov	r1, r3
 8000724:	481e      	ldr	r0, [pc, #120]	; (80007a0 <HAL_UART_MspInit+0xe0>)
 8000726:	f000 fc71 	bl	800100c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800072a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800072e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000730:	2300      	movs	r3, #0
 8000732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	2300      	movs	r3, #0
 8000736:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000738:	f107 0310 	add.w	r3, r7, #16
 800073c:	4619      	mov	r1, r3
 800073e:	4818      	ldr	r0, [pc, #96]	; (80007a0 <HAL_UART_MspInit+0xe0>)
 8000740:	f000 fc64 	bl	800100c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000744:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 8000746:	4a18      	ldr	r2, [pc, #96]	; (80007a8 <HAL_UART_MspInit+0xe8>)
 8000748:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800074a:	4b16      	ldr	r3, [pc, #88]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 800074c:	2200      	movs	r2, #0
 800074e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000750:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000756:	4b13      	ldr	r3, [pc, #76]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800075c:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 800075e:	2200      	movs	r2, #0
 8000760:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000762:	4b10      	ldr	r3, [pc, #64]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 8000764:	2200      	movs	r2, #0
 8000766:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8000768:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 800076a:	2220      	movs	r2, #32
 800076c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800076e:	4b0d      	ldr	r3, [pc, #52]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 8000770:	2200      	movs	r2, #0
 8000772:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000774:	480b      	ldr	r0, [pc, #44]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 8000776:	f000 fa15 	bl	8000ba4 <HAL_DMA_Init>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000780:	f7ff ff66 	bl	8000650 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	4a07      	ldr	r2, [pc, #28]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 8000788:	63da      	str	r2, [r3, #60]	; 0x3c
 800078a:	4a06      	ldr	r2, [pc, #24]	; (80007a4 <HAL_UART_MspInit+0xe4>)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000790:	bf00      	nop
 8000792:	3720      	adds	r7, #32
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	40004800 	.word	0x40004800
 800079c:	40021000 	.word	0x40021000
 80007a0:	40010c00 	.word	0x40010c00
 80007a4:	200001b8 	.word	0x200001b8
 80007a8:	40020030 	.word	0x40020030

080007ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007b0:	e7fe      	b.n	80007b0 <NMI_Handler+0x4>

080007b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007b2:	b480      	push	{r7}
 80007b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007b6:	e7fe      	b.n	80007b6 <HardFault_Handler+0x4>

080007b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007bc:	e7fe      	b.n	80007bc <MemManage_Handler+0x4>

080007be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007be:	b480      	push	{r7}
 80007c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007c2:	e7fe      	b.n	80007c2 <BusFault_Handler+0x4>

080007c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007c8:	e7fe      	b.n	80007c8 <UsageFault_Handler+0x4>

080007ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007ca:	b480      	push	{r7}
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ce:	bf00      	nop
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bc80      	pop	{r7}
 80007d4:	4770      	bx	lr

080007d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007d6:	b480      	push	{r7}
 80007d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007da:	bf00      	nop
 80007dc:	46bd      	mov	sp, r7
 80007de:	bc80      	pop	{r7}
 80007e0:	4770      	bx	lr

080007e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007e2:	b480      	push	{r7}
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007e6:	bf00      	nop
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr

080007ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007f2:	f000 f8ad 	bl	8000950 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
	...

080007fc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000800:	4802      	ldr	r0, [pc, #8]	; (800080c <DMA1_Channel3_IRQHandler+0x10>)
 8000802:	f000 fac5 	bl	8000d90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	200001b8 	.word	0x200001b8

08000810 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b086      	sub	sp, #24
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000818:	4a14      	ldr	r2, [pc, #80]	; (800086c <_sbrk+0x5c>)
 800081a:	4b15      	ldr	r3, [pc, #84]	; (8000870 <_sbrk+0x60>)
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000824:	4b13      	ldr	r3, [pc, #76]	; (8000874 <_sbrk+0x64>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d102      	bne.n	8000832 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800082c:	4b11      	ldr	r3, [pc, #68]	; (8000874 <_sbrk+0x64>)
 800082e:	4a12      	ldr	r2, [pc, #72]	; (8000878 <_sbrk+0x68>)
 8000830:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000832:	4b10      	ldr	r3, [pc, #64]	; (8000874 <_sbrk+0x64>)
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4413      	add	r3, r2
 800083a:	693a      	ldr	r2, [r7, #16]
 800083c:	429a      	cmp	r2, r3
 800083e:	d207      	bcs.n	8000850 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000840:	f001 fefe 	bl	8002640 <__errno>
 8000844:	4603      	mov	r3, r0
 8000846:	220c      	movs	r2, #12
 8000848:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800084a:	f04f 33ff 	mov.w	r3, #4294967295
 800084e:	e009      	b.n	8000864 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000850:	4b08      	ldr	r3, [pc, #32]	; (8000874 <_sbrk+0x64>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000856:	4b07      	ldr	r3, [pc, #28]	; (8000874 <_sbrk+0x64>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	4413      	add	r3, r2
 800085e:	4a05      	ldr	r2, [pc, #20]	; (8000874 <_sbrk+0x64>)
 8000860:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000862:	68fb      	ldr	r3, [r7, #12]
}
 8000864:	4618      	mov	r0, r3
 8000866:	3718      	adds	r7, #24
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	20005000 	.word	0x20005000
 8000870:	00000400 	.word	0x00000400
 8000874:	20000218 	.word	0x20000218
 8000878:	20000230 	.word	0x20000230

0800087c <Reset_Handler>:

/* Call the clock system initialization function.*/
#    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800087c:	480b      	ldr	r0, [pc, #44]	; (80008ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800087e:	490c      	ldr	r1, [pc, #48]	; (80008b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000880:	4a0c      	ldr	r2, [pc, #48]	; (80008b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000882:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000884:	e002      	b.n	800088c <LoopCopyDataInit>

08000886 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000886:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000888:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800088a:	3304      	adds	r3, #4

0800088c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800088c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800088e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000890:	d3f9      	bcc.n	8000886 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000892:	4a09      	ldr	r2, [pc, #36]	; (80008b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000894:	4c09      	ldr	r4, [pc, #36]	; (80008bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000896:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000898:	e001      	b.n	800089e <LoopFillZerobss>

0800089a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800089a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800089c:	3204      	adds	r2, #4

0800089e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800089e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a0:	d3fb      	bcc.n	800089a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008a2:	f001 fed3 	bl	800264c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008a6:	f7ff fdb5 	bl	8000414 <main>
  bx lr
 80008aa:	4770      	bx	lr
  ldr r0, =_sdata
 80008ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b0:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80008b4:	08003bb8 	.word	0x08003bb8
  ldr r2, =_sbss
 80008b8:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80008bc:	20000230 	.word	0x20000230

080008c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008c0:	e7fe      	b.n	80008c0 <ADC1_2_IRQHandler>
	...

080008c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008c8:	4b08      	ldr	r3, [pc, #32]	; (80008ec <HAL_Init+0x28>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a07      	ldr	r2, [pc, #28]	; (80008ec <HAL_Init+0x28>)
 80008ce:	f043 0310 	orr.w	r3, r3, #16
 80008d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008d4:	2003      	movs	r0, #3
 80008d6:	f000 f923 	bl	8000b20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008da:	200f      	movs	r0, #15
 80008dc:	f000 f808 	bl	80008f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008e0:	f7ff febc 	bl	800065c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008e4:	2300      	movs	r3, #0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40022000 	.word	0x40022000

080008f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008f8:	4b12      	ldr	r3, [pc, #72]	; (8000944 <HAL_InitTick+0x54>)
 80008fa:	681a      	ldr	r2, [r3, #0]
 80008fc:	4b12      	ldr	r3, [pc, #72]	; (8000948 <HAL_InitTick+0x58>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	4619      	mov	r1, r3
 8000902:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000906:	fbb3 f3f1 	udiv	r3, r3, r1
 800090a:	fbb2 f3f3 	udiv	r3, r2, r3
 800090e:	4618      	mov	r0, r3
 8000910:	f000 f93b 	bl	8000b8a <HAL_SYSTICK_Config>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800091a:	2301      	movs	r3, #1
 800091c:	e00e      	b.n	800093c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2b0f      	cmp	r3, #15
 8000922:	d80a      	bhi.n	800093a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000924:	2200      	movs	r2, #0
 8000926:	6879      	ldr	r1, [r7, #4]
 8000928:	f04f 30ff 	mov.w	r0, #4294967295
 800092c:	f000 f903 	bl	8000b36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000930:	4a06      	ldr	r2, [pc, #24]	; (800094c <HAL_InitTick+0x5c>)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000936:	2300      	movs	r3, #0
 8000938:	e000      	b.n	800093c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800093a:	2301      	movs	r3, #1
}
 800093c:	4618      	mov	r0, r3
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000010 	.word	0x20000010
 8000948:	20000018 	.word	0x20000018
 800094c:	20000014 	.word	0x20000014

08000950 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000954:	4b05      	ldr	r3, [pc, #20]	; (800096c <HAL_IncTick+0x1c>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	461a      	mov	r2, r3
 800095a:	4b05      	ldr	r3, [pc, #20]	; (8000970 <HAL_IncTick+0x20>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4413      	add	r3, r2
 8000960:	4a03      	ldr	r2, [pc, #12]	; (8000970 <HAL_IncTick+0x20>)
 8000962:	6013      	str	r3, [r2, #0]
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	bc80      	pop	{r7}
 800096a:	4770      	bx	lr
 800096c:	20000018 	.word	0x20000018
 8000970:	2000021c 	.word	0x2000021c

08000974 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  return uwTick;
 8000978:	4b02      	ldr	r3, [pc, #8]	; (8000984 <HAL_GetTick+0x10>)
 800097a:	681b      	ldr	r3, [r3, #0]
}
 800097c:	4618      	mov	r0, r3
 800097e:	46bd      	mov	sp, r7
 8000980:	bc80      	pop	{r7}
 8000982:	4770      	bx	lr
 8000984:	2000021c 	.word	0x2000021c

08000988 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	f003 0307 	and.w	r3, r3, #7
 8000996:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000998:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <__NVIC_SetPriorityGrouping+0x44>)
 800099a:	68db      	ldr	r3, [r3, #12]
 800099c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800099e:	68ba      	ldr	r2, [r7, #8]
 80009a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009a4:	4013      	ands	r3, r2
 80009a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009ba:	4a04      	ldr	r2, [pc, #16]	; (80009cc <__NVIC_SetPriorityGrouping+0x44>)
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	60d3      	str	r3, [r2, #12]
}
 80009c0:	bf00      	nop
 80009c2:	3714      	adds	r7, #20
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bc80      	pop	{r7}
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	e000ed00 	.word	0xe000ed00

080009d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009d4:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <__NVIC_GetPriorityGrouping+0x18>)
 80009d6:	68db      	ldr	r3, [r3, #12]
 80009d8:	0a1b      	lsrs	r3, r3, #8
 80009da:	f003 0307 	and.w	r3, r3, #7
}
 80009de:	4618      	mov	r0, r3
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bc80      	pop	{r7}
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	db0b      	blt.n	8000a16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	f003 021f 	and.w	r2, r3, #31
 8000a04:	4906      	ldr	r1, [pc, #24]	; (8000a20 <__NVIC_EnableIRQ+0x34>)
 8000a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a0a:	095b      	lsrs	r3, r3, #5
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a16:	bf00      	nop
 8000a18:	370c      	adds	r7, #12
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr
 8000a20:	e000e100 	.word	0xe000e100

08000a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	6039      	str	r1, [r7, #0]
 8000a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	db0a      	blt.n	8000a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	490c      	ldr	r1, [pc, #48]	; (8000a70 <__NVIC_SetPriority+0x4c>)
 8000a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a42:	0112      	lsls	r2, r2, #4
 8000a44:	b2d2      	uxtb	r2, r2
 8000a46:	440b      	add	r3, r1
 8000a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a4c:	e00a      	b.n	8000a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	b2da      	uxtb	r2, r3
 8000a52:	4908      	ldr	r1, [pc, #32]	; (8000a74 <__NVIC_SetPriority+0x50>)
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	f003 030f 	and.w	r3, r3, #15
 8000a5a:	3b04      	subs	r3, #4
 8000a5c:	0112      	lsls	r2, r2, #4
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	440b      	add	r3, r1
 8000a62:	761a      	strb	r2, [r3, #24]
}
 8000a64:	bf00      	nop
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bc80      	pop	{r7}
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	e000e100 	.word	0xe000e100
 8000a74:	e000ed00 	.word	0xe000ed00

08000a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b089      	sub	sp, #36	; 0x24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	f003 0307 	and.w	r3, r3, #7
 8000a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a8c:	69fb      	ldr	r3, [r7, #28]
 8000a8e:	f1c3 0307 	rsb	r3, r3, #7
 8000a92:	2b04      	cmp	r3, #4
 8000a94:	bf28      	it	cs
 8000a96:	2304      	movcs	r3, #4
 8000a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	2b06      	cmp	r3, #6
 8000aa0:	d902      	bls.n	8000aa8 <NVIC_EncodePriority+0x30>
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	3b03      	subs	r3, #3
 8000aa6:	e000      	b.n	8000aaa <NVIC_EncodePriority+0x32>
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aac:	f04f 32ff 	mov.w	r2, #4294967295
 8000ab0:	69bb      	ldr	r3, [r7, #24]
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	43da      	mvns	r2, r3
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	401a      	ands	r2, r3
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aca:	43d9      	mvns	r1, r3
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad0:	4313      	orrs	r3, r2
         );
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3724      	adds	r7, #36	; 0x24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr

08000adc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000aec:	d301      	bcc.n	8000af2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aee:	2301      	movs	r3, #1
 8000af0:	e00f      	b.n	8000b12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000af2:	4a0a      	ldr	r2, [pc, #40]	; (8000b1c <SysTick_Config+0x40>)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	3b01      	subs	r3, #1
 8000af8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000afa:	210f      	movs	r1, #15
 8000afc:	f04f 30ff 	mov.w	r0, #4294967295
 8000b00:	f7ff ff90 	bl	8000a24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b04:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <SysTick_Config+0x40>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b0a:	4b04      	ldr	r3, [pc, #16]	; (8000b1c <SysTick_Config+0x40>)
 8000b0c:	2207      	movs	r2, #7
 8000b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	e000e010 	.word	0xe000e010

08000b20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	f7ff ff2d 	bl	8000988 <__NVIC_SetPriorityGrouping>
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b086      	sub	sp, #24
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	60b9      	str	r1, [r7, #8]
 8000b40:	607a      	str	r2, [r7, #4]
 8000b42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b48:	f7ff ff42 	bl	80009d0 <__NVIC_GetPriorityGrouping>
 8000b4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	68b9      	ldr	r1, [r7, #8]
 8000b52:	6978      	ldr	r0, [r7, #20]
 8000b54:	f7ff ff90 	bl	8000a78 <NVIC_EncodePriority>
 8000b58:	4602      	mov	r2, r0
 8000b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b5e:	4611      	mov	r1, r2
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff ff5f 	bl	8000a24 <__NVIC_SetPriority>
}
 8000b66:	bf00      	nop
 8000b68:	3718      	adds	r7, #24
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	b082      	sub	sp, #8
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	4603      	mov	r3, r0
 8000b76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff ff35 	bl	80009ec <__NVIC_EnableIRQ>
}
 8000b82:	bf00      	nop
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b082      	sub	sp, #8
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f7ff ffa2 	bl	8000adc <SysTick_Config>
 8000b98:	4603      	mov	r3, r0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000bac:	2300      	movs	r3, #0
 8000bae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d101      	bne.n	8000bba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	e043      	b.n	8000c42 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	4b22      	ldr	r3, [pc, #136]	; (8000c4c <HAL_DMA_Init+0xa8>)
 8000bc2:	4413      	add	r3, r2
 8000bc4:	4a22      	ldr	r2, [pc, #136]	; (8000c50 <HAL_DMA_Init+0xac>)
 8000bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bca:	091b      	lsrs	r3, r3, #4
 8000bcc:	009a      	lsls	r2, r3, #2
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a1f      	ldr	r2, [pc, #124]	; (8000c54 <HAL_DMA_Init+0xb0>)
 8000bd6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2202      	movs	r2, #2
 8000bdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000bee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000bf2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000bfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	68db      	ldr	r3, [r3, #12]
 8000c02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	69db      	ldr	r3, [r3, #28]
 8000c1a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000c1c:	68fa      	ldr	r2, [r7, #12]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2201      	movs	r2, #1
 8000c34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3714      	adds	r7, #20
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bc80      	pop	{r7}
 8000c4a:	4770      	bx	lr
 8000c4c:	bffdfff8 	.word	0xbffdfff8
 8000c50:	cccccccd 	.word	0xcccccccd
 8000c54:	40020000 	.word	0x40020000

08000c58 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	607a      	str	r2, [r7, #4]
 8000c64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000c66:	2300      	movs	r3, #0
 8000c68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d101      	bne.n	8000c78 <HAL_DMA_Start_IT+0x20>
 8000c74:	2302      	movs	r3, #2
 8000c76:	e04b      	b.n	8000d10 <HAL_DMA_Start_IT+0xb8>
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d13a      	bne.n	8000d02 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	2202      	movs	r2, #2
 8000c90:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	2200      	movs	r2, #0
 8000c98:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f022 0201 	bic.w	r2, r2, #1
 8000ca8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	68b9      	ldr	r1, [r7, #8]
 8000cb0:	68f8      	ldr	r0, [r7, #12]
 8000cb2:	f000 f97e 	bl	8000fb2 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d008      	beq.n	8000cd0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f042 020e 	orr.w	r2, r2, #14
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	e00f      	b.n	8000cf0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f022 0204 	bic.w	r2, r2, #4
 8000cde:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f042 020a 	orr.w	r2, r2, #10
 8000cee:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f042 0201 	orr.w	r2, r2, #1
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	e005      	b.n	8000d0e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	2200      	movs	r2, #0
 8000d06:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d20:	2300      	movs	r3, #0
 8000d22:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d008      	beq.n	8000d42 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2204      	movs	r2, #4
 8000d34:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e020      	b.n	8000d84 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f022 020e 	bic.w	r2, r2, #14
 8000d50:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f022 0201 	bic.w	r2, r2, #1
 8000d60:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d70:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2201      	movs	r2, #1
 8000d76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3714      	adds	r7, #20
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr
	...

08000d90 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dac:	2204      	movs	r2, #4
 8000dae:	409a      	lsls	r2, r3
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	4013      	ands	r3, r2
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d04f      	beq.n	8000e58 <HAL_DMA_IRQHandler+0xc8>
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	f003 0304 	and.w	r3, r3, #4
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d04a      	beq.n	8000e58 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f003 0320 	and.w	r3, r3, #32
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d107      	bne.n	8000de0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f022 0204 	bic.w	r2, r2, #4
 8000dde:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a66      	ldr	r2, [pc, #408]	; (8000f80 <HAL_DMA_IRQHandler+0x1f0>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d029      	beq.n	8000e3e <HAL_DMA_IRQHandler+0xae>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a65      	ldr	r2, [pc, #404]	; (8000f84 <HAL_DMA_IRQHandler+0x1f4>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d022      	beq.n	8000e3a <HAL_DMA_IRQHandler+0xaa>
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a63      	ldr	r2, [pc, #396]	; (8000f88 <HAL_DMA_IRQHandler+0x1f8>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d01a      	beq.n	8000e34 <HAL_DMA_IRQHandler+0xa4>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a62      	ldr	r2, [pc, #392]	; (8000f8c <HAL_DMA_IRQHandler+0x1fc>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d012      	beq.n	8000e2e <HAL_DMA_IRQHandler+0x9e>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a60      	ldr	r2, [pc, #384]	; (8000f90 <HAL_DMA_IRQHandler+0x200>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d00a      	beq.n	8000e28 <HAL_DMA_IRQHandler+0x98>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a5f      	ldr	r2, [pc, #380]	; (8000f94 <HAL_DMA_IRQHandler+0x204>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d102      	bne.n	8000e22 <HAL_DMA_IRQHandler+0x92>
 8000e1c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e20:	e00e      	b.n	8000e40 <HAL_DMA_IRQHandler+0xb0>
 8000e22:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000e26:	e00b      	b.n	8000e40 <HAL_DMA_IRQHandler+0xb0>
 8000e28:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000e2c:	e008      	b.n	8000e40 <HAL_DMA_IRQHandler+0xb0>
 8000e2e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e32:	e005      	b.n	8000e40 <HAL_DMA_IRQHandler+0xb0>
 8000e34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e38:	e002      	b.n	8000e40 <HAL_DMA_IRQHandler+0xb0>
 8000e3a:	2340      	movs	r3, #64	; 0x40
 8000e3c:	e000      	b.n	8000e40 <HAL_DMA_IRQHandler+0xb0>
 8000e3e:	2304      	movs	r3, #4
 8000e40:	4a55      	ldr	r2, [pc, #340]	; (8000f98 <HAL_DMA_IRQHandler+0x208>)
 8000e42:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	f000 8094 	beq.w	8000f76 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000e56:	e08e      	b.n	8000f76 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5c:	2202      	movs	r2, #2
 8000e5e:	409a      	lsls	r2, r3
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	4013      	ands	r3, r2
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d056      	beq.n	8000f16 <HAL_DMA_IRQHandler+0x186>
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d051      	beq.n	8000f16 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 0320 	and.w	r3, r3, #32
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d10b      	bne.n	8000e98 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f022 020a 	bic.w	r2, r2, #10
 8000e8e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2201      	movs	r2, #1
 8000e94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a38      	ldr	r2, [pc, #224]	; (8000f80 <HAL_DMA_IRQHandler+0x1f0>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d029      	beq.n	8000ef6 <HAL_DMA_IRQHandler+0x166>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a37      	ldr	r2, [pc, #220]	; (8000f84 <HAL_DMA_IRQHandler+0x1f4>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d022      	beq.n	8000ef2 <HAL_DMA_IRQHandler+0x162>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a35      	ldr	r2, [pc, #212]	; (8000f88 <HAL_DMA_IRQHandler+0x1f8>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d01a      	beq.n	8000eec <HAL_DMA_IRQHandler+0x15c>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a34      	ldr	r2, [pc, #208]	; (8000f8c <HAL_DMA_IRQHandler+0x1fc>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d012      	beq.n	8000ee6 <HAL_DMA_IRQHandler+0x156>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a32      	ldr	r2, [pc, #200]	; (8000f90 <HAL_DMA_IRQHandler+0x200>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d00a      	beq.n	8000ee0 <HAL_DMA_IRQHandler+0x150>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a31      	ldr	r2, [pc, #196]	; (8000f94 <HAL_DMA_IRQHandler+0x204>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d102      	bne.n	8000eda <HAL_DMA_IRQHandler+0x14a>
 8000ed4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000ed8:	e00e      	b.n	8000ef8 <HAL_DMA_IRQHandler+0x168>
 8000eda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ede:	e00b      	b.n	8000ef8 <HAL_DMA_IRQHandler+0x168>
 8000ee0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ee4:	e008      	b.n	8000ef8 <HAL_DMA_IRQHandler+0x168>
 8000ee6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000eea:	e005      	b.n	8000ef8 <HAL_DMA_IRQHandler+0x168>
 8000eec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ef0:	e002      	b.n	8000ef8 <HAL_DMA_IRQHandler+0x168>
 8000ef2:	2320      	movs	r3, #32
 8000ef4:	e000      	b.n	8000ef8 <HAL_DMA_IRQHandler+0x168>
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	4a27      	ldr	r2, [pc, #156]	; (8000f98 <HAL_DMA_IRQHandler+0x208>)
 8000efa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2200      	movs	r2, #0
 8000f00:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d034      	beq.n	8000f76 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000f14:	e02f      	b.n	8000f76 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1a:	2208      	movs	r2, #8
 8000f1c:	409a      	lsls	r2, r3
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	4013      	ands	r3, r2
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d028      	beq.n	8000f78 <HAL_DMA_IRQHandler+0x1e8>
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	f003 0308 	and.w	r3, r3, #8
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d023      	beq.n	8000f78 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f022 020e 	bic.w	r2, r2, #14
 8000f3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f48:	2101      	movs	r1, #1
 8000f4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f4e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2201      	movs	r2, #1
 8000f54:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2201      	movs	r2, #1
 8000f5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2200      	movs	r2, #0
 8000f62:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d004      	beq.n	8000f78 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	4798      	blx	r3
    }
  }
  return;
 8000f76:	bf00      	nop
 8000f78:	bf00      	nop
}
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40020008 	.word	0x40020008
 8000f84:	4002001c 	.word	0x4002001c
 8000f88:	40020030 	.word	0x40020030
 8000f8c:	40020044 	.word	0x40020044
 8000f90:	40020058 	.word	0x40020058
 8000f94:	4002006c 	.word	0x4002006c
 8000f98:	40020000 	.word	0x40020000

08000f9c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bc80      	pop	{r7}
 8000fb0:	4770      	bx	lr

08000fb2 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b085      	sub	sp, #20
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	60f8      	str	r0, [r7, #12]
 8000fba:	60b9      	str	r1, [r7, #8]
 8000fbc:	607a      	str	r2, [r7, #4]
 8000fbe:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fc8:	2101      	movs	r1, #1
 8000fca:	fa01 f202 	lsl.w	r2, r1, r2
 8000fce:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	683a      	ldr	r2, [r7, #0]
 8000fd6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2b10      	cmp	r3, #16
 8000fde:	d108      	bne.n	8000ff2 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	687a      	ldr	r2, [r7, #4]
 8000fe6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	68ba      	ldr	r2, [r7, #8]
 8000fee:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000ff0:	e007      	b.n	8001002 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	68ba      	ldr	r2, [r7, #8]
 8000ff8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	60da      	str	r2, [r3, #12]
}
 8001002:	bf00      	nop
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800100c:	b480      	push	{r7}
 800100e:	b08b      	sub	sp, #44	; 0x2c
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001016:	2300      	movs	r3, #0
 8001018:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800101a:	2300      	movs	r3, #0
 800101c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800101e:	e169      	b.n	80012f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001020:	2201      	movs	r2, #1
 8001022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	69fa      	ldr	r2, [r7, #28]
 8001030:	4013      	ands	r3, r2
 8001032:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	429a      	cmp	r2, r3
 800103a:	f040 8158 	bne.w	80012ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	4a9a      	ldr	r2, [pc, #616]	; (80012ac <HAL_GPIO_Init+0x2a0>)
 8001044:	4293      	cmp	r3, r2
 8001046:	d05e      	beq.n	8001106 <HAL_GPIO_Init+0xfa>
 8001048:	4a98      	ldr	r2, [pc, #608]	; (80012ac <HAL_GPIO_Init+0x2a0>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d875      	bhi.n	800113a <HAL_GPIO_Init+0x12e>
 800104e:	4a98      	ldr	r2, [pc, #608]	; (80012b0 <HAL_GPIO_Init+0x2a4>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d058      	beq.n	8001106 <HAL_GPIO_Init+0xfa>
 8001054:	4a96      	ldr	r2, [pc, #600]	; (80012b0 <HAL_GPIO_Init+0x2a4>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d86f      	bhi.n	800113a <HAL_GPIO_Init+0x12e>
 800105a:	4a96      	ldr	r2, [pc, #600]	; (80012b4 <HAL_GPIO_Init+0x2a8>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d052      	beq.n	8001106 <HAL_GPIO_Init+0xfa>
 8001060:	4a94      	ldr	r2, [pc, #592]	; (80012b4 <HAL_GPIO_Init+0x2a8>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d869      	bhi.n	800113a <HAL_GPIO_Init+0x12e>
 8001066:	4a94      	ldr	r2, [pc, #592]	; (80012b8 <HAL_GPIO_Init+0x2ac>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d04c      	beq.n	8001106 <HAL_GPIO_Init+0xfa>
 800106c:	4a92      	ldr	r2, [pc, #584]	; (80012b8 <HAL_GPIO_Init+0x2ac>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d863      	bhi.n	800113a <HAL_GPIO_Init+0x12e>
 8001072:	4a92      	ldr	r2, [pc, #584]	; (80012bc <HAL_GPIO_Init+0x2b0>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d046      	beq.n	8001106 <HAL_GPIO_Init+0xfa>
 8001078:	4a90      	ldr	r2, [pc, #576]	; (80012bc <HAL_GPIO_Init+0x2b0>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d85d      	bhi.n	800113a <HAL_GPIO_Init+0x12e>
 800107e:	2b12      	cmp	r3, #18
 8001080:	d82a      	bhi.n	80010d8 <HAL_GPIO_Init+0xcc>
 8001082:	2b12      	cmp	r3, #18
 8001084:	d859      	bhi.n	800113a <HAL_GPIO_Init+0x12e>
 8001086:	a201      	add	r2, pc, #4	; (adr r2, 800108c <HAL_GPIO_Init+0x80>)
 8001088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108c:	08001107 	.word	0x08001107
 8001090:	080010e1 	.word	0x080010e1
 8001094:	080010f3 	.word	0x080010f3
 8001098:	08001135 	.word	0x08001135
 800109c:	0800113b 	.word	0x0800113b
 80010a0:	0800113b 	.word	0x0800113b
 80010a4:	0800113b 	.word	0x0800113b
 80010a8:	0800113b 	.word	0x0800113b
 80010ac:	0800113b 	.word	0x0800113b
 80010b0:	0800113b 	.word	0x0800113b
 80010b4:	0800113b 	.word	0x0800113b
 80010b8:	0800113b 	.word	0x0800113b
 80010bc:	0800113b 	.word	0x0800113b
 80010c0:	0800113b 	.word	0x0800113b
 80010c4:	0800113b 	.word	0x0800113b
 80010c8:	0800113b 	.word	0x0800113b
 80010cc:	0800113b 	.word	0x0800113b
 80010d0:	080010e9 	.word	0x080010e9
 80010d4:	080010fd 	.word	0x080010fd
 80010d8:	4a79      	ldr	r2, [pc, #484]	; (80012c0 <HAL_GPIO_Init+0x2b4>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d013      	beq.n	8001106 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010de:	e02c      	b.n	800113a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	623b      	str	r3, [r7, #32]
          break;
 80010e6:	e029      	b.n	800113c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	3304      	adds	r3, #4
 80010ee:	623b      	str	r3, [r7, #32]
          break;
 80010f0:	e024      	b.n	800113c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	3308      	adds	r3, #8
 80010f8:	623b      	str	r3, [r7, #32]
          break;
 80010fa:	e01f      	b.n	800113c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	330c      	adds	r3, #12
 8001102:	623b      	str	r3, [r7, #32]
          break;
 8001104:	e01a      	b.n	800113c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d102      	bne.n	8001114 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800110e:	2304      	movs	r3, #4
 8001110:	623b      	str	r3, [r7, #32]
          break;
 8001112:	e013      	b.n	800113c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d105      	bne.n	8001128 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800111c:	2308      	movs	r3, #8
 800111e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	69fa      	ldr	r2, [r7, #28]
 8001124:	611a      	str	r2, [r3, #16]
          break;
 8001126:	e009      	b.n	800113c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001128:	2308      	movs	r3, #8
 800112a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	69fa      	ldr	r2, [r7, #28]
 8001130:	615a      	str	r2, [r3, #20]
          break;
 8001132:	e003      	b.n	800113c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001134:	2300      	movs	r3, #0
 8001136:	623b      	str	r3, [r7, #32]
          break;
 8001138:	e000      	b.n	800113c <HAL_GPIO_Init+0x130>
          break;
 800113a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	2bff      	cmp	r3, #255	; 0xff
 8001140:	d801      	bhi.n	8001146 <HAL_GPIO_Init+0x13a>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	e001      	b.n	800114a <HAL_GPIO_Init+0x13e>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3304      	adds	r3, #4
 800114a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	2bff      	cmp	r3, #255	; 0xff
 8001150:	d802      	bhi.n	8001158 <HAL_GPIO_Init+0x14c>
 8001152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	e002      	b.n	800115e <HAL_GPIO_Init+0x152>
 8001158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800115a:	3b08      	subs	r3, #8
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	210f      	movs	r1, #15
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	fa01 f303 	lsl.w	r3, r1, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	401a      	ands	r2, r3
 8001170:	6a39      	ldr	r1, [r7, #32]
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	fa01 f303 	lsl.w	r3, r1, r3
 8001178:	431a      	orrs	r2, r3
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001186:	2b00      	cmp	r3, #0
 8001188:	f000 80b1 	beq.w	80012ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800118c:	4b4d      	ldr	r3, [pc, #308]	; (80012c4 <HAL_GPIO_Init+0x2b8>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a4c      	ldr	r2, [pc, #304]	; (80012c4 <HAL_GPIO_Init+0x2b8>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	6193      	str	r3, [r2, #24]
 8001198:	4b4a      	ldr	r3, [pc, #296]	; (80012c4 <HAL_GPIO_Init+0x2b8>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011a4:	4a48      	ldr	r2, [pc, #288]	; (80012c8 <HAL_GPIO_Init+0x2bc>)
 80011a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a8:	089b      	lsrs	r3, r3, #2
 80011aa:	3302      	adds	r3, #2
 80011ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b4:	f003 0303 	and.w	r3, r3, #3
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	220f      	movs	r2, #15
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	43db      	mvns	r3, r3
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	4013      	ands	r3, r2
 80011c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a40      	ldr	r2, [pc, #256]	; (80012cc <HAL_GPIO_Init+0x2c0>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d013      	beq.n	80011f8 <HAL_GPIO_Init+0x1ec>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a3f      	ldr	r2, [pc, #252]	; (80012d0 <HAL_GPIO_Init+0x2c4>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d00d      	beq.n	80011f4 <HAL_GPIO_Init+0x1e8>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4a3e      	ldr	r2, [pc, #248]	; (80012d4 <HAL_GPIO_Init+0x2c8>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d007      	beq.n	80011f0 <HAL_GPIO_Init+0x1e4>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4a3d      	ldr	r2, [pc, #244]	; (80012d8 <HAL_GPIO_Init+0x2cc>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d101      	bne.n	80011ec <HAL_GPIO_Init+0x1e0>
 80011e8:	2303      	movs	r3, #3
 80011ea:	e006      	b.n	80011fa <HAL_GPIO_Init+0x1ee>
 80011ec:	2304      	movs	r3, #4
 80011ee:	e004      	b.n	80011fa <HAL_GPIO_Init+0x1ee>
 80011f0:	2302      	movs	r3, #2
 80011f2:	e002      	b.n	80011fa <HAL_GPIO_Init+0x1ee>
 80011f4:	2301      	movs	r3, #1
 80011f6:	e000      	b.n	80011fa <HAL_GPIO_Init+0x1ee>
 80011f8:	2300      	movs	r3, #0
 80011fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011fc:	f002 0203 	and.w	r2, r2, #3
 8001200:	0092      	lsls	r2, r2, #2
 8001202:	4093      	lsls	r3, r2
 8001204:	68fa      	ldr	r2, [r7, #12]
 8001206:	4313      	orrs	r3, r2
 8001208:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800120a:	492f      	ldr	r1, [pc, #188]	; (80012c8 <HAL_GPIO_Init+0x2bc>)
 800120c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120e:	089b      	lsrs	r3, r3, #2
 8001210:	3302      	adds	r3, #2
 8001212:	68fa      	ldr	r2, [r7, #12]
 8001214:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d006      	beq.n	8001232 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001224:	4b2d      	ldr	r3, [pc, #180]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 8001226:	689a      	ldr	r2, [r3, #8]
 8001228:	492c      	ldr	r1, [pc, #176]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	4313      	orrs	r3, r2
 800122e:	608b      	str	r3, [r1, #8]
 8001230:	e006      	b.n	8001240 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001232:	4b2a      	ldr	r3, [pc, #168]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 8001234:	689a      	ldr	r2, [r3, #8]
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	43db      	mvns	r3, r3
 800123a:	4928      	ldr	r1, [pc, #160]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 800123c:	4013      	ands	r3, r2
 800123e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001248:	2b00      	cmp	r3, #0
 800124a:	d006      	beq.n	800125a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800124c:	4b23      	ldr	r3, [pc, #140]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 800124e:	68da      	ldr	r2, [r3, #12]
 8001250:	4922      	ldr	r1, [pc, #136]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	4313      	orrs	r3, r2
 8001256:	60cb      	str	r3, [r1, #12]
 8001258:	e006      	b.n	8001268 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800125a:	4b20      	ldr	r3, [pc, #128]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 800125c:	68da      	ldr	r2, [r3, #12]
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	43db      	mvns	r3, r3
 8001262:	491e      	ldr	r1, [pc, #120]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 8001264:	4013      	ands	r3, r2
 8001266:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d006      	beq.n	8001282 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001274:	4b19      	ldr	r3, [pc, #100]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	4918      	ldr	r1, [pc, #96]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	4313      	orrs	r3, r2
 800127e:	604b      	str	r3, [r1, #4]
 8001280:	e006      	b.n	8001290 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001282:	4b16      	ldr	r3, [pc, #88]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 8001284:	685a      	ldr	r2, [r3, #4]
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	43db      	mvns	r3, r3
 800128a:	4914      	ldr	r1, [pc, #80]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 800128c:	4013      	ands	r3, r2
 800128e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d021      	beq.n	80012e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800129c:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	490e      	ldr	r1, [pc, #56]	; (80012dc <HAL_GPIO_Init+0x2d0>)
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	600b      	str	r3, [r1, #0]
 80012a8:	e021      	b.n	80012ee <HAL_GPIO_Init+0x2e2>
 80012aa:	bf00      	nop
 80012ac:	10320000 	.word	0x10320000
 80012b0:	10310000 	.word	0x10310000
 80012b4:	10220000 	.word	0x10220000
 80012b8:	10210000 	.word	0x10210000
 80012bc:	10120000 	.word	0x10120000
 80012c0:	10110000 	.word	0x10110000
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40010000 	.word	0x40010000
 80012cc:	40010800 	.word	0x40010800
 80012d0:	40010c00 	.word	0x40010c00
 80012d4:	40011000 	.word	0x40011000
 80012d8:	40011400 	.word	0x40011400
 80012dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012e0:	4b0b      	ldr	r3, [pc, #44]	; (8001310 <HAL_GPIO_Init+0x304>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	43db      	mvns	r3, r3
 80012e8:	4909      	ldr	r1, [pc, #36]	; (8001310 <HAL_GPIO_Init+0x304>)
 80012ea:	4013      	ands	r3, r2
 80012ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80012ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f0:	3301      	adds	r3, #1
 80012f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fa:	fa22 f303 	lsr.w	r3, r2, r3
 80012fe:	2b00      	cmp	r3, #0
 8001300:	f47f ae8e 	bne.w	8001020 <HAL_GPIO_Init+0x14>
  }
}
 8001304:	bf00      	nop
 8001306:	bf00      	nop
 8001308:	372c      	adds	r7, #44	; 0x2c
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr
 8001310:	40010400 	.word	0x40010400

08001314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	807b      	strh	r3, [r7, #2]
 8001320:	4613      	mov	r3, r2
 8001322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001324:	787b      	ldrb	r3, [r7, #1]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d003      	beq.n	8001332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800132a:	887a      	ldrh	r2, [r7, #2]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001330:	e003      	b.n	800133a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001332:	887b      	ldrh	r3, [r7, #2]
 8001334:	041a      	lsls	r2, r3, #16
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	611a      	str	r2, [r3, #16]
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr

08001344 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001356:	887a      	ldrh	r2, [r7, #2]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	4013      	ands	r3, r2
 800135c:	041a      	lsls	r2, r3, #16
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	43d9      	mvns	r1, r3
 8001362:	887b      	ldrh	r3, [r7, #2]
 8001364:	400b      	ands	r3, r1
 8001366:	431a      	orrs	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	611a      	str	r2, [r3, #16]
}
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
	...

08001378 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e272      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 8087 	beq.w	80014a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001398:	4b92      	ldr	r3, [pc, #584]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 030c 	and.w	r3, r3, #12
 80013a0:	2b04      	cmp	r3, #4
 80013a2:	d00c      	beq.n	80013be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013a4:	4b8f      	ldr	r3, [pc, #572]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f003 030c 	and.w	r3, r3, #12
 80013ac:	2b08      	cmp	r3, #8
 80013ae:	d112      	bne.n	80013d6 <HAL_RCC_OscConfig+0x5e>
 80013b0:	4b8c      	ldr	r3, [pc, #560]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013bc:	d10b      	bne.n	80013d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013be:	4b89      	ldr	r3, [pc, #548]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d06c      	beq.n	80014a4 <HAL_RCC_OscConfig+0x12c>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d168      	bne.n	80014a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e24c      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013de:	d106      	bne.n	80013ee <HAL_RCC_OscConfig+0x76>
 80013e0:	4b80      	ldr	r3, [pc, #512]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a7f      	ldr	r2, [pc, #508]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	e02e      	b.n	800144c <HAL_RCC_OscConfig+0xd4>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d10c      	bne.n	8001410 <HAL_RCC_OscConfig+0x98>
 80013f6:	4b7b      	ldr	r3, [pc, #492]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a7a      	ldr	r2, [pc, #488]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001400:	6013      	str	r3, [r2, #0]
 8001402:	4b78      	ldr	r3, [pc, #480]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a77      	ldr	r2, [pc, #476]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001408:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800140c:	6013      	str	r3, [r2, #0]
 800140e:	e01d      	b.n	800144c <HAL_RCC_OscConfig+0xd4>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001418:	d10c      	bne.n	8001434 <HAL_RCC_OscConfig+0xbc>
 800141a:	4b72      	ldr	r3, [pc, #456]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a71      	ldr	r2, [pc, #452]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001420:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001424:	6013      	str	r3, [r2, #0]
 8001426:	4b6f      	ldr	r3, [pc, #444]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a6e      	ldr	r2, [pc, #440]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800142c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001430:	6013      	str	r3, [r2, #0]
 8001432:	e00b      	b.n	800144c <HAL_RCC_OscConfig+0xd4>
 8001434:	4b6b      	ldr	r3, [pc, #428]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a6a      	ldr	r2, [pc, #424]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800143a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	4b68      	ldr	r3, [pc, #416]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a67      	ldr	r2, [pc, #412]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001446:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800144a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d013      	beq.n	800147c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001454:	f7ff fa8e 	bl	8000974 <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800145c:	f7ff fa8a 	bl	8000974 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b64      	cmp	r3, #100	; 0x64
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e200      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800146e:	4b5d      	ldr	r3, [pc, #372]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d0f0      	beq.n	800145c <HAL_RCC_OscConfig+0xe4>
 800147a:	e014      	b.n	80014a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800147c:	f7ff fa7a 	bl	8000974 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001484:	f7ff fa76 	bl	8000974 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b64      	cmp	r3, #100	; 0x64
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e1ec      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001496:	4b53      	ldr	r3, [pc, #332]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f0      	bne.n	8001484 <HAL_RCC_OscConfig+0x10c>
 80014a2:	e000      	b.n	80014a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d063      	beq.n	800157a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014b2:	4b4c      	ldr	r3, [pc, #304]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f003 030c 	and.w	r3, r3, #12
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d00b      	beq.n	80014d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014be:	4b49      	ldr	r3, [pc, #292]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f003 030c 	and.w	r3, r3, #12
 80014c6:	2b08      	cmp	r3, #8
 80014c8:	d11c      	bne.n	8001504 <HAL_RCC_OscConfig+0x18c>
 80014ca:	4b46      	ldr	r3, [pc, #280]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d116      	bne.n	8001504 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014d6:	4b43      	ldr	r3, [pc, #268]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d005      	beq.n	80014ee <HAL_RCC_OscConfig+0x176>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d001      	beq.n	80014ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e1c0      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ee:	4b3d      	ldr	r3, [pc, #244]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	4939      	ldr	r1, [pc, #228]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014fe:	4313      	orrs	r3, r2
 8001500:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001502:	e03a      	b.n	800157a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d020      	beq.n	800154e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800150c:	4b36      	ldr	r3, [pc, #216]	; (80015e8 <HAL_RCC_OscConfig+0x270>)
 800150e:	2201      	movs	r2, #1
 8001510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001512:	f7ff fa2f 	bl	8000974 <HAL_GetTick>
 8001516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001518:	e008      	b.n	800152c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800151a:	f7ff fa2b 	bl	8000974 <HAL_GetTick>
 800151e:	4602      	mov	r2, r0
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	2b02      	cmp	r3, #2
 8001526:	d901      	bls.n	800152c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e1a1      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800152c:	4b2d      	ldr	r3, [pc, #180]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d0f0      	beq.n	800151a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001538:	4b2a      	ldr	r3, [pc, #168]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	695b      	ldr	r3, [r3, #20]
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	4927      	ldr	r1, [pc, #156]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001548:	4313      	orrs	r3, r2
 800154a:	600b      	str	r3, [r1, #0]
 800154c:	e015      	b.n	800157a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800154e:	4b26      	ldr	r3, [pc, #152]	; (80015e8 <HAL_RCC_OscConfig+0x270>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fa0e 	bl	8000974 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800155c:	f7ff fa0a 	bl	8000974 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e180      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800156e:	4b1d      	ldr	r3, [pc, #116]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1f0      	bne.n	800155c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	2b00      	cmp	r3, #0
 8001584:	d03a      	beq.n	80015fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d019      	beq.n	80015c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800158e:	4b17      	ldr	r3, [pc, #92]	; (80015ec <HAL_RCC_OscConfig+0x274>)
 8001590:	2201      	movs	r2, #1
 8001592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001594:	f7ff f9ee 	bl	8000974 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800159c:	f7ff f9ea 	bl	8000974 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e160      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ae:	4b0d      	ldr	r3, [pc, #52]	; (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80015b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d0f0      	beq.n	800159c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80015ba:	2001      	movs	r0, #1
 80015bc:	f000 face 	bl	8001b5c <RCC_Delay>
 80015c0:	e01c      	b.n	80015fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015c2:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <HAL_RCC_OscConfig+0x274>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c8:	f7ff f9d4 	bl	8000974 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ce:	e00f      	b.n	80015f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015d0:	f7ff f9d0 	bl	8000974 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d908      	bls.n	80015f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e146      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
 80015e2:	bf00      	nop
 80015e4:	40021000 	.word	0x40021000
 80015e8:	42420000 	.word	0x42420000
 80015ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015f0:	4b92      	ldr	r3, [pc, #584]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d1e9      	bne.n	80015d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	2b00      	cmp	r3, #0
 8001606:	f000 80a6 	beq.w	8001756 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800160a:	2300      	movs	r3, #0
 800160c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800160e:	4b8b      	ldr	r3, [pc, #556]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d10d      	bne.n	8001636 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800161a:	4b88      	ldr	r3, [pc, #544]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	4a87      	ldr	r2, [pc, #540]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001624:	61d3      	str	r3, [r2, #28]
 8001626:	4b85      	ldr	r3, [pc, #532]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001628:	69db      	ldr	r3, [r3, #28]
 800162a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001632:	2301      	movs	r3, #1
 8001634:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001636:	4b82      	ldr	r3, [pc, #520]	; (8001840 <HAL_RCC_OscConfig+0x4c8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800163e:	2b00      	cmp	r3, #0
 8001640:	d118      	bne.n	8001674 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001642:	4b7f      	ldr	r3, [pc, #508]	; (8001840 <HAL_RCC_OscConfig+0x4c8>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a7e      	ldr	r2, [pc, #504]	; (8001840 <HAL_RCC_OscConfig+0x4c8>)
 8001648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800164c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800164e:	f7ff f991 	bl	8000974 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001654:	e008      	b.n	8001668 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001656:	f7ff f98d 	bl	8000974 <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b64      	cmp	r3, #100	; 0x64
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e103      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001668:	4b75      	ldr	r3, [pc, #468]	; (8001840 <HAL_RCC_OscConfig+0x4c8>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001670:	2b00      	cmp	r3, #0
 8001672:	d0f0      	beq.n	8001656 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d106      	bne.n	800168a <HAL_RCC_OscConfig+0x312>
 800167c:	4b6f      	ldr	r3, [pc, #444]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	4a6e      	ldr	r2, [pc, #440]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	6213      	str	r3, [r2, #32]
 8001688:	e02d      	b.n	80016e6 <HAL_RCC_OscConfig+0x36e>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d10c      	bne.n	80016ac <HAL_RCC_OscConfig+0x334>
 8001692:	4b6a      	ldr	r3, [pc, #424]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001694:	6a1b      	ldr	r3, [r3, #32]
 8001696:	4a69      	ldr	r2, [pc, #420]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001698:	f023 0301 	bic.w	r3, r3, #1
 800169c:	6213      	str	r3, [r2, #32]
 800169e:	4b67      	ldr	r3, [pc, #412]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016a0:	6a1b      	ldr	r3, [r3, #32]
 80016a2:	4a66      	ldr	r2, [pc, #408]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016a4:	f023 0304 	bic.w	r3, r3, #4
 80016a8:	6213      	str	r3, [r2, #32]
 80016aa:	e01c      	b.n	80016e6 <HAL_RCC_OscConfig+0x36e>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	2b05      	cmp	r3, #5
 80016b2:	d10c      	bne.n	80016ce <HAL_RCC_OscConfig+0x356>
 80016b4:	4b61      	ldr	r3, [pc, #388]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016b6:	6a1b      	ldr	r3, [r3, #32]
 80016b8:	4a60      	ldr	r2, [pc, #384]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016ba:	f043 0304 	orr.w	r3, r3, #4
 80016be:	6213      	str	r3, [r2, #32]
 80016c0:	4b5e      	ldr	r3, [pc, #376]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	4a5d      	ldr	r2, [pc, #372]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016c6:	f043 0301 	orr.w	r3, r3, #1
 80016ca:	6213      	str	r3, [r2, #32]
 80016cc:	e00b      	b.n	80016e6 <HAL_RCC_OscConfig+0x36e>
 80016ce:	4b5b      	ldr	r3, [pc, #364]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016d0:	6a1b      	ldr	r3, [r3, #32]
 80016d2:	4a5a      	ldr	r2, [pc, #360]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016d4:	f023 0301 	bic.w	r3, r3, #1
 80016d8:	6213      	str	r3, [r2, #32]
 80016da:	4b58      	ldr	r3, [pc, #352]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016dc:	6a1b      	ldr	r3, [r3, #32]
 80016de:	4a57      	ldr	r2, [pc, #348]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016e0:	f023 0304 	bic.w	r3, r3, #4
 80016e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d015      	beq.n	800171a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ee:	f7ff f941 	bl	8000974 <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016f4:	e00a      	b.n	800170c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016f6:	f7ff f93d 	bl	8000974 <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	f241 3288 	movw	r2, #5000	; 0x1388
 8001704:	4293      	cmp	r3, r2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e0b1      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800170c:	4b4b      	ldr	r3, [pc, #300]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 800170e:	6a1b      	ldr	r3, [r3, #32]
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0ee      	beq.n	80016f6 <HAL_RCC_OscConfig+0x37e>
 8001718:	e014      	b.n	8001744 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800171a:	f7ff f92b 	bl	8000974 <HAL_GetTick>
 800171e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001720:	e00a      	b.n	8001738 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001722:	f7ff f927 	bl	8000974 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001730:	4293      	cmp	r3, r2
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e09b      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001738:	4b40      	ldr	r3, [pc, #256]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 800173a:	6a1b      	ldr	r3, [r3, #32]
 800173c:	f003 0302 	and.w	r3, r3, #2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d1ee      	bne.n	8001722 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001744:	7dfb      	ldrb	r3, [r7, #23]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d105      	bne.n	8001756 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800174a:	4b3c      	ldr	r3, [pc, #240]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	4a3b      	ldr	r2, [pc, #236]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001750:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001754:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	69db      	ldr	r3, [r3, #28]
 800175a:	2b00      	cmp	r3, #0
 800175c:	f000 8087 	beq.w	800186e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001760:	4b36      	ldr	r3, [pc, #216]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f003 030c 	and.w	r3, r3, #12
 8001768:	2b08      	cmp	r3, #8
 800176a:	d061      	beq.n	8001830 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69db      	ldr	r3, [r3, #28]
 8001770:	2b02      	cmp	r3, #2
 8001772:	d146      	bne.n	8001802 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001774:	4b33      	ldr	r3, [pc, #204]	; (8001844 <HAL_RCC_OscConfig+0x4cc>)
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177a:	f7ff f8fb 	bl	8000974 <HAL_GetTick>
 800177e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001780:	e008      	b.n	8001794 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001782:	f7ff f8f7 	bl	8000974 <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	2b02      	cmp	r3, #2
 800178e:	d901      	bls.n	8001794 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e06d      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001794:	4b29      	ldr	r3, [pc, #164]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d1f0      	bne.n	8001782 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017a8:	d108      	bne.n	80017bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017aa:	4b24      	ldr	r3, [pc, #144]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	4921      	ldr	r1, [pc, #132]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017b8:	4313      	orrs	r3, r2
 80017ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017bc:	4b1f      	ldr	r3, [pc, #124]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a19      	ldr	r1, [r3, #32]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017cc:	430b      	orrs	r3, r1
 80017ce:	491b      	ldr	r1, [pc, #108]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017d0:	4313      	orrs	r3, r2
 80017d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017d4:	4b1b      	ldr	r3, [pc, #108]	; (8001844 <HAL_RCC_OscConfig+0x4cc>)
 80017d6:	2201      	movs	r2, #1
 80017d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017da:	f7ff f8cb 	bl	8000974 <HAL_GetTick>
 80017de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017e0:	e008      	b.n	80017f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017e2:	f7ff f8c7 	bl	8000974 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e03d      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017f4:	4b11      	ldr	r3, [pc, #68]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0f0      	beq.n	80017e2 <HAL_RCC_OscConfig+0x46a>
 8001800:	e035      	b.n	800186e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001802:	4b10      	ldr	r3, [pc, #64]	; (8001844 <HAL_RCC_OscConfig+0x4cc>)
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001808:	f7ff f8b4 	bl	8000974 <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001810:	f7ff f8b0 	bl	8000974 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e026      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001822:	4b06      	ldr	r3, [pc, #24]	; (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f0      	bne.n	8001810 <HAL_RCC_OscConfig+0x498>
 800182e:	e01e      	b.n	800186e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	69db      	ldr	r3, [r3, #28]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d107      	bne.n	8001848 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e019      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
 800183c:	40021000 	.word	0x40021000
 8001840:	40007000 	.word	0x40007000
 8001844:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001848:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <HAL_RCC_OscConfig+0x500>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a1b      	ldr	r3, [r3, #32]
 8001858:	429a      	cmp	r2, r3
 800185a:	d106      	bne.n	800186a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001866:	429a      	cmp	r2, r3
 8001868:	d001      	beq.n	800186e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40021000 	.word	0x40021000

0800187c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d101      	bne.n	8001890 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e0d0      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001890:	4b6a      	ldr	r3, [pc, #424]	; (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0307 	and.w	r3, r3, #7
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	429a      	cmp	r2, r3
 800189c:	d910      	bls.n	80018c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800189e:	4b67      	ldr	r3, [pc, #412]	; (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f023 0207 	bic.w	r2, r3, #7
 80018a6:	4965      	ldr	r1, [pc, #404]	; (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ae:	4b63      	ldr	r3, [pc, #396]	; (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0307 	and.w	r3, r3, #7
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d001      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e0b8      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d020      	beq.n	800190e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018d8:	4b59      	ldr	r3, [pc, #356]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	4a58      	ldr	r2, [pc, #352]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80018e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0308 	and.w	r3, r3, #8
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d005      	beq.n	80018fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018f0:	4b53      	ldr	r3, [pc, #332]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	4a52      	ldr	r2, [pc, #328]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80018fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018fc:	4b50      	ldr	r3, [pc, #320]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	494d      	ldr	r1, [pc, #308]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800190a:	4313      	orrs	r3, r2
 800190c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	2b00      	cmp	r3, #0
 8001918:	d040      	beq.n	800199c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d107      	bne.n	8001932 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001922:	4b47      	ldr	r3, [pc, #284]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d115      	bne.n	800195a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e07f      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	2b02      	cmp	r3, #2
 8001938:	d107      	bne.n	800194a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800193a:	4b41      	ldr	r3, [pc, #260]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d109      	bne.n	800195a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e073      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800194a:	4b3d      	ldr	r3, [pc, #244]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e06b      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800195a:	4b39      	ldr	r3, [pc, #228]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f023 0203 	bic.w	r2, r3, #3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	4936      	ldr	r1, [pc, #216]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 8001968:	4313      	orrs	r3, r2
 800196a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800196c:	f7ff f802 	bl	8000974 <HAL_GetTick>
 8001970:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001972:	e00a      	b.n	800198a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001974:	f7fe fffe 	bl	8000974 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001982:	4293      	cmp	r3, r2
 8001984:	d901      	bls.n	800198a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e053      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800198a:	4b2d      	ldr	r3, [pc, #180]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f003 020c 	and.w	r2, r3, #12
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	429a      	cmp	r2, r3
 800199a:	d1eb      	bne.n	8001974 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800199c:	4b27      	ldr	r3, [pc, #156]	; (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0307 	and.w	r3, r3, #7
 80019a4:	683a      	ldr	r2, [r7, #0]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d210      	bcs.n	80019cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019aa:	4b24      	ldr	r3, [pc, #144]	; (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f023 0207 	bic.w	r2, r3, #7
 80019b2:	4922      	ldr	r1, [pc, #136]	; (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ba:	4b20      	ldr	r3, [pc, #128]	; (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d001      	beq.n	80019cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e032      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d008      	beq.n	80019ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019d8:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	4916      	ldr	r1, [pc, #88]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d009      	beq.n	8001a0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019f6:	4b12      	ldr	r3, [pc, #72]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	00db      	lsls	r3, r3, #3
 8001a04:	490e      	ldr	r1, [pc, #56]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a0a:	f000 f821 	bl	8001a50 <HAL_RCC_GetSysClockFreq>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	091b      	lsrs	r3, r3, #4
 8001a16:	f003 030f 	and.w	r3, r3, #15
 8001a1a:	490a      	ldr	r1, [pc, #40]	; (8001a44 <HAL_RCC_ClockConfig+0x1c8>)
 8001a1c:	5ccb      	ldrb	r3, [r1, r3]
 8001a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a22:	4a09      	ldr	r2, [pc, #36]	; (8001a48 <HAL_RCC_ClockConfig+0x1cc>)
 8001a24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a26:	4b09      	ldr	r3, [pc, #36]	; (8001a4c <HAL_RCC_ClockConfig+0x1d0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe ff60 	bl	80008f0 <HAL_InitTick>

  return HAL_OK;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40022000 	.word	0x40022000
 8001a40:	40021000 	.word	0x40021000
 8001a44:	080039d4 	.word	0x080039d4
 8001a48:	20000010 	.word	0x20000010
 8001a4c:	20000014 	.word	0x20000014

08001a50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b087      	sub	sp, #28
 8001a54:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	2300      	movs	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
 8001a62:	2300      	movs	r3, #0
 8001a64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f003 030c 	and.w	r3, r3, #12
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	d002      	beq.n	8001a80 <HAL_RCC_GetSysClockFreq+0x30>
 8001a7a:	2b08      	cmp	r3, #8
 8001a7c:	d003      	beq.n	8001a86 <HAL_RCC_GetSysClockFreq+0x36>
 8001a7e:	e027      	b.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a80:	4b19      	ldr	r3, [pc, #100]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a82:	613b      	str	r3, [r7, #16]
      break;
 8001a84:	e027      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	0c9b      	lsrs	r3, r3, #18
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	4a17      	ldr	r2, [pc, #92]	; (8001aec <HAL_RCC_GetSysClockFreq+0x9c>)
 8001a90:	5cd3      	ldrb	r3, [r2, r3]
 8001a92:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d010      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a9e:	4b11      	ldr	r3, [pc, #68]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	0c5b      	lsrs	r3, r3, #17
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	4a11      	ldr	r2, [pc, #68]	; (8001af0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001aaa:	5cd3      	ldrb	r3, [r2, r3]
 8001aac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a0d      	ldr	r2, [pc, #52]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ab2:	fb03 f202 	mul.w	r2, r3, r2
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	e004      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4a0c      	ldr	r2, [pc, #48]	; (8001af4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ac4:	fb02 f303 	mul.w	r3, r2, r3
 8001ac8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	613b      	str	r3, [r7, #16]
      break;
 8001ace:	e002      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ad0:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ad2:	613b      	str	r3, [r7, #16]
      break;
 8001ad4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ad6:	693b      	ldr	r3, [r7, #16]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	371c      	adds	r7, #28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	007a1200 	.word	0x007a1200
 8001aec:	080039ec 	.word	0x080039ec
 8001af0:	080039fc 	.word	0x080039fc
 8001af4:	003d0900 	.word	0x003d0900

08001af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001afc:	4b02      	ldr	r3, [pc, #8]	; (8001b08 <HAL_RCC_GetHCLKFreq+0x10>)
 8001afe:	681b      	ldr	r3, [r3, #0]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr
 8001b08:	20000010 	.word	0x20000010

08001b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b10:	f7ff fff2 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b14:	4602      	mov	r2, r0
 8001b16:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	0a1b      	lsrs	r3, r3, #8
 8001b1c:	f003 0307 	and.w	r3, r3, #7
 8001b20:	4903      	ldr	r1, [pc, #12]	; (8001b30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b22:	5ccb      	ldrb	r3, [r1, r3]
 8001b24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	080039e4 	.word	0x080039e4

08001b34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b38:	f7ff ffde 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	0adb      	lsrs	r3, r3, #11
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	4903      	ldr	r1, [pc, #12]	; (8001b58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b4a:	5ccb      	ldrb	r3, [r1, r3]
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40021000 	.word	0x40021000
 8001b58:	080039e4 	.word	0x080039e4

08001b5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b64:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <RCC_Delay+0x34>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a0a      	ldr	r2, [pc, #40]	; (8001b94 <RCC_Delay+0x38>)
 8001b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6e:	0a5b      	lsrs	r3, r3, #9
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	fb02 f303 	mul.w	r3, r2, r3
 8001b76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b78:	bf00      	nop
  }
  while (Delay --);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	1e5a      	subs	r2, r3, #1
 8001b7e:	60fa      	str	r2, [r7, #12]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1f9      	bne.n	8001b78 <RCC_Delay+0x1c>
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr
 8001b90:	20000010 	.word	0x20000010
 8001b94:	10624dd3 	.word	0x10624dd3

08001b98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e042      	b.n	8001c30 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d106      	bne.n	8001bc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7fe fd7e 	bl	80006c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2224      	movs	r2, #36	; 0x24
 8001bc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f000 fca1 	bl	8002524 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	691a      	ldr	r2, [r3, #16]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001bf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	695a      	ldr	r2, [r3, #20]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	68da      	ldr	r2, [r3, #12]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2220      	movs	r2, #32
 8001c24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08a      	sub	sp, #40	; 0x28
 8001c3c:	af02      	add	r7, sp, #8
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	603b      	str	r3, [r7, #0]
 8001c44:	4613      	mov	r3, r2
 8001c46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	2b20      	cmp	r3, #32
 8001c56:	d16d      	bne.n	8001d34 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d002      	beq.n	8001c64 <HAL_UART_Transmit+0x2c>
 8001c5e:	88fb      	ldrh	r3, [r7, #6]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d101      	bne.n	8001c68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e066      	b.n	8001d36 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2221      	movs	r2, #33	; 0x21
 8001c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c76:	f7fe fe7d 	bl	8000974 <HAL_GetTick>
 8001c7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	88fa      	ldrh	r2, [r7, #6]
 8001c80:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	88fa      	ldrh	r2, [r7, #6]
 8001c86:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c90:	d108      	bne.n	8001ca4 <HAL_UART_Transmit+0x6c>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d104      	bne.n	8001ca4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	61bb      	str	r3, [r7, #24]
 8001ca2:	e003      	b.n	8001cac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001cac:	e02a      	b.n	8001d04 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2180      	movs	r1, #128	; 0x80
 8001cb8:	68f8      	ldr	r0, [r7, #12]
 8001cba:	f000 faa1 	bl	8002200 <UART_WaitOnFlagUntilTimeout>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e036      	b.n	8001d36 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d10b      	bne.n	8001ce6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cdc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	61bb      	str	r3, [r7, #24]
 8001ce4:	e007      	b.n	8001cf6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	781a      	ldrb	r2, [r3, #0]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1cf      	bne.n	8001cae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	2200      	movs	r2, #0
 8001d16:	2140      	movs	r1, #64	; 0x40
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f000 fa71 	bl	8002200 <UART_WaitOnFlagUntilTimeout>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e006      	b.n	8001d36 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2220      	movs	r2, #32
 8001d2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001d30:	2300      	movs	r3, #0
 8001d32:	e000      	b.n	8001d36 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001d34:	2302      	movs	r3, #2
  }
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3720      	adds	r7, #32
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b08c      	sub	sp, #48	; 0x30
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	60f8      	str	r0, [r7, #12]
 8001d46:	60b9      	str	r1, [r7, #8]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b20      	cmp	r3, #32
 8001d56:	d14a      	bne.n	8001dee <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d002      	beq.n	8001d64 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8001d5e:	88fb      	ldrh	r3, [r7, #6]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e043      	b.n	8001df0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8001d74:	88fb      	ldrh	r3, [r7, #6]
 8001d76:	461a      	mov	r2, r3
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f000 faae 	bl	80022dc <UART_Start_Receive_DMA>
 8001d80:	4603      	mov	r3, r0
 8001d82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8001d86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d12c      	bne.n	8001de8 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d125      	bne.n	8001de2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001d96:	2300      	movs	r3, #0
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	613b      	str	r3, [r7, #16]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	613b      	str	r3, [r7, #16]
 8001daa:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	330c      	adds	r3, #12
 8001db2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	e853 3f00 	ldrex	r3, [r3]
 8001dba:	617b      	str	r3, [r7, #20]
   return(result);
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	f043 0310 	orr.w	r3, r3, #16
 8001dc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	330c      	adds	r3, #12
 8001dca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001dcc:	627a      	str	r2, [r7, #36]	; 0x24
 8001dce:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dd0:	6a39      	ldr	r1, [r7, #32]
 8001dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd4:	e841 2300 	strex	r3, r2, [r1]
 8001dd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d1e5      	bne.n	8001dac <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8001de0:	e002      	b.n	8001de8 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8001de8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001dec:	e000      	b.n	8001df0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8001dee:	2302      	movs	r3, #2
  }
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3730      	adds	r7, #48	; 0x30
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b0a0      	sub	sp, #128	; 0x80
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	330c      	adds	r3, #12
 8001e06:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e0a:	e853 3f00 	ldrex	r3, [r3]
 8001e0e:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8001e10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e12:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8001e16:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	330c      	adds	r3, #12
 8001e1e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001e20:	66ba      	str	r2, [r7, #104]	; 0x68
 8001e22:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e24:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001e26:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001e28:	e841 2300 	strex	r3, r2, [r1]
 8001e2c:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8001e2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1e5      	bne.n	8001e00 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	3314      	adds	r3, #20
 8001e3a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e3e:	e853 3f00 	ldrex	r3, [r3]
 8001e42:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8001e44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e46:	f023 0301 	bic.w	r3, r3, #1
 8001e4a:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	3314      	adds	r3, #20
 8001e52:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001e54:	657a      	str	r2, [r7, #84]	; 0x54
 8001e56:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e58:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001e5a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001e5c:	e841 2300 	strex	r3, r2, [r1]
 8001e60:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8001e62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1e5      	bne.n	8001e34 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d119      	bne.n	8001ea4 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	330c      	adds	r3, #12
 8001e76:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e7a:	e853 3f00 	ldrex	r3, [r3]
 8001e7e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e82:	f023 0310 	bic.w	r3, r3, #16
 8001e86:	677b      	str	r3, [r7, #116]	; 0x74
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	330c      	adds	r3, #12
 8001e8e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001e90:	643a      	str	r2, [r7, #64]	; 0x40
 8001e92:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001e96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001e98:	e841 2300 	strex	r3, r2, [r1]
 8001e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1e5      	bne.n	8001e70 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	695b      	ldr	r3, [r3, #20]
 8001eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d036      	beq.n	8001f20 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	3314      	adds	r3, #20
 8001eb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001eba:	6a3b      	ldr	r3, [r7, #32]
 8001ebc:	e853 3f00 	ldrex	r3, [r3]
 8001ec0:	61fb      	str	r3, [r7, #28]
   return(result);
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ec8:	673b      	str	r3, [r7, #112]	; 0x70
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	3314      	adds	r3, #20
 8001ed0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001ed2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ed4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ed6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ed8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001eda:	e841 2300 	strex	r3, r2, [r1]
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1e5      	bne.n	8001eb2 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d018      	beq.n	8001f20 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe ff0c 	bl	8000d18 <HAL_DMA_Abort>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d00c      	beq.n	8001f20 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff f846 	bl	8000f9c <HAL_DMA_GetError>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b20      	cmp	r3, #32
 8001f14:	d104      	bne.n	8001f20 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2210      	movs	r2, #16
 8001f1a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_TIMEOUT;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	e052      	b.n	8001fc6 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d036      	beq.n	8001f9c <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	3314      	adds	r3, #20
 8001f34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	e853 3f00 	ldrex	r3, [r3]
 8001f3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f44:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	3314      	adds	r3, #20
 8001f4c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001f4e:	61ba      	str	r2, [r7, #24]
 8001f50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f52:	6979      	ldr	r1, [r7, #20]
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	e841 2300 	strex	r3, r2, [r1]
 8001f5a:	613b      	str	r3, [r7, #16]
   return(result);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1e5      	bne.n	8001f2e <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx channel: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d018      	beq.n	8001f9c <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f6e:	2200      	movs	r2, #0
 8001f70:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe fece 	bl	8000d18 <HAL_DMA_Abort>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d00c      	beq.n	8001f9c <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff f808 	bl	8000f9c <HAL_DMA_GetError>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b20      	cmp	r3, #32
 8001f90:	d104      	bne.n	8001f9c <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2210      	movs	r2, #16
 8001f96:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e014      	b.n	8001fc6 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	645a      	str	r2, [r3, #68]	; 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2220      	movs	r2, #32
 8001fb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->gState = HAL_UART_STATE_READY;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2220      	movs	r2, #32
 8001fba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3780      	adds	r7, #128	; 0x80
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bc80      	pop	{r7}
 8001ff0:	4770      	bx	lr

08001ff2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr

08002004 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b09c      	sub	sp, #112	; 0x70
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002010:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0320 	and.w	r3, r3, #32
 800201c:	2b00      	cmp	r3, #0
 800201e:	d172      	bne.n	8002106 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002020:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002022:	2200      	movs	r2, #0
 8002024:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002026:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	330c      	adds	r3, #12
 800202c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800202e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002030:	e853 3f00 	ldrex	r3, [r3]
 8002034:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002036:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002038:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800203c:	66bb      	str	r3, [r7, #104]	; 0x68
 800203e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	330c      	adds	r3, #12
 8002044:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002046:	65ba      	str	r2, [r7, #88]	; 0x58
 8002048:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800204a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800204c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800204e:	e841 2300 	strex	r3, r2, [r1]
 8002052:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002054:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1e5      	bne.n	8002026 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800205a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	3314      	adds	r3, #20
 8002060:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002064:	e853 3f00 	ldrex	r3, [r3]
 8002068:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800206a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800206c:	f023 0301 	bic.w	r3, r3, #1
 8002070:	667b      	str	r3, [r7, #100]	; 0x64
 8002072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	3314      	adds	r3, #20
 8002078:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800207a:	647a      	str	r2, [r7, #68]	; 0x44
 800207c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800207e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002080:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002082:	e841 2300 	strex	r3, r2, [r1]
 8002086:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002088:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1e5      	bne.n	800205a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800208e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	3314      	adds	r3, #20
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002098:	e853 3f00 	ldrex	r3, [r3]
 800209c:	623b      	str	r3, [r7, #32]
   return(result);
 800209e:	6a3b      	ldr	r3, [r7, #32]
 80020a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80020a4:	663b      	str	r3, [r7, #96]	; 0x60
 80020a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	3314      	adds	r3, #20
 80020ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80020ae:	633a      	str	r2, [r7, #48]	; 0x30
 80020b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80020b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020b6:	e841 2300 	strex	r3, r2, [r1]
 80020ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80020bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1e5      	bne.n	800208e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80020c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020c4:	2220      	movs	r2, #32
 80020c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d119      	bne.n	8002106 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	330c      	adds	r3, #12
 80020d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	e853 3f00 	ldrex	r3, [r3]
 80020e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f023 0310 	bic.w	r3, r3, #16
 80020e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	330c      	adds	r3, #12
 80020f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80020f2:	61fa      	str	r2, [r7, #28]
 80020f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020f6:	69b9      	ldr	r1, [r7, #24]
 80020f8:	69fa      	ldr	r2, [r7, #28]
 80020fa:	e841 2300 	strex	r3, r2, [r1]
 80020fe:	617b      	str	r3, [r7, #20]
   return(result);
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1e5      	bne.n	80020d2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002108:	2200      	movs	r2, #0
 800210a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800210c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800210e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002110:	2b01      	cmp	r3, #1
 8002112:	d106      	bne.n	8002122 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002114:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002116:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002118:	4619      	mov	r1, r3
 800211a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800211c:	f7fe f81e 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002120:	e002      	b.n	8002128 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002122:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002124:	f7ff ff53 	bl	8001fce <HAL_UART_RxCpltCallback>
}
 8002128:	bf00      	nop
 800212a:	3770      	adds	r7, #112	; 0x70
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2201      	movs	r2, #1
 8002142:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002148:	2b01      	cmp	r3, #1
 800214a:	d108      	bne.n	800215e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002150:	085b      	lsrs	r3, r3, #1
 8002152:	b29b      	uxth	r3, r3
 8002154:	4619      	mov	r1, r3
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f7fe f800 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800215c:	e002      	b.n	8002164 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	f7ff ff3e 	bl	8001fe0 <HAL_UART_RxHalfCpltCallback>
}
 8002164:	bf00      	nop
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002174:	2300      	movs	r3, #0
 8002176:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	695b      	ldr	r3, [r3, #20]
 8002184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002188:	2b00      	cmp	r3, #0
 800218a:	bf14      	ite	ne
 800218c:	2301      	movne	r3, #1
 800218e:	2300      	moveq	r3, #0
 8002190:	b2db      	uxtb	r3, r3
 8002192:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b21      	cmp	r3, #33	; 0x21
 800219e:	d108      	bne.n	80021b2 <UART_DMAError+0x46>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d005      	beq.n	80021b2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	2200      	movs	r2, #0
 80021aa:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80021ac:	68b8      	ldr	r0, [r7, #8]
 80021ae:	f000 f92f 	bl	8002410 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021bc:	2b00      	cmp	r3, #0
 80021be:	bf14      	ite	ne
 80021c0:	2301      	movne	r3, #1
 80021c2:	2300      	moveq	r3, #0
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	2b22      	cmp	r3, #34	; 0x22
 80021d2:	d108      	bne.n	80021e6 <UART_DMAError+0x7a>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d005      	beq.n	80021e6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	2200      	movs	r2, #0
 80021de:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80021e0:	68b8      	ldr	r0, [r7, #8]
 80021e2:	f000 f93c 	bl	800245e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ea:	f043 0210 	orr.w	r2, r3, #16
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80021f2:	68b8      	ldr	r0, [r7, #8]
 80021f4:	f7ff fefd 	bl	8001ff2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80021f8:	bf00      	nop
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b090      	sub	sp, #64	; 0x40
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	603b      	str	r3, [r7, #0]
 800220c:	4613      	mov	r3, r2
 800220e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002210:	e050      	b.n	80022b4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002212:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002218:	d04c      	beq.n	80022b4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800221a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800221c:	2b00      	cmp	r3, #0
 800221e:	d007      	beq.n	8002230 <UART_WaitOnFlagUntilTimeout+0x30>
 8002220:	f7fe fba8 	bl	8000974 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800222c:	429a      	cmp	r2, r3
 800222e:	d241      	bcs.n	80022b4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	330c      	adds	r3, #12
 8002236:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223a:	e853 3f00 	ldrex	r3, [r3]
 800223e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002242:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002246:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	330c      	adds	r3, #12
 800224e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002250:	637a      	str	r2, [r7, #52]	; 0x34
 8002252:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002254:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002256:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002258:	e841 2300 	strex	r3, r2, [r1]
 800225c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800225e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1e5      	bne.n	8002230 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	3314      	adds	r3, #20
 800226a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	e853 3f00 	ldrex	r3, [r3]
 8002272:	613b      	str	r3, [r7, #16]
   return(result);
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	f023 0301 	bic.w	r3, r3, #1
 800227a:	63bb      	str	r3, [r7, #56]	; 0x38
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	3314      	adds	r3, #20
 8002282:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002284:	623a      	str	r2, [r7, #32]
 8002286:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002288:	69f9      	ldr	r1, [r7, #28]
 800228a:	6a3a      	ldr	r2, [r7, #32]
 800228c:	e841 2300 	strex	r3, r2, [r1]
 8002290:	61bb      	str	r3, [r7, #24]
   return(result);
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d1e5      	bne.n	8002264 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2220      	movs	r2, #32
 800229c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2220      	movs	r2, #32
 80022a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2200      	movs	r2, #0
 80022ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e00f      	b.n	80022d4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	4013      	ands	r3, r2
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	bf0c      	ite	eq
 80022c4:	2301      	moveq	r3, #1
 80022c6:	2300      	movne	r3, #0
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	461a      	mov	r2, r3
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d09f      	beq.n	8002212 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3740      	adds	r7, #64	; 0x40
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b098      	sub	sp, #96	; 0x60
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	4613      	mov	r3, r2
 80022e8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80022ea:	68ba      	ldr	r2, [r7, #8]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	88fa      	ldrh	r2, [r7, #6]
 80022f4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2200      	movs	r2, #0
 80022fa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2222      	movs	r2, #34	; 0x22
 8002300:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002308:	4a3e      	ldr	r2, [pc, #248]	; (8002404 <UART_Start_Receive_DMA+0x128>)
 800230a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002310:	4a3d      	ldr	r2, [pc, #244]	; (8002408 <UART_Start_Receive_DMA+0x12c>)
 8002312:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002318:	4a3c      	ldr	r2, [pc, #240]	; (800240c <UART_Start_Receive_DMA+0x130>)
 800231a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002320:	2200      	movs	r2, #0
 8002322:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002324:	f107 0308 	add.w	r3, r7, #8
 8002328:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	3304      	adds	r3, #4
 8002334:	4619      	mov	r1, r3
 8002336:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	88fb      	ldrh	r3, [r7, #6]
 800233c:	f7fe fc8c 	bl	8000c58 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002340:	2300      	movs	r3, #0
 8002342:	613b      	str	r3, [r7, #16]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d019      	beq.n	8002392 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	330c      	adds	r3, #12
 8002364:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002368:	e853 3f00 	ldrex	r3, [r3]
 800236c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800236e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002374:	65bb      	str	r3, [r7, #88]	; 0x58
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	330c      	adds	r3, #12
 800237c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800237e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002380:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002382:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002384:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002386:	e841 2300 	strex	r3, r2, [r1]
 800238a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800238c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1e5      	bne.n	800235e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	3314      	adds	r3, #20
 8002398:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800239a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800239c:	e853 3f00 	ldrex	r3, [r3]
 80023a0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80023a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	657b      	str	r3, [r7, #84]	; 0x54
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	3314      	adds	r3, #20
 80023b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80023b2:	63ba      	str	r2, [r7, #56]	; 0x38
 80023b4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023b6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80023b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023ba:	e841 2300 	strex	r3, r2, [r1]
 80023be:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80023c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1e5      	bne.n	8002392 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	3314      	adds	r3, #20
 80023cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	e853 3f00 	ldrex	r3, [r3]
 80023d4:	617b      	str	r3, [r7, #20]
   return(result);
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023dc:	653b      	str	r3, [r7, #80]	; 0x50
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	3314      	adds	r3, #20
 80023e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80023e6:	627a      	str	r2, [r7, #36]	; 0x24
 80023e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ea:	6a39      	ldr	r1, [r7, #32]
 80023ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023ee:	e841 2300 	strex	r3, r2, [r1]
 80023f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1e5      	bne.n	80023c6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3760      	adds	r7, #96	; 0x60
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	08002005 	.word	0x08002005
 8002408:	08002131 	.word	0x08002131
 800240c:	0800216d 	.word	0x0800216d

08002410 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002410:	b480      	push	{r7}
 8002412:	b089      	sub	sp, #36	; 0x24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	330c      	adds	r3, #12
 800241e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	e853 3f00 	ldrex	r3, [r3]
 8002426:	60bb      	str	r3, [r7, #8]
   return(result);
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800242e:	61fb      	str	r3, [r7, #28]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	330c      	adds	r3, #12
 8002436:	69fa      	ldr	r2, [r7, #28]
 8002438:	61ba      	str	r2, [r7, #24]
 800243a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800243c:	6979      	ldr	r1, [r7, #20]
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	e841 2300 	strex	r3, r2, [r1]
 8002444:	613b      	str	r3, [r7, #16]
   return(result);
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1e5      	bne.n	8002418 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2220      	movs	r2, #32
 8002450:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8002454:	bf00      	nop
 8002456:	3724      	adds	r7, #36	; 0x24
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr

0800245e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800245e:	b480      	push	{r7}
 8002460:	b095      	sub	sp, #84	; 0x54
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	330c      	adds	r3, #12
 800246c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800246e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002470:	e853 3f00 	ldrex	r3, [r3]
 8002474:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002478:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800247c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	330c      	adds	r3, #12
 8002484:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002486:	643a      	str	r2, [r7, #64]	; 0x40
 8002488:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800248a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800248c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800248e:	e841 2300 	strex	r3, r2, [r1]
 8002492:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1e5      	bne.n	8002466 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	3314      	adds	r3, #20
 80024a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024a2:	6a3b      	ldr	r3, [r7, #32]
 80024a4:	e853 3f00 	ldrex	r3, [r3]
 80024a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	f023 0301 	bic.w	r3, r3, #1
 80024b0:	64bb      	str	r3, [r7, #72]	; 0x48
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	3314      	adds	r3, #20
 80024b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80024ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024bc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024c2:	e841 2300 	strex	r3, r2, [r1]
 80024c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1e5      	bne.n	800249a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d119      	bne.n	800250a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	330c      	adds	r3, #12
 80024dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	e853 3f00 	ldrex	r3, [r3]
 80024e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	f023 0310 	bic.w	r3, r3, #16
 80024ec:	647b      	str	r3, [r7, #68]	; 0x44
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	330c      	adds	r3, #12
 80024f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80024f6:	61ba      	str	r2, [r7, #24]
 80024f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024fa:	6979      	ldr	r1, [r7, #20]
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	e841 2300 	strex	r3, r2, [r1]
 8002502:	613b      	str	r3, [r7, #16]
   return(result);
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1e5      	bne.n	80024d6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2220      	movs	r2, #32
 800250e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002518:	bf00      	nop
 800251a:	3754      	adds	r7, #84	; 0x54
 800251c:	46bd      	mov	sp, r7
 800251e:	bc80      	pop	{r7}
 8002520:	4770      	bx	lr
	...

08002524 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68da      	ldr	r2, [r3, #12]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	430a      	orrs	r2, r1
 8002540:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	431a      	orrs	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	4313      	orrs	r3, r2
 8002552:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800255e:	f023 030c 	bic.w	r3, r3, #12
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	6812      	ldr	r2, [r2, #0]
 8002566:	68b9      	ldr	r1, [r7, #8]
 8002568:	430b      	orrs	r3, r1
 800256a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	699a      	ldr	r2, [r3, #24]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	430a      	orrs	r2, r1
 8002580:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a2c      	ldr	r2, [pc, #176]	; (8002638 <UART_SetConfig+0x114>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d103      	bne.n	8002594 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800258c:	f7ff fad2 	bl	8001b34 <HAL_RCC_GetPCLK2Freq>
 8002590:	60f8      	str	r0, [r7, #12]
 8002592:	e002      	b.n	800259a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002594:	f7ff faba 	bl	8001b0c <HAL_RCC_GetPCLK1Freq>
 8002598:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	4613      	mov	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	009a      	lsls	r2, r3, #2
 80025a4:	441a      	add	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80025b0:	4a22      	ldr	r2, [pc, #136]	; (800263c <UART_SetConfig+0x118>)
 80025b2:	fba2 2303 	umull	r2, r3, r2, r3
 80025b6:	095b      	lsrs	r3, r3, #5
 80025b8:	0119      	lsls	r1, r3, #4
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	4613      	mov	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	009a      	lsls	r2, r3, #2
 80025c4:	441a      	add	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80025d0:	4b1a      	ldr	r3, [pc, #104]	; (800263c <UART_SetConfig+0x118>)
 80025d2:	fba3 0302 	umull	r0, r3, r3, r2
 80025d6:	095b      	lsrs	r3, r3, #5
 80025d8:	2064      	movs	r0, #100	; 0x64
 80025da:	fb00 f303 	mul.w	r3, r0, r3
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	011b      	lsls	r3, r3, #4
 80025e2:	3332      	adds	r3, #50	; 0x32
 80025e4:	4a15      	ldr	r2, [pc, #84]	; (800263c <UART_SetConfig+0x118>)
 80025e6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025f0:	4419      	add	r1, r3
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	4613      	mov	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4413      	add	r3, r2
 80025fa:	009a      	lsls	r2, r3, #2
 80025fc:	441a      	add	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	fbb2 f2f3 	udiv	r2, r2, r3
 8002608:	4b0c      	ldr	r3, [pc, #48]	; (800263c <UART_SetConfig+0x118>)
 800260a:	fba3 0302 	umull	r0, r3, r3, r2
 800260e:	095b      	lsrs	r3, r3, #5
 8002610:	2064      	movs	r0, #100	; 0x64
 8002612:	fb00 f303 	mul.w	r3, r0, r3
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	3332      	adds	r3, #50	; 0x32
 800261c:	4a07      	ldr	r2, [pc, #28]	; (800263c <UART_SetConfig+0x118>)
 800261e:	fba2 2303 	umull	r2, r3, r2, r3
 8002622:	095b      	lsrs	r3, r3, #5
 8002624:	f003 020f 	and.w	r2, r3, #15
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	440a      	add	r2, r1
 800262e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002630:	bf00      	nop
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40013800 	.word	0x40013800
 800263c:	51eb851f 	.word	0x51eb851f

08002640 <__errno>:
 8002640:	4b01      	ldr	r3, [pc, #4]	; (8002648 <__errno+0x8>)
 8002642:	6818      	ldr	r0, [r3, #0]
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	2000001c 	.word	0x2000001c

0800264c <__libc_init_array>:
 800264c:	b570      	push	{r4, r5, r6, lr}
 800264e:	2600      	movs	r6, #0
 8002650:	4d0c      	ldr	r5, [pc, #48]	; (8002684 <__libc_init_array+0x38>)
 8002652:	4c0d      	ldr	r4, [pc, #52]	; (8002688 <__libc_init_array+0x3c>)
 8002654:	1b64      	subs	r4, r4, r5
 8002656:	10a4      	asrs	r4, r4, #2
 8002658:	42a6      	cmp	r6, r4
 800265a:	d109      	bne.n	8002670 <__libc_init_array+0x24>
 800265c:	f001 f960 	bl	8003920 <_init>
 8002660:	2600      	movs	r6, #0
 8002662:	4d0a      	ldr	r5, [pc, #40]	; (800268c <__libc_init_array+0x40>)
 8002664:	4c0a      	ldr	r4, [pc, #40]	; (8002690 <__libc_init_array+0x44>)
 8002666:	1b64      	subs	r4, r4, r5
 8002668:	10a4      	asrs	r4, r4, #2
 800266a:	42a6      	cmp	r6, r4
 800266c:	d105      	bne.n	800267a <__libc_init_array+0x2e>
 800266e:	bd70      	pop	{r4, r5, r6, pc}
 8002670:	f855 3b04 	ldr.w	r3, [r5], #4
 8002674:	4798      	blx	r3
 8002676:	3601      	adds	r6, #1
 8002678:	e7ee      	b.n	8002658 <__libc_init_array+0xc>
 800267a:	f855 3b04 	ldr.w	r3, [r5], #4
 800267e:	4798      	blx	r3
 8002680:	3601      	adds	r6, #1
 8002682:	e7f2      	b.n	800266a <__libc_init_array+0x1e>
 8002684:	08003bb0 	.word	0x08003bb0
 8002688:	08003bb0 	.word	0x08003bb0
 800268c:	08003bb0 	.word	0x08003bb0
 8002690:	08003bb4 	.word	0x08003bb4

08002694 <memcmp>:
 8002694:	b510      	push	{r4, lr}
 8002696:	3901      	subs	r1, #1
 8002698:	4402      	add	r2, r0
 800269a:	4290      	cmp	r0, r2
 800269c:	d101      	bne.n	80026a2 <memcmp+0xe>
 800269e:	2000      	movs	r0, #0
 80026a0:	e005      	b.n	80026ae <memcmp+0x1a>
 80026a2:	7803      	ldrb	r3, [r0, #0]
 80026a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80026a8:	42a3      	cmp	r3, r4
 80026aa:	d001      	beq.n	80026b0 <memcmp+0x1c>
 80026ac:	1b18      	subs	r0, r3, r4
 80026ae:	bd10      	pop	{r4, pc}
 80026b0:	3001      	adds	r0, #1
 80026b2:	e7f2      	b.n	800269a <memcmp+0x6>

080026b4 <memset>:
 80026b4:	4603      	mov	r3, r0
 80026b6:	4402      	add	r2, r0
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d100      	bne.n	80026be <memset+0xa>
 80026bc:	4770      	bx	lr
 80026be:	f803 1b01 	strb.w	r1, [r3], #1
 80026c2:	e7f9      	b.n	80026b8 <memset+0x4>

080026c4 <siprintf>:
 80026c4:	b40e      	push	{r1, r2, r3}
 80026c6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80026ca:	b500      	push	{lr}
 80026cc:	b09c      	sub	sp, #112	; 0x70
 80026ce:	ab1d      	add	r3, sp, #116	; 0x74
 80026d0:	9002      	str	r0, [sp, #8]
 80026d2:	9006      	str	r0, [sp, #24]
 80026d4:	9107      	str	r1, [sp, #28]
 80026d6:	9104      	str	r1, [sp, #16]
 80026d8:	4808      	ldr	r0, [pc, #32]	; (80026fc <siprintf+0x38>)
 80026da:	4909      	ldr	r1, [pc, #36]	; (8002700 <siprintf+0x3c>)
 80026dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80026e0:	9105      	str	r1, [sp, #20]
 80026e2:	6800      	ldr	r0, [r0, #0]
 80026e4:	a902      	add	r1, sp, #8
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	f000 f894 	bl	8002814 <_svfiprintf_r>
 80026ec:	2200      	movs	r2, #0
 80026ee:	9b02      	ldr	r3, [sp, #8]
 80026f0:	701a      	strb	r2, [r3, #0]
 80026f2:	b01c      	add	sp, #112	; 0x70
 80026f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80026f8:	b003      	add	sp, #12
 80026fa:	4770      	bx	lr
 80026fc:	2000001c 	.word	0x2000001c
 8002700:	ffff0208 	.word	0xffff0208

08002704 <siscanf>:
 8002704:	b40e      	push	{r1, r2, r3}
 8002706:	f44f 7201 	mov.w	r2, #516	; 0x204
 800270a:	b530      	push	{r4, r5, lr}
 800270c:	b09c      	sub	sp, #112	; 0x70
 800270e:	ac1f      	add	r4, sp, #124	; 0x7c
 8002710:	f854 5b04 	ldr.w	r5, [r4], #4
 8002714:	f8ad 2014 	strh.w	r2, [sp, #20]
 8002718:	9002      	str	r0, [sp, #8]
 800271a:	9006      	str	r0, [sp, #24]
 800271c:	f7fd fd16 	bl	800014c <strlen>
 8002720:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <siscanf+0x4c>)
 8002722:	9003      	str	r0, [sp, #12]
 8002724:	930b      	str	r3, [sp, #44]	; 0x2c
 8002726:	2300      	movs	r3, #0
 8002728:	930f      	str	r3, [sp, #60]	; 0x3c
 800272a:	9314      	str	r3, [sp, #80]	; 0x50
 800272c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002730:	9007      	str	r0, [sp, #28]
 8002732:	4808      	ldr	r0, [pc, #32]	; (8002754 <siscanf+0x50>)
 8002734:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002738:	462a      	mov	r2, r5
 800273a:	4623      	mov	r3, r4
 800273c:	a902      	add	r1, sp, #8
 800273e:	6800      	ldr	r0, [r0, #0]
 8002740:	9401      	str	r4, [sp, #4]
 8002742:	f000 f9c1 	bl	8002ac8 <__ssvfiscanf_r>
 8002746:	b01c      	add	sp, #112	; 0x70
 8002748:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800274c:	b003      	add	sp, #12
 800274e:	4770      	bx	lr
 8002750:	08002759 	.word	0x08002759
 8002754:	2000001c 	.word	0x2000001c

08002758 <__seofread>:
 8002758:	2000      	movs	r0, #0
 800275a:	4770      	bx	lr

0800275c <__ssputs_r>:
 800275c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002760:	688e      	ldr	r6, [r1, #8]
 8002762:	4682      	mov	sl, r0
 8002764:	429e      	cmp	r6, r3
 8002766:	460c      	mov	r4, r1
 8002768:	4690      	mov	r8, r2
 800276a:	461f      	mov	r7, r3
 800276c:	d838      	bhi.n	80027e0 <__ssputs_r+0x84>
 800276e:	898a      	ldrh	r2, [r1, #12]
 8002770:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002774:	d032      	beq.n	80027dc <__ssputs_r+0x80>
 8002776:	6825      	ldr	r5, [r4, #0]
 8002778:	6909      	ldr	r1, [r1, #16]
 800277a:	3301      	adds	r3, #1
 800277c:	eba5 0901 	sub.w	r9, r5, r1
 8002780:	6965      	ldr	r5, [r4, #20]
 8002782:	444b      	add	r3, r9
 8002784:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002788:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800278c:	106d      	asrs	r5, r5, #1
 800278e:	429d      	cmp	r5, r3
 8002790:	bf38      	it	cc
 8002792:	461d      	movcc	r5, r3
 8002794:	0553      	lsls	r3, r2, #21
 8002796:	d531      	bpl.n	80027fc <__ssputs_r+0xa0>
 8002798:	4629      	mov	r1, r5
 800279a:	f000 fff9 	bl	8003790 <_malloc_r>
 800279e:	4606      	mov	r6, r0
 80027a0:	b950      	cbnz	r0, 80027b8 <__ssputs_r+0x5c>
 80027a2:	230c      	movs	r3, #12
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295
 80027a8:	f8ca 3000 	str.w	r3, [sl]
 80027ac:	89a3      	ldrh	r3, [r4, #12]
 80027ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027b2:	81a3      	strh	r3, [r4, #12]
 80027b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027b8:	464a      	mov	r2, r9
 80027ba:	6921      	ldr	r1, [r4, #16]
 80027bc:	f000 ff58 	bl	8003670 <memcpy>
 80027c0:	89a3      	ldrh	r3, [r4, #12]
 80027c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80027c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ca:	81a3      	strh	r3, [r4, #12]
 80027cc:	6126      	str	r6, [r4, #16]
 80027ce:	444e      	add	r6, r9
 80027d0:	6026      	str	r6, [r4, #0]
 80027d2:	463e      	mov	r6, r7
 80027d4:	6165      	str	r5, [r4, #20]
 80027d6:	eba5 0509 	sub.w	r5, r5, r9
 80027da:	60a5      	str	r5, [r4, #8]
 80027dc:	42be      	cmp	r6, r7
 80027de:	d900      	bls.n	80027e2 <__ssputs_r+0x86>
 80027e0:	463e      	mov	r6, r7
 80027e2:	4632      	mov	r2, r6
 80027e4:	4641      	mov	r1, r8
 80027e6:	6820      	ldr	r0, [r4, #0]
 80027e8:	f000 ff50 	bl	800368c <memmove>
 80027ec:	68a3      	ldr	r3, [r4, #8]
 80027ee:	2000      	movs	r0, #0
 80027f0:	1b9b      	subs	r3, r3, r6
 80027f2:	60a3      	str	r3, [r4, #8]
 80027f4:	6823      	ldr	r3, [r4, #0]
 80027f6:	4433      	add	r3, r6
 80027f8:	6023      	str	r3, [r4, #0]
 80027fa:	e7db      	b.n	80027b4 <__ssputs_r+0x58>
 80027fc:	462a      	mov	r2, r5
 80027fe:	f001 f83b 	bl	8003878 <_realloc_r>
 8002802:	4606      	mov	r6, r0
 8002804:	2800      	cmp	r0, #0
 8002806:	d1e1      	bne.n	80027cc <__ssputs_r+0x70>
 8002808:	4650      	mov	r0, sl
 800280a:	6921      	ldr	r1, [r4, #16]
 800280c:	f000 ff58 	bl	80036c0 <_free_r>
 8002810:	e7c7      	b.n	80027a2 <__ssputs_r+0x46>
	...

08002814 <_svfiprintf_r>:
 8002814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002818:	4698      	mov	r8, r3
 800281a:	898b      	ldrh	r3, [r1, #12]
 800281c:	4607      	mov	r7, r0
 800281e:	061b      	lsls	r3, r3, #24
 8002820:	460d      	mov	r5, r1
 8002822:	4614      	mov	r4, r2
 8002824:	b09d      	sub	sp, #116	; 0x74
 8002826:	d50e      	bpl.n	8002846 <_svfiprintf_r+0x32>
 8002828:	690b      	ldr	r3, [r1, #16]
 800282a:	b963      	cbnz	r3, 8002846 <_svfiprintf_r+0x32>
 800282c:	2140      	movs	r1, #64	; 0x40
 800282e:	f000 ffaf 	bl	8003790 <_malloc_r>
 8002832:	6028      	str	r0, [r5, #0]
 8002834:	6128      	str	r0, [r5, #16]
 8002836:	b920      	cbnz	r0, 8002842 <_svfiprintf_r+0x2e>
 8002838:	230c      	movs	r3, #12
 800283a:	603b      	str	r3, [r7, #0]
 800283c:	f04f 30ff 	mov.w	r0, #4294967295
 8002840:	e0d1      	b.n	80029e6 <_svfiprintf_r+0x1d2>
 8002842:	2340      	movs	r3, #64	; 0x40
 8002844:	616b      	str	r3, [r5, #20]
 8002846:	2300      	movs	r3, #0
 8002848:	9309      	str	r3, [sp, #36]	; 0x24
 800284a:	2320      	movs	r3, #32
 800284c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002850:	2330      	movs	r3, #48	; 0x30
 8002852:	f04f 0901 	mov.w	r9, #1
 8002856:	f8cd 800c 	str.w	r8, [sp, #12]
 800285a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002a00 <_svfiprintf_r+0x1ec>
 800285e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002862:	4623      	mov	r3, r4
 8002864:	469a      	mov	sl, r3
 8002866:	f813 2b01 	ldrb.w	r2, [r3], #1
 800286a:	b10a      	cbz	r2, 8002870 <_svfiprintf_r+0x5c>
 800286c:	2a25      	cmp	r2, #37	; 0x25
 800286e:	d1f9      	bne.n	8002864 <_svfiprintf_r+0x50>
 8002870:	ebba 0b04 	subs.w	fp, sl, r4
 8002874:	d00b      	beq.n	800288e <_svfiprintf_r+0x7a>
 8002876:	465b      	mov	r3, fp
 8002878:	4622      	mov	r2, r4
 800287a:	4629      	mov	r1, r5
 800287c:	4638      	mov	r0, r7
 800287e:	f7ff ff6d 	bl	800275c <__ssputs_r>
 8002882:	3001      	adds	r0, #1
 8002884:	f000 80aa 	beq.w	80029dc <_svfiprintf_r+0x1c8>
 8002888:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800288a:	445a      	add	r2, fp
 800288c:	9209      	str	r2, [sp, #36]	; 0x24
 800288e:	f89a 3000 	ldrb.w	r3, [sl]
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 80a2 	beq.w	80029dc <_svfiprintf_r+0x1c8>
 8002898:	2300      	movs	r3, #0
 800289a:	f04f 32ff 	mov.w	r2, #4294967295
 800289e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80028a2:	f10a 0a01 	add.w	sl, sl, #1
 80028a6:	9304      	str	r3, [sp, #16]
 80028a8:	9307      	str	r3, [sp, #28]
 80028aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80028ae:	931a      	str	r3, [sp, #104]	; 0x68
 80028b0:	4654      	mov	r4, sl
 80028b2:	2205      	movs	r2, #5
 80028b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028b8:	4851      	ldr	r0, [pc, #324]	; (8002a00 <_svfiprintf_r+0x1ec>)
 80028ba:	f000 fecb 	bl	8003654 <memchr>
 80028be:	9a04      	ldr	r2, [sp, #16]
 80028c0:	b9d8      	cbnz	r0, 80028fa <_svfiprintf_r+0xe6>
 80028c2:	06d0      	lsls	r0, r2, #27
 80028c4:	bf44      	itt	mi
 80028c6:	2320      	movmi	r3, #32
 80028c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028cc:	0711      	lsls	r1, r2, #28
 80028ce:	bf44      	itt	mi
 80028d0:	232b      	movmi	r3, #43	; 0x2b
 80028d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028d6:	f89a 3000 	ldrb.w	r3, [sl]
 80028da:	2b2a      	cmp	r3, #42	; 0x2a
 80028dc:	d015      	beq.n	800290a <_svfiprintf_r+0xf6>
 80028de:	4654      	mov	r4, sl
 80028e0:	2000      	movs	r0, #0
 80028e2:	f04f 0c0a 	mov.w	ip, #10
 80028e6:	9a07      	ldr	r2, [sp, #28]
 80028e8:	4621      	mov	r1, r4
 80028ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80028ee:	3b30      	subs	r3, #48	; 0x30
 80028f0:	2b09      	cmp	r3, #9
 80028f2:	d94e      	bls.n	8002992 <_svfiprintf_r+0x17e>
 80028f4:	b1b0      	cbz	r0, 8002924 <_svfiprintf_r+0x110>
 80028f6:	9207      	str	r2, [sp, #28]
 80028f8:	e014      	b.n	8002924 <_svfiprintf_r+0x110>
 80028fa:	eba0 0308 	sub.w	r3, r0, r8
 80028fe:	fa09 f303 	lsl.w	r3, r9, r3
 8002902:	4313      	orrs	r3, r2
 8002904:	46a2      	mov	sl, r4
 8002906:	9304      	str	r3, [sp, #16]
 8002908:	e7d2      	b.n	80028b0 <_svfiprintf_r+0x9c>
 800290a:	9b03      	ldr	r3, [sp, #12]
 800290c:	1d19      	adds	r1, r3, #4
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	9103      	str	r1, [sp, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	bfbb      	ittet	lt
 8002916:	425b      	neglt	r3, r3
 8002918:	f042 0202 	orrlt.w	r2, r2, #2
 800291c:	9307      	strge	r3, [sp, #28]
 800291e:	9307      	strlt	r3, [sp, #28]
 8002920:	bfb8      	it	lt
 8002922:	9204      	strlt	r2, [sp, #16]
 8002924:	7823      	ldrb	r3, [r4, #0]
 8002926:	2b2e      	cmp	r3, #46	; 0x2e
 8002928:	d10c      	bne.n	8002944 <_svfiprintf_r+0x130>
 800292a:	7863      	ldrb	r3, [r4, #1]
 800292c:	2b2a      	cmp	r3, #42	; 0x2a
 800292e:	d135      	bne.n	800299c <_svfiprintf_r+0x188>
 8002930:	9b03      	ldr	r3, [sp, #12]
 8002932:	3402      	adds	r4, #2
 8002934:	1d1a      	adds	r2, r3, #4
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	9203      	str	r2, [sp, #12]
 800293a:	2b00      	cmp	r3, #0
 800293c:	bfb8      	it	lt
 800293e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002942:	9305      	str	r3, [sp, #20]
 8002944:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002a04 <_svfiprintf_r+0x1f0>
 8002948:	2203      	movs	r2, #3
 800294a:	4650      	mov	r0, sl
 800294c:	7821      	ldrb	r1, [r4, #0]
 800294e:	f000 fe81 	bl	8003654 <memchr>
 8002952:	b140      	cbz	r0, 8002966 <_svfiprintf_r+0x152>
 8002954:	2340      	movs	r3, #64	; 0x40
 8002956:	eba0 000a 	sub.w	r0, r0, sl
 800295a:	fa03 f000 	lsl.w	r0, r3, r0
 800295e:	9b04      	ldr	r3, [sp, #16]
 8002960:	3401      	adds	r4, #1
 8002962:	4303      	orrs	r3, r0
 8002964:	9304      	str	r3, [sp, #16]
 8002966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800296a:	2206      	movs	r2, #6
 800296c:	4826      	ldr	r0, [pc, #152]	; (8002a08 <_svfiprintf_r+0x1f4>)
 800296e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002972:	f000 fe6f 	bl	8003654 <memchr>
 8002976:	2800      	cmp	r0, #0
 8002978:	d038      	beq.n	80029ec <_svfiprintf_r+0x1d8>
 800297a:	4b24      	ldr	r3, [pc, #144]	; (8002a0c <_svfiprintf_r+0x1f8>)
 800297c:	bb1b      	cbnz	r3, 80029c6 <_svfiprintf_r+0x1b2>
 800297e:	9b03      	ldr	r3, [sp, #12]
 8002980:	3307      	adds	r3, #7
 8002982:	f023 0307 	bic.w	r3, r3, #7
 8002986:	3308      	adds	r3, #8
 8002988:	9303      	str	r3, [sp, #12]
 800298a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800298c:	4433      	add	r3, r6
 800298e:	9309      	str	r3, [sp, #36]	; 0x24
 8002990:	e767      	b.n	8002862 <_svfiprintf_r+0x4e>
 8002992:	460c      	mov	r4, r1
 8002994:	2001      	movs	r0, #1
 8002996:	fb0c 3202 	mla	r2, ip, r2, r3
 800299a:	e7a5      	b.n	80028e8 <_svfiprintf_r+0xd4>
 800299c:	2300      	movs	r3, #0
 800299e:	f04f 0c0a 	mov.w	ip, #10
 80029a2:	4619      	mov	r1, r3
 80029a4:	3401      	adds	r4, #1
 80029a6:	9305      	str	r3, [sp, #20]
 80029a8:	4620      	mov	r0, r4
 80029aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029ae:	3a30      	subs	r2, #48	; 0x30
 80029b0:	2a09      	cmp	r2, #9
 80029b2:	d903      	bls.n	80029bc <_svfiprintf_r+0x1a8>
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0c5      	beq.n	8002944 <_svfiprintf_r+0x130>
 80029b8:	9105      	str	r1, [sp, #20]
 80029ba:	e7c3      	b.n	8002944 <_svfiprintf_r+0x130>
 80029bc:	4604      	mov	r4, r0
 80029be:	2301      	movs	r3, #1
 80029c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80029c4:	e7f0      	b.n	80029a8 <_svfiprintf_r+0x194>
 80029c6:	ab03      	add	r3, sp, #12
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	462a      	mov	r2, r5
 80029cc:	4638      	mov	r0, r7
 80029ce:	4b10      	ldr	r3, [pc, #64]	; (8002a10 <_svfiprintf_r+0x1fc>)
 80029d0:	a904      	add	r1, sp, #16
 80029d2:	f3af 8000 	nop.w
 80029d6:	1c42      	adds	r2, r0, #1
 80029d8:	4606      	mov	r6, r0
 80029da:	d1d6      	bne.n	800298a <_svfiprintf_r+0x176>
 80029dc:	89ab      	ldrh	r3, [r5, #12]
 80029de:	065b      	lsls	r3, r3, #25
 80029e0:	f53f af2c 	bmi.w	800283c <_svfiprintf_r+0x28>
 80029e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80029e6:	b01d      	add	sp, #116	; 0x74
 80029e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029ec:	ab03      	add	r3, sp, #12
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	462a      	mov	r2, r5
 80029f2:	4638      	mov	r0, r7
 80029f4:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <_svfiprintf_r+0x1fc>)
 80029f6:	a904      	add	r1, sp, #16
 80029f8:	f000 fa50 	bl	8002e9c <_printf_i>
 80029fc:	e7eb      	b.n	80029d6 <_svfiprintf_r+0x1c2>
 80029fe:	bf00      	nop
 8002a00:	080039fe 	.word	0x080039fe
 8002a04:	08003a04 	.word	0x08003a04
 8002a08:	08003a08 	.word	0x08003a08
 8002a0c:	00000000 	.word	0x00000000
 8002a10:	0800275d 	.word	0x0800275d

08002a14 <_sungetc_r>:
 8002a14:	b538      	push	{r3, r4, r5, lr}
 8002a16:	1c4b      	adds	r3, r1, #1
 8002a18:	4614      	mov	r4, r2
 8002a1a:	d103      	bne.n	8002a24 <_sungetc_r+0x10>
 8002a1c:	f04f 35ff 	mov.w	r5, #4294967295
 8002a20:	4628      	mov	r0, r5
 8002a22:	bd38      	pop	{r3, r4, r5, pc}
 8002a24:	8993      	ldrh	r3, [r2, #12]
 8002a26:	b2cd      	uxtb	r5, r1
 8002a28:	f023 0320 	bic.w	r3, r3, #32
 8002a2c:	8193      	strh	r3, [r2, #12]
 8002a2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a30:	6852      	ldr	r2, [r2, #4]
 8002a32:	b18b      	cbz	r3, 8002a58 <_sungetc_r+0x44>
 8002a34:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a36:	4293      	cmp	r3, r2
 8002a38:	dd08      	ble.n	8002a4c <_sungetc_r+0x38>
 8002a3a:	6823      	ldr	r3, [r4, #0]
 8002a3c:	1e5a      	subs	r2, r3, #1
 8002a3e:	6022      	str	r2, [r4, #0]
 8002a40:	f803 5c01 	strb.w	r5, [r3, #-1]
 8002a44:	6863      	ldr	r3, [r4, #4]
 8002a46:	3301      	adds	r3, #1
 8002a48:	6063      	str	r3, [r4, #4]
 8002a4a:	e7e9      	b.n	8002a20 <_sungetc_r+0xc>
 8002a4c:	4621      	mov	r1, r4
 8002a4e:	f000 fdc7 	bl	80035e0 <__submore>
 8002a52:	2800      	cmp	r0, #0
 8002a54:	d0f1      	beq.n	8002a3a <_sungetc_r+0x26>
 8002a56:	e7e1      	b.n	8002a1c <_sungetc_r+0x8>
 8002a58:	6921      	ldr	r1, [r4, #16]
 8002a5a:	6823      	ldr	r3, [r4, #0]
 8002a5c:	b151      	cbz	r1, 8002a74 <_sungetc_r+0x60>
 8002a5e:	4299      	cmp	r1, r3
 8002a60:	d208      	bcs.n	8002a74 <_sungetc_r+0x60>
 8002a62:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8002a66:	42a9      	cmp	r1, r5
 8002a68:	d104      	bne.n	8002a74 <_sungetc_r+0x60>
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	3201      	adds	r2, #1
 8002a6e:	6023      	str	r3, [r4, #0]
 8002a70:	6062      	str	r2, [r4, #4]
 8002a72:	e7d5      	b.n	8002a20 <_sungetc_r+0xc>
 8002a74:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8002a78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a7c:	6363      	str	r3, [r4, #52]	; 0x34
 8002a7e:	2303      	movs	r3, #3
 8002a80:	63a3      	str	r3, [r4, #56]	; 0x38
 8002a82:	4623      	mov	r3, r4
 8002a84:	f803 5f46 	strb.w	r5, [r3, #70]!
 8002a88:	6023      	str	r3, [r4, #0]
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e7dc      	b.n	8002a48 <_sungetc_r+0x34>

08002a8e <__ssrefill_r>:
 8002a8e:	b510      	push	{r4, lr}
 8002a90:	460c      	mov	r4, r1
 8002a92:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8002a94:	b169      	cbz	r1, 8002ab2 <__ssrefill_r+0x24>
 8002a96:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a9a:	4299      	cmp	r1, r3
 8002a9c:	d001      	beq.n	8002aa2 <__ssrefill_r+0x14>
 8002a9e:	f000 fe0f 	bl	80036c0 <_free_r>
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002aa6:	6360      	str	r0, [r4, #52]	; 0x34
 8002aa8:	6063      	str	r3, [r4, #4]
 8002aaa:	b113      	cbz	r3, 8002ab2 <__ssrefill_r+0x24>
 8002aac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002aae:	6023      	str	r3, [r4, #0]
 8002ab0:	bd10      	pop	{r4, pc}
 8002ab2:	6923      	ldr	r3, [r4, #16]
 8002ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab8:	6023      	str	r3, [r4, #0]
 8002aba:	2300      	movs	r3, #0
 8002abc:	6063      	str	r3, [r4, #4]
 8002abe:	89a3      	ldrh	r3, [r4, #12]
 8002ac0:	f043 0320 	orr.w	r3, r3, #32
 8002ac4:	81a3      	strh	r3, [r4, #12]
 8002ac6:	e7f3      	b.n	8002ab0 <__ssrefill_r+0x22>

08002ac8 <__ssvfiscanf_r>:
 8002ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002acc:	460c      	mov	r4, r1
 8002ace:	2100      	movs	r1, #0
 8002ad0:	4606      	mov	r6, r0
 8002ad2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8002ad6:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8002ada:	49a7      	ldr	r1, [pc, #668]	; (8002d78 <__ssvfiscanf_r+0x2b0>)
 8002adc:	f10d 0804 	add.w	r8, sp, #4
 8002ae0:	91a0      	str	r1, [sp, #640]	; 0x280
 8002ae2:	49a6      	ldr	r1, [pc, #664]	; (8002d7c <__ssvfiscanf_r+0x2b4>)
 8002ae4:	4fa6      	ldr	r7, [pc, #664]	; (8002d80 <__ssvfiscanf_r+0x2b8>)
 8002ae6:	f8df 929c 	ldr.w	r9, [pc, #668]	; 8002d84 <__ssvfiscanf_r+0x2bc>
 8002aea:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8002aee:	91a1      	str	r1, [sp, #644]	; 0x284
 8002af0:	9300      	str	r3, [sp, #0]
 8002af2:	7813      	ldrb	r3, [r2, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f000 815c 	beq.w	8002db2 <__ssvfiscanf_r+0x2ea>
 8002afa:	5dd9      	ldrb	r1, [r3, r7]
 8002afc:	1c55      	adds	r5, r2, #1
 8002afe:	f011 0108 	ands.w	r1, r1, #8
 8002b02:	d019      	beq.n	8002b38 <__ssvfiscanf_r+0x70>
 8002b04:	6863      	ldr	r3, [r4, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	dd0f      	ble.n	8002b2a <__ssvfiscanf_r+0x62>
 8002b0a:	6823      	ldr	r3, [r4, #0]
 8002b0c:	781a      	ldrb	r2, [r3, #0]
 8002b0e:	5cba      	ldrb	r2, [r7, r2]
 8002b10:	0712      	lsls	r2, r2, #28
 8002b12:	d401      	bmi.n	8002b18 <__ssvfiscanf_r+0x50>
 8002b14:	462a      	mov	r2, r5
 8002b16:	e7ec      	b.n	8002af2 <__ssvfiscanf_r+0x2a>
 8002b18:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	3201      	adds	r2, #1
 8002b1e:	9245      	str	r2, [sp, #276]	; 0x114
 8002b20:	6862      	ldr	r2, [r4, #4]
 8002b22:	6023      	str	r3, [r4, #0]
 8002b24:	3a01      	subs	r2, #1
 8002b26:	6062      	str	r2, [r4, #4]
 8002b28:	e7ec      	b.n	8002b04 <__ssvfiscanf_r+0x3c>
 8002b2a:	4621      	mov	r1, r4
 8002b2c:	4630      	mov	r0, r6
 8002b2e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002b30:	4798      	blx	r3
 8002b32:	2800      	cmp	r0, #0
 8002b34:	d0e9      	beq.n	8002b0a <__ssvfiscanf_r+0x42>
 8002b36:	e7ed      	b.n	8002b14 <__ssvfiscanf_r+0x4c>
 8002b38:	2b25      	cmp	r3, #37	; 0x25
 8002b3a:	d012      	beq.n	8002b62 <__ssvfiscanf_r+0x9a>
 8002b3c:	469a      	mov	sl, r3
 8002b3e:	6863      	ldr	r3, [r4, #4]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	f340 8094 	ble.w	8002c6e <__ssvfiscanf_r+0x1a6>
 8002b46:	6822      	ldr	r2, [r4, #0]
 8002b48:	7813      	ldrb	r3, [r2, #0]
 8002b4a:	4553      	cmp	r3, sl
 8002b4c:	f040 8131 	bne.w	8002db2 <__ssvfiscanf_r+0x2ea>
 8002b50:	6863      	ldr	r3, [r4, #4]
 8002b52:	3201      	adds	r2, #1
 8002b54:	3b01      	subs	r3, #1
 8002b56:	6063      	str	r3, [r4, #4]
 8002b58:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8002b5a:	6022      	str	r2, [r4, #0]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	9345      	str	r3, [sp, #276]	; 0x114
 8002b60:	e7d8      	b.n	8002b14 <__ssvfiscanf_r+0x4c>
 8002b62:	9141      	str	r1, [sp, #260]	; 0x104
 8002b64:	9143      	str	r1, [sp, #268]	; 0x10c
 8002b66:	7853      	ldrb	r3, [r2, #1]
 8002b68:	2b2a      	cmp	r3, #42	; 0x2a
 8002b6a:	bf04      	itt	eq
 8002b6c:	2310      	moveq	r3, #16
 8002b6e:	1c95      	addeq	r5, r2, #2
 8002b70:	f04f 020a 	mov.w	r2, #10
 8002b74:	bf08      	it	eq
 8002b76:	9341      	streq	r3, [sp, #260]	; 0x104
 8002b78:	46aa      	mov	sl, r5
 8002b7a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8002b7e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8002b82:	2b09      	cmp	r3, #9
 8002b84:	d91d      	bls.n	8002bc2 <__ssvfiscanf_r+0xfa>
 8002b86:	2203      	movs	r2, #3
 8002b88:	487e      	ldr	r0, [pc, #504]	; (8002d84 <__ssvfiscanf_r+0x2bc>)
 8002b8a:	f000 fd63 	bl	8003654 <memchr>
 8002b8e:	b140      	cbz	r0, 8002ba2 <__ssvfiscanf_r+0xda>
 8002b90:	2301      	movs	r3, #1
 8002b92:	4655      	mov	r5, sl
 8002b94:	eba0 0009 	sub.w	r0, r0, r9
 8002b98:	fa03 f000 	lsl.w	r0, r3, r0
 8002b9c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002b9e:	4318      	orrs	r0, r3
 8002ba0:	9041      	str	r0, [sp, #260]	; 0x104
 8002ba2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002ba6:	2b78      	cmp	r3, #120	; 0x78
 8002ba8:	d806      	bhi.n	8002bb8 <__ssvfiscanf_r+0xf0>
 8002baa:	2b57      	cmp	r3, #87	; 0x57
 8002bac:	d810      	bhi.n	8002bd0 <__ssvfiscanf_r+0x108>
 8002bae:	2b25      	cmp	r3, #37	; 0x25
 8002bb0:	d0c4      	beq.n	8002b3c <__ssvfiscanf_r+0x74>
 8002bb2:	d857      	bhi.n	8002c64 <__ssvfiscanf_r+0x19c>
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d065      	beq.n	8002c84 <__ssvfiscanf_r+0x1bc>
 8002bb8:	2303      	movs	r3, #3
 8002bba:	9347      	str	r3, [sp, #284]	; 0x11c
 8002bbc:	230a      	movs	r3, #10
 8002bbe:	9342      	str	r3, [sp, #264]	; 0x108
 8002bc0:	e072      	b.n	8002ca8 <__ssvfiscanf_r+0x1e0>
 8002bc2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8002bc4:	4655      	mov	r5, sl
 8002bc6:	fb02 1103 	mla	r1, r2, r3, r1
 8002bca:	3930      	subs	r1, #48	; 0x30
 8002bcc:	9143      	str	r1, [sp, #268]	; 0x10c
 8002bce:	e7d3      	b.n	8002b78 <__ssvfiscanf_r+0xb0>
 8002bd0:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8002bd4:	2a20      	cmp	r2, #32
 8002bd6:	d8ef      	bhi.n	8002bb8 <__ssvfiscanf_r+0xf0>
 8002bd8:	a101      	add	r1, pc, #4	; (adr r1, 8002be0 <__ssvfiscanf_r+0x118>)
 8002bda:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8002bde:	bf00      	nop
 8002be0:	08002c93 	.word	0x08002c93
 8002be4:	08002bb9 	.word	0x08002bb9
 8002be8:	08002bb9 	.word	0x08002bb9
 8002bec:	08002cf1 	.word	0x08002cf1
 8002bf0:	08002bb9 	.word	0x08002bb9
 8002bf4:	08002bb9 	.word	0x08002bb9
 8002bf8:	08002bb9 	.word	0x08002bb9
 8002bfc:	08002bb9 	.word	0x08002bb9
 8002c00:	08002bb9 	.word	0x08002bb9
 8002c04:	08002bb9 	.word	0x08002bb9
 8002c08:	08002bb9 	.word	0x08002bb9
 8002c0c:	08002d07 	.word	0x08002d07
 8002c10:	08002cdd 	.word	0x08002cdd
 8002c14:	08002c6b 	.word	0x08002c6b
 8002c18:	08002c6b 	.word	0x08002c6b
 8002c1c:	08002c6b 	.word	0x08002c6b
 8002c20:	08002bb9 	.word	0x08002bb9
 8002c24:	08002ce1 	.word	0x08002ce1
 8002c28:	08002bb9 	.word	0x08002bb9
 8002c2c:	08002bb9 	.word	0x08002bb9
 8002c30:	08002bb9 	.word	0x08002bb9
 8002c34:	08002bb9 	.word	0x08002bb9
 8002c38:	08002d17 	.word	0x08002d17
 8002c3c:	08002ce9 	.word	0x08002ce9
 8002c40:	08002c8b 	.word	0x08002c8b
 8002c44:	08002bb9 	.word	0x08002bb9
 8002c48:	08002bb9 	.word	0x08002bb9
 8002c4c:	08002d13 	.word	0x08002d13
 8002c50:	08002bb9 	.word	0x08002bb9
 8002c54:	08002cdd 	.word	0x08002cdd
 8002c58:	08002bb9 	.word	0x08002bb9
 8002c5c:	08002bb9 	.word	0x08002bb9
 8002c60:	08002c93 	.word	0x08002c93
 8002c64:	3b45      	subs	r3, #69	; 0x45
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d8a6      	bhi.n	8002bb8 <__ssvfiscanf_r+0xf0>
 8002c6a:	2305      	movs	r3, #5
 8002c6c:	e01b      	b.n	8002ca6 <__ssvfiscanf_r+0x1de>
 8002c6e:	4621      	mov	r1, r4
 8002c70:	4630      	mov	r0, r6
 8002c72:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002c74:	4798      	blx	r3
 8002c76:	2800      	cmp	r0, #0
 8002c78:	f43f af65 	beq.w	8002b46 <__ssvfiscanf_r+0x7e>
 8002c7c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8002c7e:	2800      	cmp	r0, #0
 8002c80:	f040 808d 	bne.w	8002d9e <__ssvfiscanf_r+0x2d6>
 8002c84:	f04f 30ff 	mov.w	r0, #4294967295
 8002c88:	e08f      	b.n	8002daa <__ssvfiscanf_r+0x2e2>
 8002c8a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8002c8c:	f042 0220 	orr.w	r2, r2, #32
 8002c90:	9241      	str	r2, [sp, #260]	; 0x104
 8002c92:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8002c94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c98:	9241      	str	r2, [sp, #260]	; 0x104
 8002c9a:	2210      	movs	r2, #16
 8002c9c:	2b6f      	cmp	r3, #111	; 0x6f
 8002c9e:	bf34      	ite	cc
 8002ca0:	2303      	movcc	r3, #3
 8002ca2:	2304      	movcs	r3, #4
 8002ca4:	9242      	str	r2, [sp, #264]	; 0x108
 8002ca6:	9347      	str	r3, [sp, #284]	; 0x11c
 8002ca8:	6863      	ldr	r3, [r4, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	dd42      	ble.n	8002d34 <__ssvfiscanf_r+0x26c>
 8002cae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002cb0:	0659      	lsls	r1, r3, #25
 8002cb2:	d404      	bmi.n	8002cbe <__ssvfiscanf_r+0x1f6>
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	781a      	ldrb	r2, [r3, #0]
 8002cb8:	5cba      	ldrb	r2, [r7, r2]
 8002cba:	0712      	lsls	r2, r2, #28
 8002cbc:	d441      	bmi.n	8002d42 <__ssvfiscanf_r+0x27a>
 8002cbe:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	dc50      	bgt.n	8002d66 <__ssvfiscanf_r+0x29e>
 8002cc4:	466b      	mov	r3, sp
 8002cc6:	4622      	mov	r2, r4
 8002cc8:	4630      	mov	r0, r6
 8002cca:	a941      	add	r1, sp, #260	; 0x104
 8002ccc:	f000 fa0c 	bl	80030e8 <_scanf_chars>
 8002cd0:	2801      	cmp	r0, #1
 8002cd2:	d06e      	beq.n	8002db2 <__ssvfiscanf_r+0x2ea>
 8002cd4:	2802      	cmp	r0, #2
 8002cd6:	f47f af1d 	bne.w	8002b14 <__ssvfiscanf_r+0x4c>
 8002cda:	e7cf      	b.n	8002c7c <__ssvfiscanf_r+0x1b4>
 8002cdc:	220a      	movs	r2, #10
 8002cde:	e7dd      	b.n	8002c9c <__ssvfiscanf_r+0x1d4>
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	9342      	str	r3, [sp, #264]	; 0x108
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e7de      	b.n	8002ca6 <__ssvfiscanf_r+0x1de>
 8002ce8:	2308      	movs	r3, #8
 8002cea:	9342      	str	r3, [sp, #264]	; 0x108
 8002cec:	2304      	movs	r3, #4
 8002cee:	e7da      	b.n	8002ca6 <__ssvfiscanf_r+0x1de>
 8002cf0:	4629      	mov	r1, r5
 8002cf2:	4640      	mov	r0, r8
 8002cf4:	f000 fb4a 	bl	800338c <__sccl>
 8002cf8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002cfa:	4605      	mov	r5, r0
 8002cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d00:	9341      	str	r3, [sp, #260]	; 0x104
 8002d02:	2301      	movs	r3, #1
 8002d04:	e7cf      	b.n	8002ca6 <__ssvfiscanf_r+0x1de>
 8002d06:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002d08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d0c:	9341      	str	r3, [sp, #260]	; 0x104
 8002d0e:	2300      	movs	r3, #0
 8002d10:	e7c9      	b.n	8002ca6 <__ssvfiscanf_r+0x1de>
 8002d12:	2302      	movs	r3, #2
 8002d14:	e7c7      	b.n	8002ca6 <__ssvfiscanf_r+0x1de>
 8002d16:	9841      	ldr	r0, [sp, #260]	; 0x104
 8002d18:	06c3      	lsls	r3, r0, #27
 8002d1a:	f53f aefb 	bmi.w	8002b14 <__ssvfiscanf_r+0x4c>
 8002d1e:	9b00      	ldr	r3, [sp, #0]
 8002d20:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002d22:	1d19      	adds	r1, r3, #4
 8002d24:	9100      	str	r1, [sp, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f010 0f01 	tst.w	r0, #1
 8002d2c:	bf14      	ite	ne
 8002d2e:	801a      	strhne	r2, [r3, #0]
 8002d30:	601a      	streq	r2, [r3, #0]
 8002d32:	e6ef      	b.n	8002b14 <__ssvfiscanf_r+0x4c>
 8002d34:	4621      	mov	r1, r4
 8002d36:	4630      	mov	r0, r6
 8002d38:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002d3a:	4798      	blx	r3
 8002d3c:	2800      	cmp	r0, #0
 8002d3e:	d0b6      	beq.n	8002cae <__ssvfiscanf_r+0x1e6>
 8002d40:	e79c      	b.n	8002c7c <__ssvfiscanf_r+0x1b4>
 8002d42:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002d44:	3201      	adds	r2, #1
 8002d46:	9245      	str	r2, [sp, #276]	; 0x114
 8002d48:	6862      	ldr	r2, [r4, #4]
 8002d4a:	3a01      	subs	r2, #1
 8002d4c:	2a00      	cmp	r2, #0
 8002d4e:	6062      	str	r2, [r4, #4]
 8002d50:	dd02      	ble.n	8002d58 <__ssvfiscanf_r+0x290>
 8002d52:	3301      	adds	r3, #1
 8002d54:	6023      	str	r3, [r4, #0]
 8002d56:	e7ad      	b.n	8002cb4 <__ssvfiscanf_r+0x1ec>
 8002d58:	4621      	mov	r1, r4
 8002d5a:	4630      	mov	r0, r6
 8002d5c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002d5e:	4798      	blx	r3
 8002d60:	2800      	cmp	r0, #0
 8002d62:	d0a7      	beq.n	8002cb4 <__ssvfiscanf_r+0x1ec>
 8002d64:	e78a      	b.n	8002c7c <__ssvfiscanf_r+0x1b4>
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	dc0e      	bgt.n	8002d88 <__ssvfiscanf_r+0x2c0>
 8002d6a:	466b      	mov	r3, sp
 8002d6c:	4622      	mov	r2, r4
 8002d6e:	4630      	mov	r0, r6
 8002d70:	a941      	add	r1, sp, #260	; 0x104
 8002d72:	f000 fa13 	bl	800319c <_scanf_i>
 8002d76:	e7ab      	b.n	8002cd0 <__ssvfiscanf_r+0x208>
 8002d78:	08002a15 	.word	0x08002a15
 8002d7c:	08002a8f 	.word	0x08002a8f
 8002d80:	08003a4d 	.word	0x08003a4d
 8002d84:	08003a04 	.word	0x08003a04
 8002d88:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <__ssvfiscanf_r+0x2f0>)
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f43f aec2 	beq.w	8002b14 <__ssvfiscanf_r+0x4c>
 8002d90:	466b      	mov	r3, sp
 8002d92:	4622      	mov	r2, r4
 8002d94:	4630      	mov	r0, r6
 8002d96:	a941      	add	r1, sp, #260	; 0x104
 8002d98:	f3af 8000 	nop.w
 8002d9c:	e798      	b.n	8002cd0 <__ssvfiscanf_r+0x208>
 8002d9e:	89a3      	ldrh	r3, [r4, #12]
 8002da0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002da4:	bf18      	it	ne
 8002da6:	f04f 30ff 	movne.w	r0, #4294967295
 8002daa:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8002dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002db2:	9844      	ldr	r0, [sp, #272]	; 0x110
 8002db4:	e7f9      	b.n	8002daa <__ssvfiscanf_r+0x2e2>
 8002db6:	bf00      	nop
 8002db8:	00000000 	.word	0x00000000

08002dbc <_printf_common>:
 8002dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dc0:	4616      	mov	r6, r2
 8002dc2:	4699      	mov	r9, r3
 8002dc4:	688a      	ldr	r2, [r1, #8]
 8002dc6:	690b      	ldr	r3, [r1, #16]
 8002dc8:	4607      	mov	r7, r0
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	bfb8      	it	lt
 8002dce:	4613      	movlt	r3, r2
 8002dd0:	6033      	str	r3, [r6, #0]
 8002dd2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002dd6:	460c      	mov	r4, r1
 8002dd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ddc:	b10a      	cbz	r2, 8002de2 <_printf_common+0x26>
 8002dde:	3301      	adds	r3, #1
 8002de0:	6033      	str	r3, [r6, #0]
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	0699      	lsls	r1, r3, #26
 8002de6:	bf42      	ittt	mi
 8002de8:	6833      	ldrmi	r3, [r6, #0]
 8002dea:	3302      	addmi	r3, #2
 8002dec:	6033      	strmi	r3, [r6, #0]
 8002dee:	6825      	ldr	r5, [r4, #0]
 8002df0:	f015 0506 	ands.w	r5, r5, #6
 8002df4:	d106      	bne.n	8002e04 <_printf_common+0x48>
 8002df6:	f104 0a19 	add.w	sl, r4, #25
 8002dfa:	68e3      	ldr	r3, [r4, #12]
 8002dfc:	6832      	ldr	r2, [r6, #0]
 8002dfe:	1a9b      	subs	r3, r3, r2
 8002e00:	42ab      	cmp	r3, r5
 8002e02:	dc28      	bgt.n	8002e56 <_printf_common+0x9a>
 8002e04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e08:	1e13      	subs	r3, r2, #0
 8002e0a:	6822      	ldr	r2, [r4, #0]
 8002e0c:	bf18      	it	ne
 8002e0e:	2301      	movne	r3, #1
 8002e10:	0692      	lsls	r2, r2, #26
 8002e12:	d42d      	bmi.n	8002e70 <_printf_common+0xb4>
 8002e14:	4649      	mov	r1, r9
 8002e16:	4638      	mov	r0, r7
 8002e18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e1c:	47c0      	blx	r8
 8002e1e:	3001      	adds	r0, #1
 8002e20:	d020      	beq.n	8002e64 <_printf_common+0xa8>
 8002e22:	6823      	ldr	r3, [r4, #0]
 8002e24:	68e5      	ldr	r5, [r4, #12]
 8002e26:	f003 0306 	and.w	r3, r3, #6
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	bf18      	it	ne
 8002e2e:	2500      	movne	r5, #0
 8002e30:	6832      	ldr	r2, [r6, #0]
 8002e32:	f04f 0600 	mov.w	r6, #0
 8002e36:	68a3      	ldr	r3, [r4, #8]
 8002e38:	bf08      	it	eq
 8002e3a:	1aad      	subeq	r5, r5, r2
 8002e3c:	6922      	ldr	r2, [r4, #16]
 8002e3e:	bf08      	it	eq
 8002e40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e44:	4293      	cmp	r3, r2
 8002e46:	bfc4      	itt	gt
 8002e48:	1a9b      	subgt	r3, r3, r2
 8002e4a:	18ed      	addgt	r5, r5, r3
 8002e4c:	341a      	adds	r4, #26
 8002e4e:	42b5      	cmp	r5, r6
 8002e50:	d11a      	bne.n	8002e88 <_printf_common+0xcc>
 8002e52:	2000      	movs	r0, #0
 8002e54:	e008      	b.n	8002e68 <_printf_common+0xac>
 8002e56:	2301      	movs	r3, #1
 8002e58:	4652      	mov	r2, sl
 8002e5a:	4649      	mov	r1, r9
 8002e5c:	4638      	mov	r0, r7
 8002e5e:	47c0      	blx	r8
 8002e60:	3001      	adds	r0, #1
 8002e62:	d103      	bne.n	8002e6c <_printf_common+0xb0>
 8002e64:	f04f 30ff 	mov.w	r0, #4294967295
 8002e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e6c:	3501      	adds	r5, #1
 8002e6e:	e7c4      	b.n	8002dfa <_printf_common+0x3e>
 8002e70:	2030      	movs	r0, #48	; 0x30
 8002e72:	18e1      	adds	r1, r4, r3
 8002e74:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e78:	1c5a      	adds	r2, r3, #1
 8002e7a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e7e:	4422      	add	r2, r4
 8002e80:	3302      	adds	r3, #2
 8002e82:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e86:	e7c5      	b.n	8002e14 <_printf_common+0x58>
 8002e88:	2301      	movs	r3, #1
 8002e8a:	4622      	mov	r2, r4
 8002e8c:	4649      	mov	r1, r9
 8002e8e:	4638      	mov	r0, r7
 8002e90:	47c0      	blx	r8
 8002e92:	3001      	adds	r0, #1
 8002e94:	d0e6      	beq.n	8002e64 <_printf_common+0xa8>
 8002e96:	3601      	adds	r6, #1
 8002e98:	e7d9      	b.n	8002e4e <_printf_common+0x92>
	...

08002e9c <_printf_i>:
 8002e9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ea0:	7e0f      	ldrb	r7, [r1, #24]
 8002ea2:	4691      	mov	r9, r2
 8002ea4:	2f78      	cmp	r7, #120	; 0x78
 8002ea6:	4680      	mov	r8, r0
 8002ea8:	460c      	mov	r4, r1
 8002eaa:	469a      	mov	sl, r3
 8002eac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002eae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002eb2:	d807      	bhi.n	8002ec4 <_printf_i+0x28>
 8002eb4:	2f62      	cmp	r7, #98	; 0x62
 8002eb6:	d80a      	bhi.n	8002ece <_printf_i+0x32>
 8002eb8:	2f00      	cmp	r7, #0
 8002eba:	f000 80d9 	beq.w	8003070 <_printf_i+0x1d4>
 8002ebe:	2f58      	cmp	r7, #88	; 0x58
 8002ec0:	f000 80a4 	beq.w	800300c <_printf_i+0x170>
 8002ec4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ec8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ecc:	e03a      	b.n	8002f44 <_printf_i+0xa8>
 8002ece:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002ed2:	2b15      	cmp	r3, #21
 8002ed4:	d8f6      	bhi.n	8002ec4 <_printf_i+0x28>
 8002ed6:	a101      	add	r1, pc, #4	; (adr r1, 8002edc <_printf_i+0x40>)
 8002ed8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002edc:	08002f35 	.word	0x08002f35
 8002ee0:	08002f49 	.word	0x08002f49
 8002ee4:	08002ec5 	.word	0x08002ec5
 8002ee8:	08002ec5 	.word	0x08002ec5
 8002eec:	08002ec5 	.word	0x08002ec5
 8002ef0:	08002ec5 	.word	0x08002ec5
 8002ef4:	08002f49 	.word	0x08002f49
 8002ef8:	08002ec5 	.word	0x08002ec5
 8002efc:	08002ec5 	.word	0x08002ec5
 8002f00:	08002ec5 	.word	0x08002ec5
 8002f04:	08002ec5 	.word	0x08002ec5
 8002f08:	08003057 	.word	0x08003057
 8002f0c:	08002f79 	.word	0x08002f79
 8002f10:	08003039 	.word	0x08003039
 8002f14:	08002ec5 	.word	0x08002ec5
 8002f18:	08002ec5 	.word	0x08002ec5
 8002f1c:	08003079 	.word	0x08003079
 8002f20:	08002ec5 	.word	0x08002ec5
 8002f24:	08002f79 	.word	0x08002f79
 8002f28:	08002ec5 	.word	0x08002ec5
 8002f2c:	08002ec5 	.word	0x08002ec5
 8002f30:	08003041 	.word	0x08003041
 8002f34:	682b      	ldr	r3, [r5, #0]
 8002f36:	1d1a      	adds	r2, r3, #4
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	602a      	str	r2, [r5, #0]
 8002f3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f44:	2301      	movs	r3, #1
 8002f46:	e0a4      	b.n	8003092 <_printf_i+0x1f6>
 8002f48:	6820      	ldr	r0, [r4, #0]
 8002f4a:	6829      	ldr	r1, [r5, #0]
 8002f4c:	0606      	lsls	r6, r0, #24
 8002f4e:	f101 0304 	add.w	r3, r1, #4
 8002f52:	d50a      	bpl.n	8002f6a <_printf_i+0xce>
 8002f54:	680e      	ldr	r6, [r1, #0]
 8002f56:	602b      	str	r3, [r5, #0]
 8002f58:	2e00      	cmp	r6, #0
 8002f5a:	da03      	bge.n	8002f64 <_printf_i+0xc8>
 8002f5c:	232d      	movs	r3, #45	; 0x2d
 8002f5e:	4276      	negs	r6, r6
 8002f60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f64:	230a      	movs	r3, #10
 8002f66:	485e      	ldr	r0, [pc, #376]	; (80030e0 <_printf_i+0x244>)
 8002f68:	e019      	b.n	8002f9e <_printf_i+0x102>
 8002f6a:	680e      	ldr	r6, [r1, #0]
 8002f6c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f70:	602b      	str	r3, [r5, #0]
 8002f72:	bf18      	it	ne
 8002f74:	b236      	sxthne	r6, r6
 8002f76:	e7ef      	b.n	8002f58 <_printf_i+0xbc>
 8002f78:	682b      	ldr	r3, [r5, #0]
 8002f7a:	6820      	ldr	r0, [r4, #0]
 8002f7c:	1d19      	adds	r1, r3, #4
 8002f7e:	6029      	str	r1, [r5, #0]
 8002f80:	0601      	lsls	r1, r0, #24
 8002f82:	d501      	bpl.n	8002f88 <_printf_i+0xec>
 8002f84:	681e      	ldr	r6, [r3, #0]
 8002f86:	e002      	b.n	8002f8e <_printf_i+0xf2>
 8002f88:	0646      	lsls	r6, r0, #25
 8002f8a:	d5fb      	bpl.n	8002f84 <_printf_i+0xe8>
 8002f8c:	881e      	ldrh	r6, [r3, #0]
 8002f8e:	2f6f      	cmp	r7, #111	; 0x6f
 8002f90:	bf0c      	ite	eq
 8002f92:	2308      	moveq	r3, #8
 8002f94:	230a      	movne	r3, #10
 8002f96:	4852      	ldr	r0, [pc, #328]	; (80030e0 <_printf_i+0x244>)
 8002f98:	2100      	movs	r1, #0
 8002f9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f9e:	6865      	ldr	r5, [r4, #4]
 8002fa0:	2d00      	cmp	r5, #0
 8002fa2:	bfa8      	it	ge
 8002fa4:	6821      	ldrge	r1, [r4, #0]
 8002fa6:	60a5      	str	r5, [r4, #8]
 8002fa8:	bfa4      	itt	ge
 8002faa:	f021 0104 	bicge.w	r1, r1, #4
 8002fae:	6021      	strge	r1, [r4, #0]
 8002fb0:	b90e      	cbnz	r6, 8002fb6 <_printf_i+0x11a>
 8002fb2:	2d00      	cmp	r5, #0
 8002fb4:	d04d      	beq.n	8003052 <_printf_i+0x1b6>
 8002fb6:	4615      	mov	r5, r2
 8002fb8:	fbb6 f1f3 	udiv	r1, r6, r3
 8002fbc:	fb03 6711 	mls	r7, r3, r1, r6
 8002fc0:	5dc7      	ldrb	r7, [r0, r7]
 8002fc2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002fc6:	4637      	mov	r7, r6
 8002fc8:	42bb      	cmp	r3, r7
 8002fca:	460e      	mov	r6, r1
 8002fcc:	d9f4      	bls.n	8002fb8 <_printf_i+0x11c>
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d10b      	bne.n	8002fea <_printf_i+0x14e>
 8002fd2:	6823      	ldr	r3, [r4, #0]
 8002fd4:	07de      	lsls	r6, r3, #31
 8002fd6:	d508      	bpl.n	8002fea <_printf_i+0x14e>
 8002fd8:	6923      	ldr	r3, [r4, #16]
 8002fda:	6861      	ldr	r1, [r4, #4]
 8002fdc:	4299      	cmp	r1, r3
 8002fde:	bfde      	ittt	le
 8002fe0:	2330      	movle	r3, #48	; 0x30
 8002fe2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002fe6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002fea:	1b52      	subs	r2, r2, r5
 8002fec:	6122      	str	r2, [r4, #16]
 8002fee:	464b      	mov	r3, r9
 8002ff0:	4621      	mov	r1, r4
 8002ff2:	4640      	mov	r0, r8
 8002ff4:	f8cd a000 	str.w	sl, [sp]
 8002ff8:	aa03      	add	r2, sp, #12
 8002ffa:	f7ff fedf 	bl	8002dbc <_printf_common>
 8002ffe:	3001      	adds	r0, #1
 8003000:	d14c      	bne.n	800309c <_printf_i+0x200>
 8003002:	f04f 30ff 	mov.w	r0, #4294967295
 8003006:	b004      	add	sp, #16
 8003008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800300c:	4834      	ldr	r0, [pc, #208]	; (80030e0 <_printf_i+0x244>)
 800300e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003012:	6829      	ldr	r1, [r5, #0]
 8003014:	6823      	ldr	r3, [r4, #0]
 8003016:	f851 6b04 	ldr.w	r6, [r1], #4
 800301a:	6029      	str	r1, [r5, #0]
 800301c:	061d      	lsls	r5, r3, #24
 800301e:	d514      	bpl.n	800304a <_printf_i+0x1ae>
 8003020:	07df      	lsls	r7, r3, #31
 8003022:	bf44      	itt	mi
 8003024:	f043 0320 	orrmi.w	r3, r3, #32
 8003028:	6023      	strmi	r3, [r4, #0]
 800302a:	b91e      	cbnz	r6, 8003034 <_printf_i+0x198>
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	f023 0320 	bic.w	r3, r3, #32
 8003032:	6023      	str	r3, [r4, #0]
 8003034:	2310      	movs	r3, #16
 8003036:	e7af      	b.n	8002f98 <_printf_i+0xfc>
 8003038:	6823      	ldr	r3, [r4, #0]
 800303a:	f043 0320 	orr.w	r3, r3, #32
 800303e:	6023      	str	r3, [r4, #0]
 8003040:	2378      	movs	r3, #120	; 0x78
 8003042:	4828      	ldr	r0, [pc, #160]	; (80030e4 <_printf_i+0x248>)
 8003044:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003048:	e7e3      	b.n	8003012 <_printf_i+0x176>
 800304a:	0659      	lsls	r1, r3, #25
 800304c:	bf48      	it	mi
 800304e:	b2b6      	uxthmi	r6, r6
 8003050:	e7e6      	b.n	8003020 <_printf_i+0x184>
 8003052:	4615      	mov	r5, r2
 8003054:	e7bb      	b.n	8002fce <_printf_i+0x132>
 8003056:	682b      	ldr	r3, [r5, #0]
 8003058:	6826      	ldr	r6, [r4, #0]
 800305a:	1d18      	adds	r0, r3, #4
 800305c:	6961      	ldr	r1, [r4, #20]
 800305e:	6028      	str	r0, [r5, #0]
 8003060:	0635      	lsls	r5, r6, #24
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	d501      	bpl.n	800306a <_printf_i+0x1ce>
 8003066:	6019      	str	r1, [r3, #0]
 8003068:	e002      	b.n	8003070 <_printf_i+0x1d4>
 800306a:	0670      	lsls	r0, r6, #25
 800306c:	d5fb      	bpl.n	8003066 <_printf_i+0x1ca>
 800306e:	8019      	strh	r1, [r3, #0]
 8003070:	2300      	movs	r3, #0
 8003072:	4615      	mov	r5, r2
 8003074:	6123      	str	r3, [r4, #16]
 8003076:	e7ba      	b.n	8002fee <_printf_i+0x152>
 8003078:	682b      	ldr	r3, [r5, #0]
 800307a:	2100      	movs	r1, #0
 800307c:	1d1a      	adds	r2, r3, #4
 800307e:	602a      	str	r2, [r5, #0]
 8003080:	681d      	ldr	r5, [r3, #0]
 8003082:	6862      	ldr	r2, [r4, #4]
 8003084:	4628      	mov	r0, r5
 8003086:	f000 fae5 	bl	8003654 <memchr>
 800308a:	b108      	cbz	r0, 8003090 <_printf_i+0x1f4>
 800308c:	1b40      	subs	r0, r0, r5
 800308e:	6060      	str	r0, [r4, #4]
 8003090:	6863      	ldr	r3, [r4, #4]
 8003092:	6123      	str	r3, [r4, #16]
 8003094:	2300      	movs	r3, #0
 8003096:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800309a:	e7a8      	b.n	8002fee <_printf_i+0x152>
 800309c:	462a      	mov	r2, r5
 800309e:	4649      	mov	r1, r9
 80030a0:	4640      	mov	r0, r8
 80030a2:	6923      	ldr	r3, [r4, #16]
 80030a4:	47d0      	blx	sl
 80030a6:	3001      	adds	r0, #1
 80030a8:	d0ab      	beq.n	8003002 <_printf_i+0x166>
 80030aa:	6823      	ldr	r3, [r4, #0]
 80030ac:	079b      	lsls	r3, r3, #30
 80030ae:	d413      	bmi.n	80030d8 <_printf_i+0x23c>
 80030b0:	68e0      	ldr	r0, [r4, #12]
 80030b2:	9b03      	ldr	r3, [sp, #12]
 80030b4:	4298      	cmp	r0, r3
 80030b6:	bfb8      	it	lt
 80030b8:	4618      	movlt	r0, r3
 80030ba:	e7a4      	b.n	8003006 <_printf_i+0x16a>
 80030bc:	2301      	movs	r3, #1
 80030be:	4632      	mov	r2, r6
 80030c0:	4649      	mov	r1, r9
 80030c2:	4640      	mov	r0, r8
 80030c4:	47d0      	blx	sl
 80030c6:	3001      	adds	r0, #1
 80030c8:	d09b      	beq.n	8003002 <_printf_i+0x166>
 80030ca:	3501      	adds	r5, #1
 80030cc:	68e3      	ldr	r3, [r4, #12]
 80030ce:	9903      	ldr	r1, [sp, #12]
 80030d0:	1a5b      	subs	r3, r3, r1
 80030d2:	42ab      	cmp	r3, r5
 80030d4:	dcf2      	bgt.n	80030bc <_printf_i+0x220>
 80030d6:	e7eb      	b.n	80030b0 <_printf_i+0x214>
 80030d8:	2500      	movs	r5, #0
 80030da:	f104 0619 	add.w	r6, r4, #25
 80030de:	e7f5      	b.n	80030cc <_printf_i+0x230>
 80030e0:	08003a0f 	.word	0x08003a0f
 80030e4:	08003a20 	.word	0x08003a20

080030e8 <_scanf_chars>:
 80030e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030ec:	4615      	mov	r5, r2
 80030ee:	688a      	ldr	r2, [r1, #8]
 80030f0:	4680      	mov	r8, r0
 80030f2:	460c      	mov	r4, r1
 80030f4:	b932      	cbnz	r2, 8003104 <_scanf_chars+0x1c>
 80030f6:	698a      	ldr	r2, [r1, #24]
 80030f8:	2a00      	cmp	r2, #0
 80030fa:	bf0c      	ite	eq
 80030fc:	2201      	moveq	r2, #1
 80030fe:	f04f 32ff 	movne.w	r2, #4294967295
 8003102:	608a      	str	r2, [r1, #8]
 8003104:	2700      	movs	r7, #0
 8003106:	6822      	ldr	r2, [r4, #0]
 8003108:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8003198 <_scanf_chars+0xb0>
 800310c:	06d1      	lsls	r1, r2, #27
 800310e:	bf5f      	itttt	pl
 8003110:	681a      	ldrpl	r2, [r3, #0]
 8003112:	1d11      	addpl	r1, r2, #4
 8003114:	6019      	strpl	r1, [r3, #0]
 8003116:	6816      	ldrpl	r6, [r2, #0]
 8003118:	69a0      	ldr	r0, [r4, #24]
 800311a:	b188      	cbz	r0, 8003140 <_scanf_chars+0x58>
 800311c:	2801      	cmp	r0, #1
 800311e:	d107      	bne.n	8003130 <_scanf_chars+0x48>
 8003120:	682b      	ldr	r3, [r5, #0]
 8003122:	781a      	ldrb	r2, [r3, #0]
 8003124:	6963      	ldr	r3, [r4, #20]
 8003126:	5c9b      	ldrb	r3, [r3, r2]
 8003128:	b953      	cbnz	r3, 8003140 <_scanf_chars+0x58>
 800312a:	2f00      	cmp	r7, #0
 800312c:	d031      	beq.n	8003192 <_scanf_chars+0xaa>
 800312e:	e022      	b.n	8003176 <_scanf_chars+0x8e>
 8003130:	2802      	cmp	r0, #2
 8003132:	d120      	bne.n	8003176 <_scanf_chars+0x8e>
 8003134:	682b      	ldr	r3, [r5, #0]
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	f813 3009 	ldrb.w	r3, [r3, r9]
 800313c:	071b      	lsls	r3, r3, #28
 800313e:	d41a      	bmi.n	8003176 <_scanf_chars+0x8e>
 8003140:	6823      	ldr	r3, [r4, #0]
 8003142:	3701      	adds	r7, #1
 8003144:	06da      	lsls	r2, r3, #27
 8003146:	bf5e      	ittt	pl
 8003148:	682b      	ldrpl	r3, [r5, #0]
 800314a:	781b      	ldrbpl	r3, [r3, #0]
 800314c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8003150:	682a      	ldr	r2, [r5, #0]
 8003152:	686b      	ldr	r3, [r5, #4]
 8003154:	3201      	adds	r2, #1
 8003156:	602a      	str	r2, [r5, #0]
 8003158:	68a2      	ldr	r2, [r4, #8]
 800315a:	3b01      	subs	r3, #1
 800315c:	3a01      	subs	r2, #1
 800315e:	606b      	str	r3, [r5, #4]
 8003160:	60a2      	str	r2, [r4, #8]
 8003162:	b142      	cbz	r2, 8003176 <_scanf_chars+0x8e>
 8003164:	2b00      	cmp	r3, #0
 8003166:	dcd7      	bgt.n	8003118 <_scanf_chars+0x30>
 8003168:	4629      	mov	r1, r5
 800316a:	4640      	mov	r0, r8
 800316c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003170:	4798      	blx	r3
 8003172:	2800      	cmp	r0, #0
 8003174:	d0d0      	beq.n	8003118 <_scanf_chars+0x30>
 8003176:	6823      	ldr	r3, [r4, #0]
 8003178:	f013 0310 	ands.w	r3, r3, #16
 800317c:	d105      	bne.n	800318a <_scanf_chars+0xa2>
 800317e:	68e2      	ldr	r2, [r4, #12]
 8003180:	3201      	adds	r2, #1
 8003182:	60e2      	str	r2, [r4, #12]
 8003184:	69a2      	ldr	r2, [r4, #24]
 8003186:	b102      	cbz	r2, 800318a <_scanf_chars+0xa2>
 8003188:	7033      	strb	r3, [r6, #0]
 800318a:	2000      	movs	r0, #0
 800318c:	6923      	ldr	r3, [r4, #16]
 800318e:	443b      	add	r3, r7
 8003190:	6123      	str	r3, [r4, #16]
 8003192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003196:	bf00      	nop
 8003198:	08003a4d 	.word	0x08003a4d

0800319c <_scanf_i>:
 800319c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031a0:	460c      	mov	r4, r1
 80031a2:	4698      	mov	r8, r3
 80031a4:	4b75      	ldr	r3, [pc, #468]	; (800337c <_scanf_i+0x1e0>)
 80031a6:	b087      	sub	sp, #28
 80031a8:	4682      	mov	sl, r0
 80031aa:	4616      	mov	r6, r2
 80031ac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80031b0:	ab03      	add	r3, sp, #12
 80031b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80031b6:	4b72      	ldr	r3, [pc, #456]	; (8003380 <_scanf_i+0x1e4>)
 80031b8:	69a1      	ldr	r1, [r4, #24]
 80031ba:	4a72      	ldr	r2, [pc, #456]	; (8003384 <_scanf_i+0x1e8>)
 80031bc:	4627      	mov	r7, r4
 80031be:	2903      	cmp	r1, #3
 80031c0:	bf18      	it	ne
 80031c2:	461a      	movne	r2, r3
 80031c4:	68a3      	ldr	r3, [r4, #8]
 80031c6:	9201      	str	r2, [sp, #4]
 80031c8:	1e5a      	subs	r2, r3, #1
 80031ca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80031ce:	bf81      	itttt	hi
 80031d0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80031d4:	eb03 0905 	addhi.w	r9, r3, r5
 80031d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80031dc:	60a3      	strhi	r3, [r4, #8]
 80031de:	f857 3b1c 	ldr.w	r3, [r7], #28
 80031e2:	bf98      	it	ls
 80031e4:	f04f 0900 	movls.w	r9, #0
 80031e8:	463d      	mov	r5, r7
 80031ea:	f04f 0b00 	mov.w	fp, #0
 80031ee:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80031f2:	6023      	str	r3, [r4, #0]
 80031f4:	6831      	ldr	r1, [r6, #0]
 80031f6:	ab03      	add	r3, sp, #12
 80031f8:	2202      	movs	r2, #2
 80031fa:	7809      	ldrb	r1, [r1, #0]
 80031fc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8003200:	f000 fa28 	bl	8003654 <memchr>
 8003204:	b328      	cbz	r0, 8003252 <_scanf_i+0xb6>
 8003206:	f1bb 0f01 	cmp.w	fp, #1
 800320a:	d159      	bne.n	80032c0 <_scanf_i+0x124>
 800320c:	6862      	ldr	r2, [r4, #4]
 800320e:	b92a      	cbnz	r2, 800321c <_scanf_i+0x80>
 8003210:	2308      	movs	r3, #8
 8003212:	6822      	ldr	r2, [r4, #0]
 8003214:	6063      	str	r3, [r4, #4]
 8003216:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800321a:	6022      	str	r2, [r4, #0]
 800321c:	6822      	ldr	r2, [r4, #0]
 800321e:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8003222:	6022      	str	r2, [r4, #0]
 8003224:	68a2      	ldr	r2, [r4, #8]
 8003226:	1e51      	subs	r1, r2, #1
 8003228:	60a1      	str	r1, [r4, #8]
 800322a:	b192      	cbz	r2, 8003252 <_scanf_i+0xb6>
 800322c:	6832      	ldr	r2, [r6, #0]
 800322e:	1c51      	adds	r1, r2, #1
 8003230:	6031      	str	r1, [r6, #0]
 8003232:	7812      	ldrb	r2, [r2, #0]
 8003234:	f805 2b01 	strb.w	r2, [r5], #1
 8003238:	6872      	ldr	r2, [r6, #4]
 800323a:	3a01      	subs	r2, #1
 800323c:	2a00      	cmp	r2, #0
 800323e:	6072      	str	r2, [r6, #4]
 8003240:	dc07      	bgt.n	8003252 <_scanf_i+0xb6>
 8003242:	4631      	mov	r1, r6
 8003244:	4650      	mov	r0, sl
 8003246:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800324a:	4790      	blx	r2
 800324c:	2800      	cmp	r0, #0
 800324e:	f040 8085 	bne.w	800335c <_scanf_i+0x1c0>
 8003252:	f10b 0b01 	add.w	fp, fp, #1
 8003256:	f1bb 0f03 	cmp.w	fp, #3
 800325a:	d1cb      	bne.n	80031f4 <_scanf_i+0x58>
 800325c:	6863      	ldr	r3, [r4, #4]
 800325e:	b90b      	cbnz	r3, 8003264 <_scanf_i+0xc8>
 8003260:	230a      	movs	r3, #10
 8003262:	6063      	str	r3, [r4, #4]
 8003264:	6863      	ldr	r3, [r4, #4]
 8003266:	4948      	ldr	r1, [pc, #288]	; (8003388 <_scanf_i+0x1ec>)
 8003268:	6960      	ldr	r0, [r4, #20]
 800326a:	1ac9      	subs	r1, r1, r3
 800326c:	f000 f88e 	bl	800338c <__sccl>
 8003270:	f04f 0b00 	mov.w	fp, #0
 8003274:	68a3      	ldr	r3, [r4, #8]
 8003276:	6822      	ldr	r2, [r4, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d03d      	beq.n	80032f8 <_scanf_i+0x15c>
 800327c:	6831      	ldr	r1, [r6, #0]
 800327e:	6960      	ldr	r0, [r4, #20]
 8003280:	f891 c000 	ldrb.w	ip, [r1]
 8003284:	f810 000c 	ldrb.w	r0, [r0, ip]
 8003288:	2800      	cmp	r0, #0
 800328a:	d035      	beq.n	80032f8 <_scanf_i+0x15c>
 800328c:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8003290:	d124      	bne.n	80032dc <_scanf_i+0x140>
 8003292:	0510      	lsls	r0, r2, #20
 8003294:	d522      	bpl.n	80032dc <_scanf_i+0x140>
 8003296:	f10b 0b01 	add.w	fp, fp, #1
 800329a:	f1b9 0f00 	cmp.w	r9, #0
 800329e:	d003      	beq.n	80032a8 <_scanf_i+0x10c>
 80032a0:	3301      	adds	r3, #1
 80032a2:	f109 39ff 	add.w	r9, r9, #4294967295
 80032a6:	60a3      	str	r3, [r4, #8]
 80032a8:	6873      	ldr	r3, [r6, #4]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	6073      	str	r3, [r6, #4]
 80032b0:	dd1b      	ble.n	80032ea <_scanf_i+0x14e>
 80032b2:	6833      	ldr	r3, [r6, #0]
 80032b4:	3301      	adds	r3, #1
 80032b6:	6033      	str	r3, [r6, #0]
 80032b8:	68a3      	ldr	r3, [r4, #8]
 80032ba:	3b01      	subs	r3, #1
 80032bc:	60a3      	str	r3, [r4, #8]
 80032be:	e7d9      	b.n	8003274 <_scanf_i+0xd8>
 80032c0:	f1bb 0f02 	cmp.w	fp, #2
 80032c4:	d1ae      	bne.n	8003224 <_scanf_i+0x88>
 80032c6:	6822      	ldr	r2, [r4, #0]
 80032c8:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80032cc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80032d0:	d1bf      	bne.n	8003252 <_scanf_i+0xb6>
 80032d2:	2310      	movs	r3, #16
 80032d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032d8:	6063      	str	r3, [r4, #4]
 80032da:	e7a2      	b.n	8003222 <_scanf_i+0x86>
 80032dc:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80032e0:	6022      	str	r2, [r4, #0]
 80032e2:	780b      	ldrb	r3, [r1, #0]
 80032e4:	f805 3b01 	strb.w	r3, [r5], #1
 80032e8:	e7de      	b.n	80032a8 <_scanf_i+0x10c>
 80032ea:	4631      	mov	r1, r6
 80032ec:	4650      	mov	r0, sl
 80032ee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80032f2:	4798      	blx	r3
 80032f4:	2800      	cmp	r0, #0
 80032f6:	d0df      	beq.n	80032b8 <_scanf_i+0x11c>
 80032f8:	6823      	ldr	r3, [r4, #0]
 80032fa:	05db      	lsls	r3, r3, #23
 80032fc:	d50d      	bpl.n	800331a <_scanf_i+0x17e>
 80032fe:	42bd      	cmp	r5, r7
 8003300:	d909      	bls.n	8003316 <_scanf_i+0x17a>
 8003302:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003306:	4632      	mov	r2, r6
 8003308:	4650      	mov	r0, sl
 800330a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800330e:	f105 39ff 	add.w	r9, r5, #4294967295
 8003312:	4798      	blx	r3
 8003314:	464d      	mov	r5, r9
 8003316:	42bd      	cmp	r5, r7
 8003318:	d02d      	beq.n	8003376 <_scanf_i+0x1da>
 800331a:	6822      	ldr	r2, [r4, #0]
 800331c:	f012 0210 	ands.w	r2, r2, #16
 8003320:	d113      	bne.n	800334a <_scanf_i+0x1ae>
 8003322:	702a      	strb	r2, [r5, #0]
 8003324:	4639      	mov	r1, r7
 8003326:	6863      	ldr	r3, [r4, #4]
 8003328:	4650      	mov	r0, sl
 800332a:	9e01      	ldr	r6, [sp, #4]
 800332c:	47b0      	blx	r6
 800332e:	6821      	ldr	r1, [r4, #0]
 8003330:	f8d8 3000 	ldr.w	r3, [r8]
 8003334:	f011 0f20 	tst.w	r1, #32
 8003338:	d013      	beq.n	8003362 <_scanf_i+0x1c6>
 800333a:	1d1a      	adds	r2, r3, #4
 800333c:	f8c8 2000 	str.w	r2, [r8]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6018      	str	r0, [r3, #0]
 8003344:	68e3      	ldr	r3, [r4, #12]
 8003346:	3301      	adds	r3, #1
 8003348:	60e3      	str	r3, [r4, #12]
 800334a:	2000      	movs	r0, #0
 800334c:	1bed      	subs	r5, r5, r7
 800334e:	44ab      	add	fp, r5
 8003350:	6925      	ldr	r5, [r4, #16]
 8003352:	445d      	add	r5, fp
 8003354:	6125      	str	r5, [r4, #16]
 8003356:	b007      	add	sp, #28
 8003358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800335c:	f04f 0b00 	mov.w	fp, #0
 8003360:	e7ca      	b.n	80032f8 <_scanf_i+0x15c>
 8003362:	1d1a      	adds	r2, r3, #4
 8003364:	f8c8 2000 	str.w	r2, [r8]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f011 0f01 	tst.w	r1, #1
 800336e:	bf14      	ite	ne
 8003370:	8018      	strhne	r0, [r3, #0]
 8003372:	6018      	streq	r0, [r3, #0]
 8003374:	e7e6      	b.n	8003344 <_scanf_i+0x1a8>
 8003376:	2001      	movs	r0, #1
 8003378:	e7ed      	b.n	8003356 <_scanf_i+0x1ba>
 800337a:	bf00      	nop
 800337c:	080039c8 	.word	0x080039c8
 8003380:	080035dd 	.word	0x080035dd
 8003384:	080034f5 	.word	0x080034f5
 8003388:	08003a4a 	.word	0x08003a4a

0800338c <__sccl>:
 800338c:	b570      	push	{r4, r5, r6, lr}
 800338e:	780b      	ldrb	r3, [r1, #0]
 8003390:	4604      	mov	r4, r0
 8003392:	2b5e      	cmp	r3, #94	; 0x5e
 8003394:	bf13      	iteet	ne
 8003396:	2200      	movne	r2, #0
 8003398:	2201      	moveq	r2, #1
 800339a:	784b      	ldrbeq	r3, [r1, #1]
 800339c:	1c48      	addne	r0, r1, #1
 800339e:	bf08      	it	eq
 80033a0:	1c88      	addeq	r0, r1, #2
 80033a2:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80033a6:	1e61      	subs	r1, r4, #1
 80033a8:	f801 2f01 	strb.w	r2, [r1, #1]!
 80033ac:	42a9      	cmp	r1, r5
 80033ae:	d1fb      	bne.n	80033a8 <__sccl+0x1c>
 80033b0:	b90b      	cbnz	r3, 80033b6 <__sccl+0x2a>
 80033b2:	3801      	subs	r0, #1
 80033b4:	bd70      	pop	{r4, r5, r6, pc}
 80033b6:	f082 0201 	eor.w	r2, r2, #1
 80033ba:	4605      	mov	r5, r0
 80033bc:	54e2      	strb	r2, [r4, r3]
 80033be:	4628      	mov	r0, r5
 80033c0:	f810 1b01 	ldrb.w	r1, [r0], #1
 80033c4:	292d      	cmp	r1, #45	; 0x2d
 80033c6:	d006      	beq.n	80033d6 <__sccl+0x4a>
 80033c8:	295d      	cmp	r1, #93	; 0x5d
 80033ca:	d0f3      	beq.n	80033b4 <__sccl+0x28>
 80033cc:	b909      	cbnz	r1, 80033d2 <__sccl+0x46>
 80033ce:	4628      	mov	r0, r5
 80033d0:	e7f0      	b.n	80033b4 <__sccl+0x28>
 80033d2:	460b      	mov	r3, r1
 80033d4:	e7f1      	b.n	80033ba <__sccl+0x2e>
 80033d6:	786e      	ldrb	r6, [r5, #1]
 80033d8:	2e5d      	cmp	r6, #93	; 0x5d
 80033da:	d0fa      	beq.n	80033d2 <__sccl+0x46>
 80033dc:	42b3      	cmp	r3, r6
 80033de:	dcf8      	bgt.n	80033d2 <__sccl+0x46>
 80033e0:	4619      	mov	r1, r3
 80033e2:	3502      	adds	r5, #2
 80033e4:	3101      	adds	r1, #1
 80033e6:	428e      	cmp	r6, r1
 80033e8:	5462      	strb	r2, [r4, r1]
 80033ea:	dcfb      	bgt.n	80033e4 <__sccl+0x58>
 80033ec:	1af1      	subs	r1, r6, r3
 80033ee:	3901      	subs	r1, #1
 80033f0:	42b3      	cmp	r3, r6
 80033f2:	bfa8      	it	ge
 80033f4:	2100      	movge	r1, #0
 80033f6:	1c58      	adds	r0, r3, #1
 80033f8:	1843      	adds	r3, r0, r1
 80033fa:	e7e0      	b.n	80033be <__sccl+0x32>

080033fc <_strtol_l.constprop.0>:
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003402:	4680      	mov	r8, r0
 8003404:	d001      	beq.n	800340a <_strtol_l.constprop.0+0xe>
 8003406:	2b24      	cmp	r3, #36	; 0x24
 8003408:	d906      	bls.n	8003418 <_strtol_l.constprop.0+0x1c>
 800340a:	f7ff f919 	bl	8002640 <__errno>
 800340e:	2316      	movs	r3, #22
 8003410:	6003      	str	r3, [r0, #0]
 8003412:	2000      	movs	r0, #0
 8003414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003418:	460d      	mov	r5, r1
 800341a:	4f35      	ldr	r7, [pc, #212]	; (80034f0 <_strtol_l.constprop.0+0xf4>)
 800341c:	4628      	mov	r0, r5
 800341e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003422:	5de6      	ldrb	r6, [r4, r7]
 8003424:	f016 0608 	ands.w	r6, r6, #8
 8003428:	d1f8      	bne.n	800341c <_strtol_l.constprop.0+0x20>
 800342a:	2c2d      	cmp	r4, #45	; 0x2d
 800342c:	d12f      	bne.n	800348e <_strtol_l.constprop.0+0x92>
 800342e:	2601      	movs	r6, #1
 8003430:	782c      	ldrb	r4, [r5, #0]
 8003432:	1c85      	adds	r5, r0, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d057      	beq.n	80034e8 <_strtol_l.constprop.0+0xec>
 8003438:	2b10      	cmp	r3, #16
 800343a:	d109      	bne.n	8003450 <_strtol_l.constprop.0+0x54>
 800343c:	2c30      	cmp	r4, #48	; 0x30
 800343e:	d107      	bne.n	8003450 <_strtol_l.constprop.0+0x54>
 8003440:	7828      	ldrb	r0, [r5, #0]
 8003442:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8003446:	2858      	cmp	r0, #88	; 0x58
 8003448:	d149      	bne.n	80034de <_strtol_l.constprop.0+0xe2>
 800344a:	2310      	movs	r3, #16
 800344c:	786c      	ldrb	r4, [r5, #1]
 800344e:	3502      	adds	r5, #2
 8003450:	2700      	movs	r7, #0
 8003452:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8003456:	f10e 3eff 	add.w	lr, lr, #4294967295
 800345a:	fbbe f9f3 	udiv	r9, lr, r3
 800345e:	4638      	mov	r0, r7
 8003460:	fb03 ea19 	mls	sl, r3, r9, lr
 8003464:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8003468:	f1bc 0f09 	cmp.w	ip, #9
 800346c:	d814      	bhi.n	8003498 <_strtol_l.constprop.0+0x9c>
 800346e:	4664      	mov	r4, ip
 8003470:	42a3      	cmp	r3, r4
 8003472:	dd22      	ble.n	80034ba <_strtol_l.constprop.0+0xbe>
 8003474:	2f00      	cmp	r7, #0
 8003476:	db1d      	blt.n	80034b4 <_strtol_l.constprop.0+0xb8>
 8003478:	4581      	cmp	r9, r0
 800347a:	d31b      	bcc.n	80034b4 <_strtol_l.constprop.0+0xb8>
 800347c:	d101      	bne.n	8003482 <_strtol_l.constprop.0+0x86>
 800347e:	45a2      	cmp	sl, r4
 8003480:	db18      	blt.n	80034b4 <_strtol_l.constprop.0+0xb8>
 8003482:	2701      	movs	r7, #1
 8003484:	fb00 4003 	mla	r0, r0, r3, r4
 8003488:	f815 4b01 	ldrb.w	r4, [r5], #1
 800348c:	e7ea      	b.n	8003464 <_strtol_l.constprop.0+0x68>
 800348e:	2c2b      	cmp	r4, #43	; 0x2b
 8003490:	bf04      	itt	eq
 8003492:	782c      	ldrbeq	r4, [r5, #0]
 8003494:	1c85      	addeq	r5, r0, #2
 8003496:	e7cd      	b.n	8003434 <_strtol_l.constprop.0+0x38>
 8003498:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800349c:	f1bc 0f19 	cmp.w	ip, #25
 80034a0:	d801      	bhi.n	80034a6 <_strtol_l.constprop.0+0xaa>
 80034a2:	3c37      	subs	r4, #55	; 0x37
 80034a4:	e7e4      	b.n	8003470 <_strtol_l.constprop.0+0x74>
 80034a6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80034aa:	f1bc 0f19 	cmp.w	ip, #25
 80034ae:	d804      	bhi.n	80034ba <_strtol_l.constprop.0+0xbe>
 80034b0:	3c57      	subs	r4, #87	; 0x57
 80034b2:	e7dd      	b.n	8003470 <_strtol_l.constprop.0+0x74>
 80034b4:	f04f 37ff 	mov.w	r7, #4294967295
 80034b8:	e7e6      	b.n	8003488 <_strtol_l.constprop.0+0x8c>
 80034ba:	2f00      	cmp	r7, #0
 80034bc:	da07      	bge.n	80034ce <_strtol_l.constprop.0+0xd2>
 80034be:	2322      	movs	r3, #34	; 0x22
 80034c0:	4670      	mov	r0, lr
 80034c2:	f8c8 3000 	str.w	r3, [r8]
 80034c6:	2a00      	cmp	r2, #0
 80034c8:	d0a4      	beq.n	8003414 <_strtol_l.constprop.0+0x18>
 80034ca:	1e69      	subs	r1, r5, #1
 80034cc:	e005      	b.n	80034da <_strtol_l.constprop.0+0xde>
 80034ce:	b106      	cbz	r6, 80034d2 <_strtol_l.constprop.0+0xd6>
 80034d0:	4240      	negs	r0, r0
 80034d2:	2a00      	cmp	r2, #0
 80034d4:	d09e      	beq.n	8003414 <_strtol_l.constprop.0+0x18>
 80034d6:	2f00      	cmp	r7, #0
 80034d8:	d1f7      	bne.n	80034ca <_strtol_l.constprop.0+0xce>
 80034da:	6011      	str	r1, [r2, #0]
 80034dc:	e79a      	b.n	8003414 <_strtol_l.constprop.0+0x18>
 80034de:	2430      	movs	r4, #48	; 0x30
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1b5      	bne.n	8003450 <_strtol_l.constprop.0+0x54>
 80034e4:	2308      	movs	r3, #8
 80034e6:	e7b3      	b.n	8003450 <_strtol_l.constprop.0+0x54>
 80034e8:	2c30      	cmp	r4, #48	; 0x30
 80034ea:	d0a9      	beq.n	8003440 <_strtol_l.constprop.0+0x44>
 80034ec:	230a      	movs	r3, #10
 80034ee:	e7af      	b.n	8003450 <_strtol_l.constprop.0+0x54>
 80034f0:	08003a4d 	.word	0x08003a4d

080034f4 <_strtol_r>:
 80034f4:	f7ff bf82 	b.w	80033fc <_strtol_l.constprop.0>

080034f8 <_strtoul_l.constprop.0>:
 80034f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034fc:	4686      	mov	lr, r0
 80034fe:	460d      	mov	r5, r1
 8003500:	4f35      	ldr	r7, [pc, #212]	; (80035d8 <_strtoul_l.constprop.0+0xe0>)
 8003502:	4628      	mov	r0, r5
 8003504:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003508:	5de6      	ldrb	r6, [r4, r7]
 800350a:	f016 0608 	ands.w	r6, r6, #8
 800350e:	d1f8      	bne.n	8003502 <_strtoul_l.constprop.0+0xa>
 8003510:	2c2d      	cmp	r4, #45	; 0x2d
 8003512:	d12f      	bne.n	8003574 <_strtoul_l.constprop.0+0x7c>
 8003514:	2601      	movs	r6, #1
 8003516:	782c      	ldrb	r4, [r5, #0]
 8003518:	1c85      	adds	r5, r0, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d057      	beq.n	80035ce <_strtoul_l.constprop.0+0xd6>
 800351e:	2b10      	cmp	r3, #16
 8003520:	d109      	bne.n	8003536 <_strtoul_l.constprop.0+0x3e>
 8003522:	2c30      	cmp	r4, #48	; 0x30
 8003524:	d107      	bne.n	8003536 <_strtoul_l.constprop.0+0x3e>
 8003526:	7828      	ldrb	r0, [r5, #0]
 8003528:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800352c:	2858      	cmp	r0, #88	; 0x58
 800352e:	d149      	bne.n	80035c4 <_strtoul_l.constprop.0+0xcc>
 8003530:	2310      	movs	r3, #16
 8003532:	786c      	ldrb	r4, [r5, #1]
 8003534:	3502      	adds	r5, #2
 8003536:	f04f 38ff 	mov.w	r8, #4294967295
 800353a:	fbb8 f8f3 	udiv	r8, r8, r3
 800353e:	2700      	movs	r7, #0
 8003540:	fb03 f908 	mul.w	r9, r3, r8
 8003544:	4638      	mov	r0, r7
 8003546:	ea6f 0909 	mvn.w	r9, r9
 800354a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800354e:	f1bc 0f09 	cmp.w	ip, #9
 8003552:	d814      	bhi.n	800357e <_strtoul_l.constprop.0+0x86>
 8003554:	4664      	mov	r4, ip
 8003556:	42a3      	cmp	r3, r4
 8003558:	dd22      	ble.n	80035a0 <_strtoul_l.constprop.0+0xa8>
 800355a:	2f00      	cmp	r7, #0
 800355c:	db1d      	blt.n	800359a <_strtoul_l.constprop.0+0xa2>
 800355e:	4580      	cmp	r8, r0
 8003560:	d31b      	bcc.n	800359a <_strtoul_l.constprop.0+0xa2>
 8003562:	d101      	bne.n	8003568 <_strtoul_l.constprop.0+0x70>
 8003564:	45a1      	cmp	r9, r4
 8003566:	db18      	blt.n	800359a <_strtoul_l.constprop.0+0xa2>
 8003568:	2701      	movs	r7, #1
 800356a:	fb00 4003 	mla	r0, r0, r3, r4
 800356e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003572:	e7ea      	b.n	800354a <_strtoul_l.constprop.0+0x52>
 8003574:	2c2b      	cmp	r4, #43	; 0x2b
 8003576:	bf04      	itt	eq
 8003578:	782c      	ldrbeq	r4, [r5, #0]
 800357a:	1c85      	addeq	r5, r0, #2
 800357c:	e7cd      	b.n	800351a <_strtoul_l.constprop.0+0x22>
 800357e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8003582:	f1bc 0f19 	cmp.w	ip, #25
 8003586:	d801      	bhi.n	800358c <_strtoul_l.constprop.0+0x94>
 8003588:	3c37      	subs	r4, #55	; 0x37
 800358a:	e7e4      	b.n	8003556 <_strtoul_l.constprop.0+0x5e>
 800358c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8003590:	f1bc 0f19 	cmp.w	ip, #25
 8003594:	d804      	bhi.n	80035a0 <_strtoul_l.constprop.0+0xa8>
 8003596:	3c57      	subs	r4, #87	; 0x57
 8003598:	e7dd      	b.n	8003556 <_strtoul_l.constprop.0+0x5e>
 800359a:	f04f 37ff 	mov.w	r7, #4294967295
 800359e:	e7e6      	b.n	800356e <_strtoul_l.constprop.0+0x76>
 80035a0:	2f00      	cmp	r7, #0
 80035a2:	da07      	bge.n	80035b4 <_strtoul_l.constprop.0+0xbc>
 80035a4:	2322      	movs	r3, #34	; 0x22
 80035a6:	f04f 30ff 	mov.w	r0, #4294967295
 80035aa:	f8ce 3000 	str.w	r3, [lr]
 80035ae:	b932      	cbnz	r2, 80035be <_strtoul_l.constprop.0+0xc6>
 80035b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035b4:	b106      	cbz	r6, 80035b8 <_strtoul_l.constprop.0+0xc0>
 80035b6:	4240      	negs	r0, r0
 80035b8:	2a00      	cmp	r2, #0
 80035ba:	d0f9      	beq.n	80035b0 <_strtoul_l.constprop.0+0xb8>
 80035bc:	b107      	cbz	r7, 80035c0 <_strtoul_l.constprop.0+0xc8>
 80035be:	1e69      	subs	r1, r5, #1
 80035c0:	6011      	str	r1, [r2, #0]
 80035c2:	e7f5      	b.n	80035b0 <_strtoul_l.constprop.0+0xb8>
 80035c4:	2430      	movs	r4, #48	; 0x30
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1b5      	bne.n	8003536 <_strtoul_l.constprop.0+0x3e>
 80035ca:	2308      	movs	r3, #8
 80035cc:	e7b3      	b.n	8003536 <_strtoul_l.constprop.0+0x3e>
 80035ce:	2c30      	cmp	r4, #48	; 0x30
 80035d0:	d0a9      	beq.n	8003526 <_strtoul_l.constprop.0+0x2e>
 80035d2:	230a      	movs	r3, #10
 80035d4:	e7af      	b.n	8003536 <_strtoul_l.constprop.0+0x3e>
 80035d6:	bf00      	nop
 80035d8:	08003a4d 	.word	0x08003a4d

080035dc <_strtoul_r>:
 80035dc:	f7ff bf8c 	b.w	80034f8 <_strtoul_l.constprop.0>

080035e0 <__submore>:
 80035e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035e4:	460c      	mov	r4, r1
 80035e6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80035e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035ec:	4299      	cmp	r1, r3
 80035ee:	d11b      	bne.n	8003628 <__submore+0x48>
 80035f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035f4:	f000 f8cc 	bl	8003790 <_malloc_r>
 80035f8:	b918      	cbnz	r0, 8003602 <__submore+0x22>
 80035fa:	f04f 30ff 	mov.w	r0, #4294967295
 80035fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003602:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003606:	63a3      	str	r3, [r4, #56]	; 0x38
 8003608:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800360c:	6360      	str	r0, [r4, #52]	; 0x34
 800360e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8003612:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003616:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800361a:	7043      	strb	r3, [r0, #1]
 800361c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003620:	7003      	strb	r3, [r0, #0]
 8003622:	6020      	str	r0, [r4, #0]
 8003624:	2000      	movs	r0, #0
 8003626:	e7ea      	b.n	80035fe <__submore+0x1e>
 8003628:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800362a:	0077      	lsls	r7, r6, #1
 800362c:	463a      	mov	r2, r7
 800362e:	f000 f923 	bl	8003878 <_realloc_r>
 8003632:	4605      	mov	r5, r0
 8003634:	2800      	cmp	r0, #0
 8003636:	d0e0      	beq.n	80035fa <__submore+0x1a>
 8003638:	eb00 0806 	add.w	r8, r0, r6
 800363c:	4601      	mov	r1, r0
 800363e:	4632      	mov	r2, r6
 8003640:	4640      	mov	r0, r8
 8003642:	f000 f815 	bl	8003670 <memcpy>
 8003646:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800364a:	f8c4 8000 	str.w	r8, [r4]
 800364e:	e7e9      	b.n	8003624 <__submore+0x44>

08003650 <__retarget_lock_acquire_recursive>:
 8003650:	4770      	bx	lr

08003652 <__retarget_lock_release_recursive>:
 8003652:	4770      	bx	lr

08003654 <memchr>:
 8003654:	4603      	mov	r3, r0
 8003656:	b510      	push	{r4, lr}
 8003658:	b2c9      	uxtb	r1, r1
 800365a:	4402      	add	r2, r0
 800365c:	4293      	cmp	r3, r2
 800365e:	4618      	mov	r0, r3
 8003660:	d101      	bne.n	8003666 <memchr+0x12>
 8003662:	2000      	movs	r0, #0
 8003664:	e003      	b.n	800366e <memchr+0x1a>
 8003666:	7804      	ldrb	r4, [r0, #0]
 8003668:	3301      	adds	r3, #1
 800366a:	428c      	cmp	r4, r1
 800366c:	d1f6      	bne.n	800365c <memchr+0x8>
 800366e:	bd10      	pop	{r4, pc}

08003670 <memcpy>:
 8003670:	440a      	add	r2, r1
 8003672:	4291      	cmp	r1, r2
 8003674:	f100 33ff 	add.w	r3, r0, #4294967295
 8003678:	d100      	bne.n	800367c <memcpy+0xc>
 800367a:	4770      	bx	lr
 800367c:	b510      	push	{r4, lr}
 800367e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003682:	4291      	cmp	r1, r2
 8003684:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003688:	d1f9      	bne.n	800367e <memcpy+0xe>
 800368a:	bd10      	pop	{r4, pc}

0800368c <memmove>:
 800368c:	4288      	cmp	r0, r1
 800368e:	b510      	push	{r4, lr}
 8003690:	eb01 0402 	add.w	r4, r1, r2
 8003694:	d902      	bls.n	800369c <memmove+0x10>
 8003696:	4284      	cmp	r4, r0
 8003698:	4623      	mov	r3, r4
 800369a:	d807      	bhi.n	80036ac <memmove+0x20>
 800369c:	1e43      	subs	r3, r0, #1
 800369e:	42a1      	cmp	r1, r4
 80036a0:	d008      	beq.n	80036b4 <memmove+0x28>
 80036a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80036aa:	e7f8      	b.n	800369e <memmove+0x12>
 80036ac:	4601      	mov	r1, r0
 80036ae:	4402      	add	r2, r0
 80036b0:	428a      	cmp	r2, r1
 80036b2:	d100      	bne.n	80036b6 <memmove+0x2a>
 80036b4:	bd10      	pop	{r4, pc}
 80036b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80036ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80036be:	e7f7      	b.n	80036b0 <memmove+0x24>

080036c0 <_free_r>:
 80036c0:	b538      	push	{r3, r4, r5, lr}
 80036c2:	4605      	mov	r5, r0
 80036c4:	2900      	cmp	r1, #0
 80036c6:	d040      	beq.n	800374a <_free_r+0x8a>
 80036c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036cc:	1f0c      	subs	r4, r1, #4
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	bfb8      	it	lt
 80036d2:	18e4      	addlt	r4, r4, r3
 80036d4:	f000 f910 	bl	80038f8 <__malloc_lock>
 80036d8:	4a1c      	ldr	r2, [pc, #112]	; (800374c <_free_r+0x8c>)
 80036da:	6813      	ldr	r3, [r2, #0]
 80036dc:	b933      	cbnz	r3, 80036ec <_free_r+0x2c>
 80036de:	6063      	str	r3, [r4, #4]
 80036e0:	6014      	str	r4, [r2, #0]
 80036e2:	4628      	mov	r0, r5
 80036e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036e8:	f000 b90c 	b.w	8003904 <__malloc_unlock>
 80036ec:	42a3      	cmp	r3, r4
 80036ee:	d908      	bls.n	8003702 <_free_r+0x42>
 80036f0:	6820      	ldr	r0, [r4, #0]
 80036f2:	1821      	adds	r1, r4, r0
 80036f4:	428b      	cmp	r3, r1
 80036f6:	bf01      	itttt	eq
 80036f8:	6819      	ldreq	r1, [r3, #0]
 80036fa:	685b      	ldreq	r3, [r3, #4]
 80036fc:	1809      	addeq	r1, r1, r0
 80036fe:	6021      	streq	r1, [r4, #0]
 8003700:	e7ed      	b.n	80036de <_free_r+0x1e>
 8003702:	461a      	mov	r2, r3
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	b10b      	cbz	r3, 800370c <_free_r+0x4c>
 8003708:	42a3      	cmp	r3, r4
 800370a:	d9fa      	bls.n	8003702 <_free_r+0x42>
 800370c:	6811      	ldr	r1, [r2, #0]
 800370e:	1850      	adds	r0, r2, r1
 8003710:	42a0      	cmp	r0, r4
 8003712:	d10b      	bne.n	800372c <_free_r+0x6c>
 8003714:	6820      	ldr	r0, [r4, #0]
 8003716:	4401      	add	r1, r0
 8003718:	1850      	adds	r0, r2, r1
 800371a:	4283      	cmp	r3, r0
 800371c:	6011      	str	r1, [r2, #0]
 800371e:	d1e0      	bne.n	80036e2 <_free_r+0x22>
 8003720:	6818      	ldr	r0, [r3, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	4401      	add	r1, r0
 8003726:	6011      	str	r1, [r2, #0]
 8003728:	6053      	str	r3, [r2, #4]
 800372a:	e7da      	b.n	80036e2 <_free_r+0x22>
 800372c:	d902      	bls.n	8003734 <_free_r+0x74>
 800372e:	230c      	movs	r3, #12
 8003730:	602b      	str	r3, [r5, #0]
 8003732:	e7d6      	b.n	80036e2 <_free_r+0x22>
 8003734:	6820      	ldr	r0, [r4, #0]
 8003736:	1821      	adds	r1, r4, r0
 8003738:	428b      	cmp	r3, r1
 800373a:	bf01      	itttt	eq
 800373c:	6819      	ldreq	r1, [r3, #0]
 800373e:	685b      	ldreq	r3, [r3, #4]
 8003740:	1809      	addeq	r1, r1, r0
 8003742:	6021      	streq	r1, [r4, #0]
 8003744:	6063      	str	r3, [r4, #4]
 8003746:	6054      	str	r4, [r2, #4]
 8003748:	e7cb      	b.n	80036e2 <_free_r+0x22>
 800374a:	bd38      	pop	{r3, r4, r5, pc}
 800374c:	20000228 	.word	0x20000228

08003750 <sbrk_aligned>:
 8003750:	b570      	push	{r4, r5, r6, lr}
 8003752:	4e0e      	ldr	r6, [pc, #56]	; (800378c <sbrk_aligned+0x3c>)
 8003754:	460c      	mov	r4, r1
 8003756:	6831      	ldr	r1, [r6, #0]
 8003758:	4605      	mov	r5, r0
 800375a:	b911      	cbnz	r1, 8003762 <sbrk_aligned+0x12>
 800375c:	f000 f8bc 	bl	80038d8 <_sbrk_r>
 8003760:	6030      	str	r0, [r6, #0]
 8003762:	4621      	mov	r1, r4
 8003764:	4628      	mov	r0, r5
 8003766:	f000 f8b7 	bl	80038d8 <_sbrk_r>
 800376a:	1c43      	adds	r3, r0, #1
 800376c:	d00a      	beq.n	8003784 <sbrk_aligned+0x34>
 800376e:	1cc4      	adds	r4, r0, #3
 8003770:	f024 0403 	bic.w	r4, r4, #3
 8003774:	42a0      	cmp	r0, r4
 8003776:	d007      	beq.n	8003788 <sbrk_aligned+0x38>
 8003778:	1a21      	subs	r1, r4, r0
 800377a:	4628      	mov	r0, r5
 800377c:	f000 f8ac 	bl	80038d8 <_sbrk_r>
 8003780:	3001      	adds	r0, #1
 8003782:	d101      	bne.n	8003788 <sbrk_aligned+0x38>
 8003784:	f04f 34ff 	mov.w	r4, #4294967295
 8003788:	4620      	mov	r0, r4
 800378a:	bd70      	pop	{r4, r5, r6, pc}
 800378c:	2000022c 	.word	0x2000022c

08003790 <_malloc_r>:
 8003790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003794:	1ccd      	adds	r5, r1, #3
 8003796:	f025 0503 	bic.w	r5, r5, #3
 800379a:	3508      	adds	r5, #8
 800379c:	2d0c      	cmp	r5, #12
 800379e:	bf38      	it	cc
 80037a0:	250c      	movcc	r5, #12
 80037a2:	2d00      	cmp	r5, #0
 80037a4:	4607      	mov	r7, r0
 80037a6:	db01      	blt.n	80037ac <_malloc_r+0x1c>
 80037a8:	42a9      	cmp	r1, r5
 80037aa:	d905      	bls.n	80037b8 <_malloc_r+0x28>
 80037ac:	230c      	movs	r3, #12
 80037ae:	2600      	movs	r6, #0
 80037b0:	603b      	str	r3, [r7, #0]
 80037b2:	4630      	mov	r0, r6
 80037b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037b8:	4e2e      	ldr	r6, [pc, #184]	; (8003874 <_malloc_r+0xe4>)
 80037ba:	f000 f89d 	bl	80038f8 <__malloc_lock>
 80037be:	6833      	ldr	r3, [r6, #0]
 80037c0:	461c      	mov	r4, r3
 80037c2:	bb34      	cbnz	r4, 8003812 <_malloc_r+0x82>
 80037c4:	4629      	mov	r1, r5
 80037c6:	4638      	mov	r0, r7
 80037c8:	f7ff ffc2 	bl	8003750 <sbrk_aligned>
 80037cc:	1c43      	adds	r3, r0, #1
 80037ce:	4604      	mov	r4, r0
 80037d0:	d14d      	bne.n	800386e <_malloc_r+0xde>
 80037d2:	6834      	ldr	r4, [r6, #0]
 80037d4:	4626      	mov	r6, r4
 80037d6:	2e00      	cmp	r6, #0
 80037d8:	d140      	bne.n	800385c <_malloc_r+0xcc>
 80037da:	6823      	ldr	r3, [r4, #0]
 80037dc:	4631      	mov	r1, r6
 80037de:	4638      	mov	r0, r7
 80037e0:	eb04 0803 	add.w	r8, r4, r3
 80037e4:	f000 f878 	bl	80038d8 <_sbrk_r>
 80037e8:	4580      	cmp	r8, r0
 80037ea:	d13a      	bne.n	8003862 <_malloc_r+0xd2>
 80037ec:	6821      	ldr	r1, [r4, #0]
 80037ee:	3503      	adds	r5, #3
 80037f0:	1a6d      	subs	r5, r5, r1
 80037f2:	f025 0503 	bic.w	r5, r5, #3
 80037f6:	3508      	adds	r5, #8
 80037f8:	2d0c      	cmp	r5, #12
 80037fa:	bf38      	it	cc
 80037fc:	250c      	movcc	r5, #12
 80037fe:	4638      	mov	r0, r7
 8003800:	4629      	mov	r1, r5
 8003802:	f7ff ffa5 	bl	8003750 <sbrk_aligned>
 8003806:	3001      	adds	r0, #1
 8003808:	d02b      	beq.n	8003862 <_malloc_r+0xd2>
 800380a:	6823      	ldr	r3, [r4, #0]
 800380c:	442b      	add	r3, r5
 800380e:	6023      	str	r3, [r4, #0]
 8003810:	e00e      	b.n	8003830 <_malloc_r+0xa0>
 8003812:	6822      	ldr	r2, [r4, #0]
 8003814:	1b52      	subs	r2, r2, r5
 8003816:	d41e      	bmi.n	8003856 <_malloc_r+0xc6>
 8003818:	2a0b      	cmp	r2, #11
 800381a:	d916      	bls.n	800384a <_malloc_r+0xba>
 800381c:	1961      	adds	r1, r4, r5
 800381e:	42a3      	cmp	r3, r4
 8003820:	6025      	str	r5, [r4, #0]
 8003822:	bf18      	it	ne
 8003824:	6059      	strne	r1, [r3, #4]
 8003826:	6863      	ldr	r3, [r4, #4]
 8003828:	bf08      	it	eq
 800382a:	6031      	streq	r1, [r6, #0]
 800382c:	5162      	str	r2, [r4, r5]
 800382e:	604b      	str	r3, [r1, #4]
 8003830:	4638      	mov	r0, r7
 8003832:	f104 060b 	add.w	r6, r4, #11
 8003836:	f000 f865 	bl	8003904 <__malloc_unlock>
 800383a:	f026 0607 	bic.w	r6, r6, #7
 800383e:	1d23      	adds	r3, r4, #4
 8003840:	1af2      	subs	r2, r6, r3
 8003842:	d0b6      	beq.n	80037b2 <_malloc_r+0x22>
 8003844:	1b9b      	subs	r3, r3, r6
 8003846:	50a3      	str	r3, [r4, r2]
 8003848:	e7b3      	b.n	80037b2 <_malloc_r+0x22>
 800384a:	6862      	ldr	r2, [r4, #4]
 800384c:	42a3      	cmp	r3, r4
 800384e:	bf0c      	ite	eq
 8003850:	6032      	streq	r2, [r6, #0]
 8003852:	605a      	strne	r2, [r3, #4]
 8003854:	e7ec      	b.n	8003830 <_malloc_r+0xa0>
 8003856:	4623      	mov	r3, r4
 8003858:	6864      	ldr	r4, [r4, #4]
 800385a:	e7b2      	b.n	80037c2 <_malloc_r+0x32>
 800385c:	4634      	mov	r4, r6
 800385e:	6876      	ldr	r6, [r6, #4]
 8003860:	e7b9      	b.n	80037d6 <_malloc_r+0x46>
 8003862:	230c      	movs	r3, #12
 8003864:	4638      	mov	r0, r7
 8003866:	603b      	str	r3, [r7, #0]
 8003868:	f000 f84c 	bl	8003904 <__malloc_unlock>
 800386c:	e7a1      	b.n	80037b2 <_malloc_r+0x22>
 800386e:	6025      	str	r5, [r4, #0]
 8003870:	e7de      	b.n	8003830 <_malloc_r+0xa0>
 8003872:	bf00      	nop
 8003874:	20000228 	.word	0x20000228

08003878 <_realloc_r>:
 8003878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800387c:	4680      	mov	r8, r0
 800387e:	4614      	mov	r4, r2
 8003880:	460e      	mov	r6, r1
 8003882:	b921      	cbnz	r1, 800388e <_realloc_r+0x16>
 8003884:	4611      	mov	r1, r2
 8003886:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800388a:	f7ff bf81 	b.w	8003790 <_malloc_r>
 800388e:	b92a      	cbnz	r2, 800389c <_realloc_r+0x24>
 8003890:	f7ff ff16 	bl	80036c0 <_free_r>
 8003894:	4625      	mov	r5, r4
 8003896:	4628      	mov	r0, r5
 8003898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800389c:	f000 f838 	bl	8003910 <_malloc_usable_size_r>
 80038a0:	4284      	cmp	r4, r0
 80038a2:	4607      	mov	r7, r0
 80038a4:	d802      	bhi.n	80038ac <_realloc_r+0x34>
 80038a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80038aa:	d812      	bhi.n	80038d2 <_realloc_r+0x5a>
 80038ac:	4621      	mov	r1, r4
 80038ae:	4640      	mov	r0, r8
 80038b0:	f7ff ff6e 	bl	8003790 <_malloc_r>
 80038b4:	4605      	mov	r5, r0
 80038b6:	2800      	cmp	r0, #0
 80038b8:	d0ed      	beq.n	8003896 <_realloc_r+0x1e>
 80038ba:	42bc      	cmp	r4, r7
 80038bc:	4622      	mov	r2, r4
 80038be:	4631      	mov	r1, r6
 80038c0:	bf28      	it	cs
 80038c2:	463a      	movcs	r2, r7
 80038c4:	f7ff fed4 	bl	8003670 <memcpy>
 80038c8:	4631      	mov	r1, r6
 80038ca:	4640      	mov	r0, r8
 80038cc:	f7ff fef8 	bl	80036c0 <_free_r>
 80038d0:	e7e1      	b.n	8003896 <_realloc_r+0x1e>
 80038d2:	4635      	mov	r5, r6
 80038d4:	e7df      	b.n	8003896 <_realloc_r+0x1e>
	...

080038d8 <_sbrk_r>:
 80038d8:	b538      	push	{r3, r4, r5, lr}
 80038da:	2300      	movs	r3, #0
 80038dc:	4d05      	ldr	r5, [pc, #20]	; (80038f4 <_sbrk_r+0x1c>)
 80038de:	4604      	mov	r4, r0
 80038e0:	4608      	mov	r0, r1
 80038e2:	602b      	str	r3, [r5, #0]
 80038e4:	f7fc ff94 	bl	8000810 <_sbrk>
 80038e8:	1c43      	adds	r3, r0, #1
 80038ea:	d102      	bne.n	80038f2 <_sbrk_r+0x1a>
 80038ec:	682b      	ldr	r3, [r5, #0]
 80038ee:	b103      	cbz	r3, 80038f2 <_sbrk_r+0x1a>
 80038f0:	6023      	str	r3, [r4, #0]
 80038f2:	bd38      	pop	{r3, r4, r5, pc}
 80038f4:	20000220 	.word	0x20000220

080038f8 <__malloc_lock>:
 80038f8:	4801      	ldr	r0, [pc, #4]	; (8003900 <__malloc_lock+0x8>)
 80038fa:	f7ff bea9 	b.w	8003650 <__retarget_lock_acquire_recursive>
 80038fe:	bf00      	nop
 8003900:	20000224 	.word	0x20000224

08003904 <__malloc_unlock>:
 8003904:	4801      	ldr	r0, [pc, #4]	; (800390c <__malloc_unlock+0x8>)
 8003906:	f7ff bea4 	b.w	8003652 <__retarget_lock_release_recursive>
 800390a:	bf00      	nop
 800390c:	20000224 	.word	0x20000224

08003910 <_malloc_usable_size_r>:
 8003910:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003914:	1f18      	subs	r0, r3, #4
 8003916:	2b00      	cmp	r3, #0
 8003918:	bfbc      	itt	lt
 800391a:	580b      	ldrlt	r3, [r1, r0]
 800391c:	18c0      	addlt	r0, r0, r3
 800391e:	4770      	bx	lr

08003920 <_init>:
 8003920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003922:	bf00      	nop
 8003924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003926:	bc08      	pop	{r3}
 8003928:	469e      	mov	lr, r3
 800392a:	4770      	bx	lr

0800392c <_fini>:
 800392c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800392e:	bf00      	nop
 8003930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003932:	bc08      	pop	{r3}
 8003934:	469e      	mov	lr, r3
 8003936:	4770      	bx	lr
