

================================================================
== Vitis HLS Report for 'write_buffer_fft'
================================================================
* Date:           Thu Jun  2 15:26:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.30 ns|  9.470 ns|     4.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3560|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     114|    -|
|Register         |        -|     -|     106|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     106|    3674|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln216_1_fu_275_p2      |         +|   0|  0|   71|          64|           1|
    |add_ln216_fu_256_p2        |         +|   0|  0|   25|          18|          10|
    |add_ln225_fu_892_p2        |         +|   0|  0|   24|          17|           9|
    |add_ln958_1_fu_1086_p2     |         +|   0|  0|   39|          32|           6|
    |add_ln958_2_fu_763_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln958_fu_455_p2        |         +|   0|  0|   39|          32|           6|
    |add_ln964_1_fu_845_p2      |         +|   0|  0|   19|           8|           8|
    |add_ln964_2_fu_1158_p2     |         +|   0|  0|   19|           8|           8|
    |add_ln964_fu_537_p2        |         +|   0|  0|   19|           8|           8|
    |lsb_index_1_fu_635_p2      |         +|   0|  0|   39|          32|           6|
    |lsb_index_2_fu_958_p2      |         +|   0|  0|   39|          32|           6|
    |lsb_index_fu_327_p2        |         +|   0|  0|   39|          32|           6|
    |m_10_fu_799_p2             |         +|   0|  0|   71|          64|          64|
    |m_14_fu_1122_p2            |         +|   0|  0|   71|          64|          64|
    |m_5_fu_491_p2              |         +|   0|  0|   71|          64|          64|
    |sub3_fu_246_p2             |         +|   0|  0|   25|          18|           9|
    |sub_ln943_fu_946_p2        |         -|   0|  0|   19|           4|           8|
    |sub_ln944_1_fu_952_p2      |         -|   0|  0|   39|           6|          32|
    |sub_ln944_2_fu_629_p2      |         -|   0|  0|   39|           6|          32|
    |sub_ln944_fu_321_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln947_1_fu_661_p2      |         -|   0|  0|   13|           4|           6|
    |sub_ln947_2_fu_984_p2      |         -|   0|  0|   13|           4|           6|
    |sub_ln947_fu_353_p2        |         -|   0|  0|   13|           4|           6|
    |sub_ln959_1_fu_1062_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln959_2_fu_739_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln959_fu_431_p2        |         -|   0|  0|   39|           5|          32|
    |sub_ln964_1_fu_839_p2      |         -|   0|  0|   19|           4|           8|
    |sub_ln964_fu_531_p2        |         -|   0|  0|   19|           4|           8|
    |tmp_V_2_fu_593_p2          |         -|   0|  0|   31|           1|          24|
    |tmp_V_4_fu_906_p2          |         -|   0|  0|   31|           1|          24|
    |tmp_V_fu_285_p2            |         -|   0|  0|   31|           1|          24|
    |and_ln949_1_fu_421_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln949_2_fu_689_p2      |       and|   0|  0|   32|          32|          32|
    |and_ln949_3_fu_729_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln949_4_fu_1012_p2     |       and|   0|  0|   32|          32|          32|
    |and_ln949_5_fu_1052_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln949_fu_381_p2        |       and|   0|  0|   32|          32|          32|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |grp_fu_224_p2              |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln216_fu_270_p2       |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln935_2_fu_579_p2     |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln946_1_fu_651_p2     |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln946_2_fu_974_p2     |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln946_fu_343_p2       |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln949_1_fu_695_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln949_2_fu_1018_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln949_fu_387_p2       |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln958_1_fu_1046_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln958_2_fu_723_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln958_fu_415_p2       |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln947_1_fu_671_p2     |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln947_2_fu_994_p2     |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln947_fu_363_p2       |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln958_1_fu_1096_p2    |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln958_2_fu_773_p2     |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln958_fu_465_p2       |      lshr|   0|  0|  179|          64|          64|
    |ap_block_state5            |        or|   0|  0|    2|           1|           1|
    |or_ln949_3_fu_375_p2       |        or|   0|  0|   32|          32|          32|
    |or_ln949_4_fu_1006_p2      |        or|   0|  0|   32|          32|          32|
    |or_ln949_fu_683_p2         |        or|   0|  0|   32|          32|          32|
    |m_13_fu_1110_p3            |    select|   0|  0|   64|           1|          64|
    |m_16_fu_291_p3             |    select|   0|  0|   24|           1|          24|
    |m_18_fu_599_p3             |    select|   0|  0|   24|           1|          24|
    |m_20_fu_912_p3             |    select|   0|  0|   24|           1|          24|
    |m_9_fu_787_p3              |    select|   0|  0|   64|           1|          64|
    |m_fu_479_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln935_1_fu_875_p3   |    select|   0|  0|   32|           1|           1|
    |select_ln935_2_fu_1188_p3  |    select|   0|  0|   32|           1|           1|
    |select_ln935_fu_567_p3     |    select|   0|  0|   32|           1|           1|
    |select_ln943_1_fu_827_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln943_fu_519_p3     |    select|   0|  0|    7|           1|           7|
    |select_ln946_1_fu_755_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln946_2_fu_1078_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln946_fu_447_p3     |    select|   0|  0|    2|           1|           1|
    |select_ln958_2_fu_779_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln958_4_fu_1102_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln958_fu_471_p3     |    select|   0|  0|    2|           1|           1|
    |select_ln964_fu_1150_p3    |    select|   0|  0|    7|           1|           7|
    |shl_ln949_1_fu_1000_p2     |       shl|   0|  0|   96|           1|          32|
    |shl_ln949_2_fu_677_p2      |       shl|   0|  0|   96|           1|          32|
    |shl_ln949_fu_369_p2        |       shl|   0|  0|   96|           1|          32|
    |shl_ln959_1_fu_1072_p2     |       shl|   0|  0|  179|          64|          64|
    |shl_ln959_2_fu_749_p2      |       shl|   0|  0|  179|          64|          64|
    |shl_ln959_fu_441_p2        |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|    2|           2|           1|
    |xor_ln949_1_fu_709_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln949_2_fu_1032_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln949_fu_401_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 3560|        1564|        1708|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |IN_real_V_address0       |  14|          3|   17|         51|
    |OUT_FFT_TDATA            |  14|          3|   64|        192|
    |OUT_FFT_TDATA_blk_n      |   9|          2|    1|          2|
    |OUT_FFT_TLAST            |  14|          3|    1|          3|
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_reg_213                |   9|          2|   64|        128|
    |pss_id_TDATA_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         24|  150|        387|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_213                |  64|   0|   64|          0|
    |icmp_ln216_reg_1225      |   1|   0|    1|          0|
    |sext_ln216_1_reg_1215    |  32|   0|   32|          0|
    |tmp_i_data_0_reg_1210    |   2|   0|   32|         30|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 106|   0|  136|         30|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  write_buffer_fft|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  write_buffer_fft|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  write_buffer_fft|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  write_buffer_fft|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  write_buffer_fft|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  write_buffer_fft|  return value|
|IN_real_V_address0  |  out|   17|   ap_memory|         IN_real_V|         array|
|IN_real_V_ce0       |  out|    1|   ap_memory|         IN_real_V|         array|
|IN_real_V_q0        |   in|   23|   ap_memory|         IN_real_V|         array|
|IN_imag_V_address0  |  out|   17|   ap_memory|         IN_imag_V|         array|
|IN_imag_V_ce0       |  out|    1|   ap_memory|         IN_imag_V|         array|
|IN_imag_V_q0        |   in|   23|   ap_memory|         IN_imag_V|         array|
|OUT_FFT_TDATA       |  out|   64|        axis|  OUT_FFT_V_data_V|       pointer|
|OUT_FFT_TREADY      |   in|    1|        axis|  OUT_FFT_V_data_V|       pointer|
|OUT_FFT_TVALID      |  out|    1|        axis|  OUT_FFT_V_last_V|       pointer|
|OUT_FFT_TLAST       |  out|    1|        axis|  OUT_FFT_V_last_V|       pointer|
|OUT_FFT_TKEEP       |  out|    8|        axis|  OUT_FFT_V_keep_V|       pointer|
|OUT_FFT_TSTRB       |  out|    8|        axis|  OUT_FFT_V_strb_V|       pointer|
|index               |   in|   17|     ap_none|             index|        scalar|
|pss_id              |   in|    2|     ap_none|            pss_id|        scalar|
|pss_id_TDATA        |  out|   32|        axis|      PSS_V_data_V|       pointer|
|pss_id_TREADY       |   in|    1|        axis|      PSS_V_data_V|       pointer|
|pss_id_TVALID       |  out|    1|        axis|      PSS_V_last_V|       pointer|
|pss_id_TLAST        |  out|    1|        axis|      PSS_V_last_V|       pointer|
|pss_id_TKEEP        |  out|    4|        axis|      PSS_V_keep_V|       pointer|
|pss_id_TSTRB        |  out|    4|        axis|      PSS_V_strb_V|       pointer|
+--------------------+-----+-----+------------+------------------+--------------+

