{"vcs1":{"timestamp_begin":1731085253.901257190, "rt":3.09, "ut":1.62, "st":0.28}}
{"vcselab":{"timestamp_begin":1731085257.073006464, "rt":1.20, "ut":0.28, "st":0.15}}
{"link":{"timestamp_begin":1731085258.353693264, "rt":0.36, "ut":0.15, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731085253.255139023}
{"VCS_COMP_START_TIME": 1731085253.255139023}
{"VCS_COMP_END_TIME": 1731085262.431979534}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 335392}}
{"stitch_vcselab": {"peak_mem": 231624}}
