# HLSinf
High-Level Synthesis inference accelerator for FPGAs

This project targets inference processes on FPGA systems. For this, HLS is used as the main
programming language (C++ with HLS pragmas).

It is highly recommended to use vitis_hls to work with the project.
