
MiniPatchLambda_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000250  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008994  08000250  08000250  00001250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08008be4  08008be4  00009be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008cb4  08008cb4  00009cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08008cb8  08008cb8  00009cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  08008cbc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000005a8  2000000c  08008cc5  0000a00c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200005b4  08008cc5  0000a5b4  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000a009  2**0
                  CONTENTS, READONLY
  9 .debug_info   00019ef8  00000000  00000000  0000a03f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003361  00000000  00000000  00023f37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001808  00000000  00000000  00027298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001295  00000000  00000000  00028aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00004040  00000000  00000000  00029d35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001cda9  00000000  00000000  0002dd75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015d294  00000000  00000000  0004ab1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001a7db2  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006784  00000000  00000000  001a7df8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000079  00000000  00000000  001ae57c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	2000000c 	.word	0x2000000c
 800026c:	00000000 	.word	0x00000000
 8000270:	08008bcc 	.word	0x08008bcc

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000010 	.word	0x20000010
 800028c:	08008bcc 	.word	0x08008bcc

08000290 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8000298:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800029a:	4618      	mov	r0, r3
 800029c:	370c      	adds	r7, #12
 800029e:	46bd      	mov	sp, r7
 80002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a4:	4770      	bx	lr

080002a6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80002a6:	b580      	push	{r7, lr}
 80002a8:	b084      	sub	sp, #16
 80002aa:	af00      	add	r7, sp, #0
 80002ac:	6078      	str	r0, [r7, #4]
 80002ae:	460b      	mov	r3, r1
 80002b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80002b2:	2300      	movs	r3, #0
 80002b4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d009      	beq.n	80002d4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	78fa      	ldrb	r2, [r7, #3]
 80002ca:	4611      	mov	r1, r2
 80002cc:	6878      	ldr	r0, [r7, #4]
 80002ce:	4798      	blx	r3
 80002d0:	4603      	mov	r3, r0
 80002d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80002d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80002d6:	4618      	mov	r0, r3
 80002d8:	3710      	adds	r7, #16
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}

080002de <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80002de:	b580      	push	{r7, lr}
 80002e0:	b084      	sub	sp, #16
 80002e2:	af00      	add	r7, sp, #0
 80002e4:	6078      	str	r0, [r7, #4]
 80002e6:	460b      	mov	r3, r1
 80002e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80002ea:	2300      	movs	r3, #0
 80002ec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80002f4:	685b      	ldr	r3, [r3, #4]
 80002f6:	78fa      	ldrb	r2, [r7, #3]
 80002f8:	4611      	mov	r1, r2
 80002fa:	6878      	ldr	r0, [r7, #4]
 80002fc:	4798      	blx	r3
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d001      	beq.n	8000308 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8000304:	2303      	movs	r3, #3
 8000306:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000308:	7bfb      	ldrb	r3, [r7, #15]
}
 800030a:	4618      	mov	r0, r3
 800030c:	3710      	adds	r7, #16
 800030e:	46bd      	mov	sp, r7
 8000310:	bd80      	pop	{r7, pc}

08000312 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8000312:	b580      	push	{r7, lr}
 8000314:	b084      	sub	sp, #16
 8000316:	af00      	add	r7, sp, #0
 8000318:	6078      	str	r0, [r7, #4]
 800031a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000322:	6839      	ldr	r1, [r7, #0]
 8000324:	4618      	mov	r0, r3
 8000326:	f001 f8e2 	bl	80014ee <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	2201      	movs	r2, #1
 800032e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8000338:	461a      	mov	r2, r3
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000346:	f003 031f 	and.w	r3, r3, #31
 800034a:	2b02      	cmp	r3, #2
 800034c:	d01a      	beq.n	8000384 <USBD_LL_SetupStage+0x72>
 800034e:	2b02      	cmp	r3, #2
 8000350:	d822      	bhi.n	8000398 <USBD_LL_SetupStage+0x86>
 8000352:	2b00      	cmp	r3, #0
 8000354:	d002      	beq.n	800035c <USBD_LL_SetupStage+0x4a>
 8000356:	2b01      	cmp	r3, #1
 8000358:	d00a      	beq.n	8000370 <USBD_LL_SetupStage+0x5e>
 800035a:	e01d      	b.n	8000398 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000362:	4619      	mov	r1, r3
 8000364:	6878      	ldr	r0, [r7, #4]
 8000366:	f000 fb0f 	bl	8000988 <USBD_StdDevReq>
 800036a:	4603      	mov	r3, r0
 800036c:	73fb      	strb	r3, [r7, #15]
      break;
 800036e:	e020      	b.n	80003b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000376:	4619      	mov	r1, r3
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f000 fb77 	bl	8000a6c <USBD_StdItfReq>
 800037e:	4603      	mov	r3, r0
 8000380:	73fb      	strb	r3, [r7, #15]
      break;
 8000382:	e016      	b.n	80003b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800038a:	4619      	mov	r1, r3
 800038c:	6878      	ldr	r0, [r7, #4]
 800038e:	f000 fbd9 	bl	8000b44 <USBD_StdEPReq>
 8000392:	4603      	mov	r3, r0
 8000394:	73fb      	strb	r3, [r7, #15]
      break;
 8000396:	e00c      	b.n	80003b2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800039e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80003a2:	b2db      	uxtb	r3, r3
 80003a4:	4619      	mov	r1, r3
 80003a6:	6878      	ldr	r0, [r7, #4]
 80003a8:	f001 fa66 	bl	8001878 <USBD_LL_StallEP>
 80003ac:	4603      	mov	r3, r0
 80003ae:	73fb      	strb	r3, [r7, #15]
      break;
 80003b0:	bf00      	nop
  }

  return ret;
 80003b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80003b4:	4618      	mov	r0, r3
 80003b6:	3710      	adds	r7, #16
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}

080003bc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b086      	sub	sp, #24
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	60f8      	str	r0, [r7, #12]
 80003c4:	460b      	mov	r3, r1
 80003c6:	607a      	str	r2, [r7, #4]
 80003c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80003ca:	2300      	movs	r3, #0
 80003cc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80003ce:	7afb      	ldrb	r3, [r7, #11]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d16e      	bne.n	80004b2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80003da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80003e2:	2b03      	cmp	r3, #3
 80003e4:	f040 8098 	bne.w	8000518 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80003e8:	693b      	ldr	r3, [r7, #16]
 80003ea:	689a      	ldr	r2, [r3, #8]
 80003ec:	693b      	ldr	r3, [r7, #16]
 80003ee:	68db      	ldr	r3, [r3, #12]
 80003f0:	429a      	cmp	r2, r3
 80003f2:	d913      	bls.n	800041c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80003f4:	693b      	ldr	r3, [r7, #16]
 80003f6:	689a      	ldr	r2, [r3, #8]
 80003f8:	693b      	ldr	r3, [r7, #16]
 80003fa:	68db      	ldr	r3, [r3, #12]
 80003fc:	1ad2      	subs	r2, r2, r3
 80003fe:	693b      	ldr	r3, [r7, #16]
 8000400:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8000402:	693b      	ldr	r3, [r7, #16]
 8000404:	68da      	ldr	r2, [r3, #12]
 8000406:	693b      	ldr	r3, [r7, #16]
 8000408:	689b      	ldr	r3, [r3, #8]
 800040a:	4293      	cmp	r3, r2
 800040c:	bf28      	it	cs
 800040e:	4613      	movcs	r3, r2
 8000410:	461a      	mov	r2, r3
 8000412:	6879      	ldr	r1, [r7, #4]
 8000414:	68f8      	ldr	r0, [r7, #12]
 8000416:	f001 f8e1 	bl	80015dc <USBD_CtlContinueRx>
 800041a:	e07d      	b.n	8000518 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000422:	f003 031f 	and.w	r3, r3, #31
 8000426:	2b02      	cmp	r3, #2
 8000428:	d014      	beq.n	8000454 <USBD_LL_DataOutStage+0x98>
 800042a:	2b02      	cmp	r3, #2
 800042c:	d81d      	bhi.n	800046a <USBD_LL_DataOutStage+0xae>
 800042e:	2b00      	cmp	r3, #0
 8000430:	d002      	beq.n	8000438 <USBD_LL_DataOutStage+0x7c>
 8000432:	2b01      	cmp	r3, #1
 8000434:	d003      	beq.n	800043e <USBD_LL_DataOutStage+0x82>
 8000436:	e018      	b.n	800046a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8000438:	2300      	movs	r3, #0
 800043a:	75bb      	strb	r3, [r7, #22]
            break;
 800043c:	e018      	b.n	8000470 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8000444:	b2db      	uxtb	r3, r3
 8000446:	4619      	mov	r1, r3
 8000448:	68f8      	ldr	r0, [r7, #12]
 800044a:	f000 fa64 	bl	8000916 <USBD_CoreFindIF>
 800044e:	4603      	mov	r3, r0
 8000450:	75bb      	strb	r3, [r7, #22]
            break;
 8000452:	e00d      	b.n	8000470 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800045a:	b2db      	uxtb	r3, r3
 800045c:	4619      	mov	r1, r3
 800045e:	68f8      	ldr	r0, [r7, #12]
 8000460:	f000 fa66 	bl	8000930 <USBD_CoreFindEP>
 8000464:	4603      	mov	r3, r0
 8000466:	75bb      	strb	r3, [r7, #22]
            break;
 8000468:	e002      	b.n	8000470 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800046a:	2300      	movs	r3, #0
 800046c:	75bb      	strb	r3, [r7, #22]
            break;
 800046e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8000470:	7dbb      	ldrb	r3, [r7, #22]
 8000472:	2b00      	cmp	r3, #0
 8000474:	d119      	bne.n	80004aa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800047c:	b2db      	uxtb	r3, r3
 800047e:	2b03      	cmp	r3, #3
 8000480:	d113      	bne.n	80004aa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8000482:	7dba      	ldrb	r2, [r7, #22]
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	32ae      	adds	r2, #174	@ 0xae
 8000488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800048c:	691b      	ldr	r3, [r3, #16]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d00b      	beq.n	80004aa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8000492:	7dba      	ldrb	r2, [r7, #22]
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800049a:	7dba      	ldrb	r2, [r7, #22]
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	32ae      	adds	r2, #174	@ 0xae
 80004a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004a4:	691b      	ldr	r3, [r3, #16]
 80004a6:	68f8      	ldr	r0, [r7, #12]
 80004a8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80004aa:	68f8      	ldr	r0, [r7, #12]
 80004ac:	f001 f8a7 	bl	80015fe <USBD_CtlSendStatus>
 80004b0:	e032      	b.n	8000518 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80004b2:	7afb      	ldrb	r3, [r7, #11]
 80004b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	4619      	mov	r1, r3
 80004bc:	68f8      	ldr	r0, [r7, #12]
 80004be:	f000 fa37 	bl	8000930 <USBD_CoreFindEP>
 80004c2:	4603      	mov	r3, r0
 80004c4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80004c6:	7dbb      	ldrb	r3, [r7, #22]
 80004c8:	2bff      	cmp	r3, #255	@ 0xff
 80004ca:	d025      	beq.n	8000518 <USBD_LL_DataOutStage+0x15c>
 80004cc:	7dbb      	ldrb	r3, [r7, #22]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d122      	bne.n	8000518 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80004d2:	68fb      	ldr	r3, [r7, #12]
 80004d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	2b03      	cmp	r3, #3
 80004dc:	d117      	bne.n	800050e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80004de:	7dba      	ldrb	r2, [r7, #22]
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	32ae      	adds	r2, #174	@ 0xae
 80004e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004e8:	699b      	ldr	r3, [r3, #24]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d00f      	beq.n	800050e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80004ee:	7dba      	ldrb	r2, [r7, #22]
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80004f6:	7dba      	ldrb	r2, [r7, #22]
 80004f8:	68fb      	ldr	r3, [r7, #12]
 80004fa:	32ae      	adds	r2, #174	@ 0xae
 80004fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000500:	699b      	ldr	r3, [r3, #24]
 8000502:	7afa      	ldrb	r2, [r7, #11]
 8000504:	4611      	mov	r1, r2
 8000506:	68f8      	ldr	r0, [r7, #12]
 8000508:	4798      	blx	r3
 800050a:	4603      	mov	r3, r0
 800050c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800050e:	7dfb      	ldrb	r3, [r7, #23]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8000514:	7dfb      	ldrb	r3, [r7, #23]
 8000516:	e000      	b.n	800051a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8000518:	2300      	movs	r3, #0
}
 800051a:	4618      	mov	r0, r3
 800051c:	3718      	adds	r7, #24
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}

08000522 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8000522:	b580      	push	{r7, lr}
 8000524:	b086      	sub	sp, #24
 8000526:	af00      	add	r7, sp, #0
 8000528:	60f8      	str	r0, [r7, #12]
 800052a:	460b      	mov	r3, r1
 800052c:	607a      	str	r2, [r7, #4]
 800052e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8000530:	7afb      	ldrb	r3, [r7, #11]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d16f      	bne.n	8000616 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	3314      	adds	r3, #20
 800053a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000542:	2b02      	cmp	r3, #2
 8000544:	d15a      	bne.n	80005fc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8000546:	693b      	ldr	r3, [r7, #16]
 8000548:	689a      	ldr	r2, [r3, #8]
 800054a:	693b      	ldr	r3, [r7, #16]
 800054c:	68db      	ldr	r3, [r3, #12]
 800054e:	429a      	cmp	r2, r3
 8000550:	d914      	bls.n	800057c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8000552:	693b      	ldr	r3, [r7, #16]
 8000554:	689a      	ldr	r2, [r3, #8]
 8000556:	693b      	ldr	r3, [r7, #16]
 8000558:	68db      	ldr	r3, [r3, #12]
 800055a:	1ad2      	subs	r2, r2, r3
 800055c:	693b      	ldr	r3, [r7, #16]
 800055e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8000560:	693b      	ldr	r3, [r7, #16]
 8000562:	689b      	ldr	r3, [r3, #8]
 8000564:	461a      	mov	r2, r3
 8000566:	6879      	ldr	r1, [r7, #4]
 8000568:	68f8      	ldr	r0, [r7, #12]
 800056a:	f001 f826 	bl	80015ba <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800056e:	2300      	movs	r3, #0
 8000570:	2200      	movs	r2, #0
 8000572:	2100      	movs	r1, #0
 8000574:	68f8      	ldr	r0, [r7, #12]
 8000576:	f001 fa29 	bl	80019cc <USBD_LL_PrepareReceive>
 800057a:	e03f      	b.n	80005fc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800057c:	693b      	ldr	r3, [r7, #16]
 800057e:	68da      	ldr	r2, [r3, #12]
 8000580:	693b      	ldr	r3, [r7, #16]
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	429a      	cmp	r2, r3
 8000586:	d11c      	bne.n	80005c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8000588:	693b      	ldr	r3, [r7, #16]
 800058a:	685a      	ldr	r2, [r3, #4]
 800058c:	693b      	ldr	r3, [r7, #16]
 800058e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8000590:	429a      	cmp	r2, r3
 8000592:	d316      	bcc.n	80005c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8000594:	693b      	ldr	r3, [r7, #16]
 8000596:	685a      	ldr	r2, [r3, #4]
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800059e:	429a      	cmp	r2, r3
 80005a0:	d20f      	bcs.n	80005c2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80005a2:	2200      	movs	r2, #0
 80005a4:	2100      	movs	r1, #0
 80005a6:	68f8      	ldr	r0, [r7, #12]
 80005a8:	f001 f807 	bl	80015ba <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	2200      	movs	r2, #0
 80005b0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80005b4:	2300      	movs	r3, #0
 80005b6:	2200      	movs	r2, #0
 80005b8:	2100      	movs	r1, #0
 80005ba:	68f8      	ldr	r0, [r7, #12]
 80005bc:	f001 fa06 	bl	80019cc <USBD_LL_PrepareReceive>
 80005c0:	e01c      	b.n	80005fc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	2b03      	cmp	r3, #3
 80005cc:	d10f      	bne.n	80005ee <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80005d4:	68db      	ldr	r3, [r3, #12]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d009      	beq.n	80005ee <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	2200      	movs	r2, #0
 80005de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80005e8:	68db      	ldr	r3, [r3, #12]
 80005ea:	68f8      	ldr	r0, [r7, #12]
 80005ec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80005ee:	2180      	movs	r1, #128	@ 0x80
 80005f0:	68f8      	ldr	r0, [r7, #12]
 80005f2:	f001 f941 	bl	8001878 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80005f6:	68f8      	ldr	r0, [r7, #12]
 80005f8:	f001 f814 	bl	8001624 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d03a      	beq.n	800067c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8000606:	68f8      	ldr	r0, [r7, #12]
 8000608:	f7ff fe42 	bl	8000290 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2200      	movs	r2, #0
 8000610:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8000614:	e032      	b.n	800067c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8000616:	7afb      	ldrb	r3, [r7, #11]
 8000618:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800061c:	b2db      	uxtb	r3, r3
 800061e:	4619      	mov	r1, r3
 8000620:	68f8      	ldr	r0, [r7, #12]
 8000622:	f000 f985 	bl	8000930 <USBD_CoreFindEP>
 8000626:	4603      	mov	r3, r0
 8000628:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800062a:	7dfb      	ldrb	r3, [r7, #23]
 800062c:	2bff      	cmp	r3, #255	@ 0xff
 800062e:	d025      	beq.n	800067c <USBD_LL_DataInStage+0x15a>
 8000630:	7dfb      	ldrb	r3, [r7, #23]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d122      	bne.n	800067c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800063c:	b2db      	uxtb	r3, r3
 800063e:	2b03      	cmp	r3, #3
 8000640:	d11c      	bne.n	800067c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8000642:	7dfa      	ldrb	r2, [r7, #23]
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	32ae      	adds	r2, #174	@ 0xae
 8000648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800064c:	695b      	ldr	r3, [r3, #20]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d014      	beq.n	800067c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8000652:	7dfa      	ldrb	r2, [r7, #23]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800065a:	7dfa      	ldrb	r2, [r7, #23]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	32ae      	adds	r2, #174	@ 0xae
 8000660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000664:	695b      	ldr	r3, [r3, #20]
 8000666:	7afa      	ldrb	r2, [r7, #11]
 8000668:	4611      	mov	r1, r2
 800066a:	68f8      	ldr	r0, [r7, #12]
 800066c:	4798      	blx	r3
 800066e:	4603      	mov	r3, r0
 8000670:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8000672:	7dbb      	ldrb	r3, [r7, #22]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8000678:	7dbb      	ldrb	r3, [r7, #22]
 800067a:	e000      	b.n	800067e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3718      	adds	r7, #24
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}

08000686 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8000686:	b580      	push	{r7, lr}
 8000688:	b084      	sub	sp, #16
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800068e:	2300      	movs	r3, #0
 8000690:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2201      	movs	r2, #1
 8000696:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2200      	movs	r2, #0
 800069e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2200      	movs	r2, #0
 80006a6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2200      	movs	r2, #0
 80006ac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2200      	movs	r2, #0
 80006b4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d014      	beq.n	80006ec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80006c8:	685b      	ldr	r3, [r3, #4]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d00e      	beq.n	80006ec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80006d4:	685b      	ldr	r3, [r3, #4]
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	6852      	ldr	r2, [r2, #4]
 80006da:	b2d2      	uxtb	r2, r2
 80006dc:	4611      	mov	r1, r2
 80006de:	6878      	ldr	r0, [r7, #4]
 80006e0:	4798      	blx	r3
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80006e8:	2303      	movs	r3, #3
 80006ea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80006ec:	2340      	movs	r3, #64	@ 0x40
 80006ee:	2200      	movs	r2, #0
 80006f0:	2100      	movs	r1, #0
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	f001 f89a 	bl	800182c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2201      	movs	r2, #1
 80006fc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2240      	movs	r2, #64	@ 0x40
 8000704:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000708:	2340      	movs	r3, #64	@ 0x40
 800070a:	2200      	movs	r2, #0
 800070c:	2180      	movs	r1, #128	@ 0x80
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f001 f88c 	bl	800182c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2201      	movs	r2, #1
 8000718:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2240      	movs	r2, #64	@ 0x40
 800071e:	621a      	str	r2, [r3, #32]

  return ret;
 8000720:	7bfb      	ldrb	r3, [r7, #15]
}
 8000722:	4618      	mov	r0, r3
 8000724:	3710      	adds	r7, #16
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}

0800072a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800072a:	b480      	push	{r7}
 800072c:	b083      	sub	sp, #12
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
 8000732:	460b      	mov	r3, r1
 8000734:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	78fa      	ldrb	r2, [r7, #3]
 800073a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800073c:	2300      	movs	r3, #0
}
 800073e:	4618      	mov	r0, r3
 8000740:	370c      	adds	r7, #12
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr

0800074a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800074a:	b480      	push	{r7}
 800074c:	b083      	sub	sp, #12
 800074e:	af00      	add	r7, sp, #0
 8000750:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000758:	b2db      	uxtb	r3, r3
 800075a:	2b04      	cmp	r3, #4
 800075c:	d006      	beq.n	800076c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000764:	b2da      	uxtb	r2, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	2204      	movs	r2, #4
 8000770:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8000774:	2300      	movs	r3, #0
}
 8000776:	4618      	mov	r0, r3
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr

08000782 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8000782:	b480      	push	{r7}
 8000784:	b083      	sub	sp, #12
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000790:	b2db      	uxtb	r3, r3
 8000792:	2b04      	cmp	r3, #4
 8000794:	d106      	bne.n	80007a4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800079c:	b2da      	uxtb	r2, r3
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80007a4:	2300      	movs	r3, #0
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr

080007b2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b082      	sub	sp, #8
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	2b03      	cmp	r3, #3
 80007c4:	d110      	bne.n	80007e8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d00b      	beq.n	80007e8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80007d6:	69db      	ldr	r3, [r3, #28]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d005      	beq.n	80007e8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80007e2:	69db      	ldr	r3, [r3, #28]
 80007e4:	6878      	ldr	r0, [r7, #4]
 80007e6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b082      	sub	sp, #8
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]
 80007fa:	460b      	mov	r3, r1
 80007fc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	32ae      	adds	r2, #174	@ 0xae
 8000808:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d101      	bne.n	8000814 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8000810:	2303      	movs	r3, #3
 8000812:	e01c      	b.n	800084e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800081a:	b2db      	uxtb	r3, r3
 800081c:	2b03      	cmp	r3, #3
 800081e:	d115      	bne.n	800084c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	32ae      	adds	r2, #174	@ 0xae
 800082a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800082e:	6a1b      	ldr	r3, [r3, #32]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d00b      	beq.n	800084c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	32ae      	adds	r2, #174	@ 0xae
 800083e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000842:	6a1b      	ldr	r3, [r3, #32]
 8000844:	78fa      	ldrb	r2, [r7, #3]
 8000846:	4611      	mov	r1, r2
 8000848:	6878      	ldr	r0, [r7, #4]
 800084a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800084c:	2300      	movs	r3, #0
}
 800084e:	4618      	mov	r0, r3
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b082      	sub	sp, #8
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
 800085e:	460b      	mov	r3, r1
 8000860:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	32ae      	adds	r2, #174	@ 0xae
 800086c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d101      	bne.n	8000878 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8000874:	2303      	movs	r3, #3
 8000876:	e01c      	b.n	80008b2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800087e:	b2db      	uxtb	r3, r3
 8000880:	2b03      	cmp	r3, #3
 8000882:	d115      	bne.n	80008b0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	32ae      	adds	r2, #174	@ 0xae
 800088e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000894:	2b00      	cmp	r3, #0
 8000896:	d00b      	beq.n	80008b0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	32ae      	adds	r2, #174	@ 0xae
 80008a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008a8:	78fa      	ldrb	r2, [r7, #3]
 80008aa:	4611      	mov	r1, r2
 80008ac:	6878      	ldr	r0, [r7, #4]
 80008ae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80008b0:	2300      	movs	r3, #0
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80008ba:	b480      	push	{r7}
 80008bc:	b083      	sub	sp, #12
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80008c2:	2300      	movs	r3, #0
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80008d8:	2300      	movs	r3, #0
 80008da:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2201      	movs	r2, #1
 80008e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d00e      	beq.n	800090c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	6852      	ldr	r2, [r2, #4]
 80008fa:	b2d2      	uxtb	r2, r2
 80008fc:	4611      	mov	r1, r2
 80008fe:	6878      	ldr	r0, [r7, #4]
 8000900:	4798      	blx	r3
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8000908:	2303      	movs	r3, #3
 800090a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800090c:	7bfb      	ldrb	r3, [r7, #15]
}
 800090e:	4618      	mov	r0, r3
 8000910:	3710      	adds	r7, #16
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8000916:	b480      	push	{r7}
 8000918:	b083      	sub	sp, #12
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
 800091e:	460b      	mov	r3, r1
 8000920:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8000922:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8000924:	4618      	mov	r0, r3
 8000926:	370c      	adds	r7, #12
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8000930:	b480      	push	{r7}
 8000932:	b083      	sub	sp, #12
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	460b      	mov	r3, r1
 800093a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800093c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800093e:	4618      	mov	r0, r3
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr

0800094a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800094a:	b480      	push	{r7}
 800094c:	b087      	sub	sp, #28
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	3301      	adds	r3, #1
 8000960:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8000968:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800096c:	021b      	lsls	r3, r3, #8
 800096e:	b21a      	sxth	r2, r3
 8000970:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000974:	4313      	orrs	r3, r2
 8000976:	b21b      	sxth	r3, r3
 8000978:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800097a:	89fb      	ldrh	r3, [r7, #14]
}
 800097c:	4618      	mov	r0, r3
 800097e:	371c      	adds	r7, #28
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr

08000988 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8000992:	2300      	movs	r3, #0
 8000994:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800099e:	2b40      	cmp	r3, #64	@ 0x40
 80009a0:	d005      	beq.n	80009ae <USBD_StdDevReq+0x26>
 80009a2:	2b40      	cmp	r3, #64	@ 0x40
 80009a4:	d857      	bhi.n	8000a56 <USBD_StdDevReq+0xce>
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d00f      	beq.n	80009ca <USBD_StdDevReq+0x42>
 80009aa:	2b20      	cmp	r3, #32
 80009ac:	d153      	bne.n	8000a56 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	32ae      	adds	r2, #174	@ 0xae
 80009b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009bc:	689b      	ldr	r3, [r3, #8]
 80009be:	6839      	ldr	r1, [r7, #0]
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	4798      	blx	r3
 80009c4:	4603      	mov	r3, r0
 80009c6:	73fb      	strb	r3, [r7, #15]
      break;
 80009c8:	e04a      	b.n	8000a60 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	785b      	ldrb	r3, [r3, #1]
 80009ce:	2b09      	cmp	r3, #9
 80009d0:	d83b      	bhi.n	8000a4a <USBD_StdDevReq+0xc2>
 80009d2:	a201      	add	r2, pc, #4	@ (adr r2, 80009d8 <USBD_StdDevReq+0x50>)
 80009d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d8:	08000a2d 	.word	0x08000a2d
 80009dc:	08000a41 	.word	0x08000a41
 80009e0:	08000a4b 	.word	0x08000a4b
 80009e4:	08000a37 	.word	0x08000a37
 80009e8:	08000a4b 	.word	0x08000a4b
 80009ec:	08000a0b 	.word	0x08000a0b
 80009f0:	08000a01 	.word	0x08000a01
 80009f4:	08000a4b 	.word	0x08000a4b
 80009f8:	08000a23 	.word	0x08000a23
 80009fc:	08000a15 	.word	0x08000a15
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8000a00:	6839      	ldr	r1, [r7, #0]
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f000 fa3c 	bl	8000e80 <USBD_GetDescriptor>
          break;
 8000a08:	e024      	b.n	8000a54 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8000a0a:	6839      	ldr	r1, [r7, #0]
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f000 fbcb 	bl	80011a8 <USBD_SetAddress>
          break;
 8000a12:	e01f      	b.n	8000a54 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8000a14:	6839      	ldr	r1, [r7, #0]
 8000a16:	6878      	ldr	r0, [r7, #4]
 8000a18:	f000 fc0a 	bl	8001230 <USBD_SetConfig>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	73fb      	strb	r3, [r7, #15]
          break;
 8000a20:	e018      	b.n	8000a54 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8000a22:	6839      	ldr	r1, [r7, #0]
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f000 fcad 	bl	8001384 <USBD_GetConfig>
          break;
 8000a2a:	e013      	b.n	8000a54 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8000a2c:	6839      	ldr	r1, [r7, #0]
 8000a2e:	6878      	ldr	r0, [r7, #4]
 8000a30:	f000 fcde 	bl	80013f0 <USBD_GetStatus>
          break;
 8000a34:	e00e      	b.n	8000a54 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8000a36:	6839      	ldr	r1, [r7, #0]
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f000 fd0d 	bl	8001458 <USBD_SetFeature>
          break;
 8000a3e:	e009      	b.n	8000a54 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8000a40:	6839      	ldr	r1, [r7, #0]
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f000 fd31 	bl	80014aa <USBD_ClrFeature>
          break;
 8000a48:	e004      	b.n	8000a54 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8000a4a:	6839      	ldr	r1, [r7, #0]
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f000 fd88 	bl	8001562 <USBD_CtlError>
          break;
 8000a52:	bf00      	nop
      }
      break;
 8000a54:	e004      	b.n	8000a60 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8000a56:	6839      	ldr	r1, [r7, #0]
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f000 fd82 	bl	8001562 <USBD_CtlError>
      break;
 8000a5e:	bf00      	nop
  }

  return ret;
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop

08000a6c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8000a76:	2300      	movs	r3, #0
 8000a78:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000a82:	2b40      	cmp	r3, #64	@ 0x40
 8000a84:	d005      	beq.n	8000a92 <USBD_StdItfReq+0x26>
 8000a86:	2b40      	cmp	r3, #64	@ 0x40
 8000a88:	d852      	bhi.n	8000b30 <USBD_StdItfReq+0xc4>
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <USBD_StdItfReq+0x26>
 8000a8e:	2b20      	cmp	r3, #32
 8000a90:	d14e      	bne.n	8000b30 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	3b01      	subs	r3, #1
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d840      	bhi.n	8000b22 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	889b      	ldrh	r3, [r3, #4]
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d836      	bhi.n	8000b18 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	889b      	ldrh	r3, [r3, #4]
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f7ff ff2f 	bl	8000916 <USBD_CoreFindIF>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000abc:	7bbb      	ldrb	r3, [r7, #14]
 8000abe:	2bff      	cmp	r3, #255	@ 0xff
 8000ac0:	d01d      	beq.n	8000afe <USBD_StdItfReq+0x92>
 8000ac2:	7bbb      	ldrb	r3, [r7, #14]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d11a      	bne.n	8000afe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8000ac8:	7bba      	ldrb	r2, [r7, #14]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	32ae      	adds	r2, #174	@ 0xae
 8000ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ad2:	689b      	ldr	r3, [r3, #8]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d00f      	beq.n	8000af8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8000ad8:	7bba      	ldrb	r2, [r7, #14]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8000ae0:	7bba      	ldrb	r2, [r7, #14]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	32ae      	adds	r2, #174	@ 0xae
 8000ae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000aea:	689b      	ldr	r3, [r3, #8]
 8000aec:	6839      	ldr	r1, [r7, #0]
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	4798      	blx	r3
 8000af2:	4603      	mov	r3, r0
 8000af4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8000af6:	e004      	b.n	8000b02 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8000af8:	2303      	movs	r3, #3
 8000afa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8000afc:	e001      	b.n	8000b02 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8000afe:	2303      	movs	r3, #3
 8000b00:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	88db      	ldrh	r3, [r3, #6]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d110      	bne.n	8000b2c <USBD_StdItfReq+0xc0>
 8000b0a:	7bfb      	ldrb	r3, [r7, #15]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d10d      	bne.n	8000b2c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8000b10:	6878      	ldr	r0, [r7, #4]
 8000b12:	f000 fd74 	bl	80015fe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8000b16:	e009      	b.n	8000b2c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8000b18:	6839      	ldr	r1, [r7, #0]
 8000b1a:	6878      	ldr	r0, [r7, #4]
 8000b1c:	f000 fd21 	bl	8001562 <USBD_CtlError>
          break;
 8000b20:	e004      	b.n	8000b2c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8000b22:	6839      	ldr	r1, [r7, #0]
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f000 fd1c 	bl	8001562 <USBD_CtlError>
          break;
 8000b2a:	e000      	b.n	8000b2e <USBD_StdItfReq+0xc2>
          break;
 8000b2c:	bf00      	nop
      }
      break;
 8000b2e:	e004      	b.n	8000b3a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8000b30:	6839      	ldr	r1, [r7, #0]
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f000 fd15 	bl	8001562 <USBD_CtlError>
      break;
 8000b38:	bf00      	nop
  }

  return ret;
 8000b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3710      	adds	r7, #16
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	889b      	ldrh	r3, [r3, #4]
 8000b56:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000b60:	2b40      	cmp	r3, #64	@ 0x40
 8000b62:	d007      	beq.n	8000b74 <USBD_StdEPReq+0x30>
 8000b64:	2b40      	cmp	r3, #64	@ 0x40
 8000b66:	f200 817f 	bhi.w	8000e68 <USBD_StdEPReq+0x324>
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d02a      	beq.n	8000bc4 <USBD_StdEPReq+0x80>
 8000b6e:	2b20      	cmp	r3, #32
 8000b70:	f040 817a 	bne.w	8000e68 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8000b74:	7bbb      	ldrb	r3, [r7, #14]
 8000b76:	4619      	mov	r1, r3
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f7ff fed9 	bl	8000930 <USBD_CoreFindEP>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000b82:	7b7b      	ldrb	r3, [r7, #13]
 8000b84:	2bff      	cmp	r3, #255	@ 0xff
 8000b86:	f000 8174 	beq.w	8000e72 <USBD_StdEPReq+0x32e>
 8000b8a:	7b7b      	ldrb	r3, [r7, #13]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	f040 8170 	bne.w	8000e72 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8000b92:	7b7a      	ldrb	r2, [r7, #13]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8000b9a:	7b7a      	ldrb	r2, [r7, #13]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	32ae      	adds	r2, #174	@ 0xae
 8000ba0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ba4:	689b      	ldr	r3, [r3, #8]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f000 8163 	beq.w	8000e72 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8000bac:	7b7a      	ldrb	r2, [r7, #13]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	32ae      	adds	r2, #174	@ 0xae
 8000bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bb6:	689b      	ldr	r3, [r3, #8]
 8000bb8:	6839      	ldr	r1, [r7, #0]
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	4798      	blx	r3
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8000bc2:	e156      	b.n	8000e72 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	785b      	ldrb	r3, [r3, #1]
 8000bc8:	2b03      	cmp	r3, #3
 8000bca:	d008      	beq.n	8000bde <USBD_StdEPReq+0x9a>
 8000bcc:	2b03      	cmp	r3, #3
 8000bce:	f300 8145 	bgt.w	8000e5c <USBD_StdEPReq+0x318>
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	f000 809b 	beq.w	8000d0e <USBD_StdEPReq+0x1ca>
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d03c      	beq.n	8000c56 <USBD_StdEPReq+0x112>
 8000bdc:	e13e      	b.n	8000e5c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	2b02      	cmp	r3, #2
 8000be8:	d002      	beq.n	8000bf0 <USBD_StdEPReq+0xac>
 8000bea:	2b03      	cmp	r3, #3
 8000bec:	d016      	beq.n	8000c1c <USBD_StdEPReq+0xd8>
 8000bee:	e02c      	b.n	8000c4a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8000bf0:	7bbb      	ldrb	r3, [r7, #14]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d00d      	beq.n	8000c12 <USBD_StdEPReq+0xce>
 8000bf6:	7bbb      	ldrb	r3, [r7, #14]
 8000bf8:	2b80      	cmp	r3, #128	@ 0x80
 8000bfa:	d00a      	beq.n	8000c12 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8000bfc:	7bbb      	ldrb	r3, [r7, #14]
 8000bfe:	4619      	mov	r1, r3
 8000c00:	6878      	ldr	r0, [r7, #4]
 8000c02:	f000 fe39 	bl	8001878 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8000c06:	2180      	movs	r1, #128	@ 0x80
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f000 fe35 	bl	8001878 <USBD_LL_StallEP>
 8000c0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8000c10:	e020      	b.n	8000c54 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8000c12:	6839      	ldr	r1, [r7, #0]
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f000 fca4 	bl	8001562 <USBD_CtlError>
              break;
 8000c1a:	e01b      	b.n	8000c54 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	885b      	ldrh	r3, [r3, #2]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d10e      	bne.n	8000c42 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8000c24:	7bbb      	ldrb	r3, [r7, #14]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d00b      	beq.n	8000c42 <USBD_StdEPReq+0xfe>
 8000c2a:	7bbb      	ldrb	r3, [r7, #14]
 8000c2c:	2b80      	cmp	r3, #128	@ 0x80
 8000c2e:	d008      	beq.n	8000c42 <USBD_StdEPReq+0xfe>
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	88db      	ldrh	r3, [r3, #6]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d104      	bne.n	8000c42 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8000c38:	7bbb      	ldrb	r3, [r7, #14]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f000 fe1b 	bl	8001878 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f000 fcdb 	bl	80015fe <USBD_CtlSendStatus>

              break;
 8000c48:	e004      	b.n	8000c54 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8000c4a:	6839      	ldr	r1, [r7, #0]
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f000 fc88 	bl	8001562 <USBD_CtlError>
              break;
 8000c52:	bf00      	nop
          }
          break;
 8000c54:	e107      	b.n	8000e66 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	d002      	beq.n	8000c68 <USBD_StdEPReq+0x124>
 8000c62:	2b03      	cmp	r3, #3
 8000c64:	d016      	beq.n	8000c94 <USBD_StdEPReq+0x150>
 8000c66:	e04b      	b.n	8000d00 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8000c68:	7bbb      	ldrb	r3, [r7, #14]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d00d      	beq.n	8000c8a <USBD_StdEPReq+0x146>
 8000c6e:	7bbb      	ldrb	r3, [r7, #14]
 8000c70:	2b80      	cmp	r3, #128	@ 0x80
 8000c72:	d00a      	beq.n	8000c8a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8000c74:	7bbb      	ldrb	r3, [r7, #14]
 8000c76:	4619      	mov	r1, r3
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f000 fdfd 	bl	8001878 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8000c7e:	2180      	movs	r1, #128	@ 0x80
 8000c80:	6878      	ldr	r0, [r7, #4]
 8000c82:	f000 fdf9 	bl	8001878 <USBD_LL_StallEP>
 8000c86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8000c88:	e040      	b.n	8000d0c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8000c8a:	6839      	ldr	r1, [r7, #0]
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f000 fc68 	bl	8001562 <USBD_CtlError>
              break;
 8000c92:	e03b      	b.n	8000d0c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	885b      	ldrh	r3, [r3, #2]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d136      	bne.n	8000d0a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8000c9c:	7bbb      	ldrb	r3, [r7, #14]
 8000c9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d004      	beq.n	8000cb0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8000ca6:	7bbb      	ldrb	r3, [r7, #14]
 8000ca8:	4619      	mov	r1, r3
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f000 fe03 	bl	80018b6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f000 fca4 	bl	80015fe <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8000cb6:	7bbb      	ldrb	r3, [r7, #14]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f7ff fe38 	bl	8000930 <USBD_CoreFindEP>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000cc4:	7b7b      	ldrb	r3, [r7, #13]
 8000cc6:	2bff      	cmp	r3, #255	@ 0xff
 8000cc8:	d01f      	beq.n	8000d0a <USBD_StdEPReq+0x1c6>
 8000cca:	7b7b      	ldrb	r3, [r7, #13]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d11c      	bne.n	8000d0a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8000cd0:	7b7a      	ldrb	r2, [r7, #13]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8000cd8:	7b7a      	ldrb	r2, [r7, #13]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	32ae      	adds	r2, #174	@ 0xae
 8000cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d010      	beq.n	8000d0a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8000ce8:	7b7a      	ldrb	r2, [r7, #13]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	32ae      	adds	r2, #174	@ 0xae
 8000cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	6839      	ldr	r1, [r7, #0]
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	4798      	blx	r3
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8000cfe:	e004      	b.n	8000d0a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8000d00:	6839      	ldr	r1, [r7, #0]
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f000 fc2d 	bl	8001562 <USBD_CtlError>
              break;
 8000d08:	e000      	b.n	8000d0c <USBD_StdEPReq+0x1c8>
              break;
 8000d0a:	bf00      	nop
          }
          break;
 8000d0c:	e0ab      	b.n	8000e66 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	2b02      	cmp	r3, #2
 8000d18:	d002      	beq.n	8000d20 <USBD_StdEPReq+0x1dc>
 8000d1a:	2b03      	cmp	r3, #3
 8000d1c:	d032      	beq.n	8000d84 <USBD_StdEPReq+0x240>
 8000d1e:	e097      	b.n	8000e50 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8000d20:	7bbb      	ldrb	r3, [r7, #14]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d007      	beq.n	8000d36 <USBD_StdEPReq+0x1f2>
 8000d26:	7bbb      	ldrb	r3, [r7, #14]
 8000d28:	2b80      	cmp	r3, #128	@ 0x80
 8000d2a:	d004      	beq.n	8000d36 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8000d2c:	6839      	ldr	r1, [r7, #0]
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f000 fc17 	bl	8001562 <USBD_CtlError>
                break;
 8000d34:	e091      	b.n	8000e5a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8000d36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	da0b      	bge.n	8000d56 <USBD_StdEPReq+0x212>
 8000d3e:	7bbb      	ldrb	r3, [r7, #14]
 8000d40:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8000d44:	4613      	mov	r3, r2
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	4413      	add	r3, r2
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	3310      	adds	r3, #16
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	3304      	adds	r3, #4
 8000d54:	e00b      	b.n	8000d6e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8000d56:	7bbb      	ldrb	r3, [r7, #14]
 8000d58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	4413      	add	r3, r2
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	2202      	movs	r2, #2
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f000 fc01 	bl	8001584 <USBD_CtlSendData>
              break;
 8000d82:	e06a      	b.n	8000e5a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8000d84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	da11      	bge.n	8000db0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8000d8c:	7bbb      	ldrb	r3, [r7, #14]
 8000d8e:	f003 020f 	and.w	r2, r3, #15
 8000d92:	6879      	ldr	r1, [r7, #4]
 8000d94:	4613      	mov	r3, r2
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	4413      	add	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	440b      	add	r3, r1
 8000d9e:	3324      	adds	r3, #36	@ 0x24
 8000da0:	881b      	ldrh	r3, [r3, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d117      	bne.n	8000dd6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8000da6:	6839      	ldr	r1, [r7, #0]
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f000 fbda 	bl	8001562 <USBD_CtlError>
                  break;
 8000dae:	e054      	b.n	8000e5a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8000db0:	7bbb      	ldrb	r3, [r7, #14]
 8000db2:	f003 020f 	and.w	r2, r3, #15
 8000db6:	6879      	ldr	r1, [r7, #4]
 8000db8:	4613      	mov	r3, r2
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	4413      	add	r3, r2
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	440b      	add	r3, r1
 8000dc2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8000dc6:	881b      	ldrh	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d104      	bne.n	8000dd6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8000dcc:	6839      	ldr	r1, [r7, #0]
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f000 fbc7 	bl	8001562 <USBD_CtlError>
                  break;
 8000dd4:	e041      	b.n	8000e5a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8000dd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	da0b      	bge.n	8000df6 <USBD_StdEPReq+0x2b2>
 8000dde:	7bbb      	ldrb	r3, [r7, #14]
 8000de0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8000de4:	4613      	mov	r3, r2
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	4413      	add	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	3310      	adds	r3, #16
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	4413      	add	r3, r2
 8000df2:	3304      	adds	r3, #4
 8000df4:	e00b      	b.n	8000e0e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8000df6:	7bbb      	ldrb	r3, [r7, #14]
 8000df8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8000dfc:	4613      	mov	r3, r2
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	4413      	add	r3, r2
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	3304      	adds	r3, #4
 8000e0e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8000e10:	7bbb      	ldrb	r3, [r7, #14]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d002      	beq.n	8000e1c <USBD_StdEPReq+0x2d8>
 8000e16:	7bbb      	ldrb	r3, [r7, #14]
 8000e18:	2b80      	cmp	r3, #128	@ 0x80
 8000e1a:	d103      	bne.n	8000e24 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	e00e      	b.n	8000e42 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8000e24:	7bbb      	ldrb	r3, [r7, #14]
 8000e26:	4619      	mov	r1, r3
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f000 fd63 	bl	80018f4 <USBD_LL_IsStallEP>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d003      	beq.n	8000e3c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	2201      	movs	r2, #1
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	e002      	b.n	8000e42 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	2202      	movs	r2, #2
 8000e46:	4619      	mov	r1, r3
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f000 fb9b 	bl	8001584 <USBD_CtlSendData>
              break;
 8000e4e:	e004      	b.n	8000e5a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8000e50:	6839      	ldr	r1, [r7, #0]
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f000 fb85 	bl	8001562 <USBD_CtlError>
              break;
 8000e58:	bf00      	nop
          }
          break;
 8000e5a:	e004      	b.n	8000e66 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8000e5c:	6839      	ldr	r1, [r7, #0]
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f000 fb7f 	bl	8001562 <USBD_CtlError>
          break;
 8000e64:	bf00      	nop
      }
      break;
 8000e66:	e005      	b.n	8000e74 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8000e68:	6839      	ldr	r1, [r7, #0]
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f000 fb79 	bl	8001562 <USBD_CtlError>
      break;
 8000e70:	e000      	b.n	8000e74 <USBD_StdEPReq+0x330>
      break;
 8000e72:	bf00      	nop
  }

  return ret;
 8000e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
	...

08000e80 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8000e92:	2300      	movs	r3, #0
 8000e94:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	885b      	ldrh	r3, [r3, #2]
 8000e9a:	0a1b      	lsrs	r3, r3, #8
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	2b0e      	cmp	r3, #14
 8000ea2:	f200 8152 	bhi.w	800114a <USBD_GetDescriptor+0x2ca>
 8000ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8000eac <USBD_GetDescriptor+0x2c>)
 8000ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eac:	08000f1d 	.word	0x08000f1d
 8000eb0:	08000f35 	.word	0x08000f35
 8000eb4:	08000f75 	.word	0x08000f75
 8000eb8:	0800114b 	.word	0x0800114b
 8000ebc:	0800114b 	.word	0x0800114b
 8000ec0:	080010eb 	.word	0x080010eb
 8000ec4:	08001117 	.word	0x08001117
 8000ec8:	0800114b 	.word	0x0800114b
 8000ecc:	0800114b 	.word	0x0800114b
 8000ed0:	0800114b 	.word	0x0800114b
 8000ed4:	0800114b 	.word	0x0800114b
 8000ed8:	0800114b 	.word	0x0800114b
 8000edc:	0800114b 	.word	0x0800114b
 8000ee0:	0800114b 	.word	0x0800114b
 8000ee4:	08000ee9 	.word	0x08000ee9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000eee:	69db      	ldr	r3, [r3, #28]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d00b      	beq.n	8000f0c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000efa:	69db      	ldr	r3, [r3, #28]
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	7c12      	ldrb	r2, [r2, #16]
 8000f00:	f107 0108 	add.w	r1, r7, #8
 8000f04:	4610      	mov	r0, r2
 8000f06:	4798      	blx	r3
 8000f08:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8000f0a:	e126      	b.n	800115a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8000f0c:	6839      	ldr	r1, [r7, #0]
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f000 fb27 	bl	8001562 <USBD_CtlError>
        err++;
 8000f14:	7afb      	ldrb	r3, [r7, #11]
 8000f16:	3301      	adds	r3, #1
 8000f18:	72fb      	strb	r3, [r7, #11]
      break;
 8000f1a:	e11e      	b.n	800115a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	7c12      	ldrb	r2, [r2, #16]
 8000f28:	f107 0108 	add.w	r1, r7, #8
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4798      	blx	r3
 8000f30:	60f8      	str	r0, [r7, #12]
      break;
 8000f32:	e112      	b.n	800115a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	7c1b      	ldrb	r3, [r3, #16]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d10d      	bne.n	8000f58 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f44:	f107 0208 	add.w	r2, r7, #8
 8000f48:	4610      	mov	r0, r2
 8000f4a:	4798      	blx	r3
 8000f4c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	3301      	adds	r3, #1
 8000f52:	2202      	movs	r2, #2
 8000f54:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8000f56:	e100      	b.n	800115a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f60:	f107 0208 	add.w	r2, r7, #8
 8000f64:	4610      	mov	r0, r2
 8000f66:	4798      	blx	r3
 8000f68:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	2202      	movs	r2, #2
 8000f70:	701a      	strb	r2, [r3, #0]
      break;
 8000f72:	e0f2      	b.n	800115a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	885b      	ldrh	r3, [r3, #2]
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	2b05      	cmp	r3, #5
 8000f7c:	f200 80ac 	bhi.w	80010d8 <USBD_GetDescriptor+0x258>
 8000f80:	a201      	add	r2, pc, #4	@ (adr r2, 8000f88 <USBD_GetDescriptor+0x108>)
 8000f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f86:	bf00      	nop
 8000f88:	08000fa1 	.word	0x08000fa1
 8000f8c:	08000fd5 	.word	0x08000fd5
 8000f90:	08001009 	.word	0x08001009
 8000f94:	0800103d 	.word	0x0800103d
 8000f98:	08001071 	.word	0x08001071
 8000f9c:	080010a5 	.word	0x080010a5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d00b      	beq.n	8000fc4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	7c12      	ldrb	r2, [r2, #16]
 8000fb8:	f107 0108 	add.w	r1, r7, #8
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	4798      	blx	r3
 8000fc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8000fc2:	e091      	b.n	80010e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8000fc4:	6839      	ldr	r1, [r7, #0]
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f000 facb 	bl	8001562 <USBD_CtlError>
            err++;
 8000fcc:	7afb      	ldrb	r3, [r7, #11]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	72fb      	strb	r3, [r7, #11]
          break;
 8000fd2:	e089      	b.n	80010e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d00b      	beq.n	8000ff8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	687a      	ldr	r2, [r7, #4]
 8000fea:	7c12      	ldrb	r2, [r2, #16]
 8000fec:	f107 0108 	add.w	r1, r7, #8
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4798      	blx	r3
 8000ff4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8000ff6:	e077      	b.n	80010e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8000ff8:	6839      	ldr	r1, [r7, #0]
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f000 fab1 	bl	8001562 <USBD_CtlError>
            err++;
 8001000:	7afb      	ldrb	r3, [r7, #11]
 8001002:	3301      	adds	r3, #1
 8001004:	72fb      	strb	r3, [r7, #11]
          break;
 8001006:	e06f      	b.n	80010e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00b      	beq.n	800102c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	7c12      	ldrb	r2, [r2, #16]
 8001020:	f107 0108 	add.w	r1, r7, #8
 8001024:	4610      	mov	r0, r2
 8001026:	4798      	blx	r3
 8001028:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800102a:	e05d      	b.n	80010e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800102c:	6839      	ldr	r1, [r7, #0]
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f000 fa97 	bl	8001562 <USBD_CtlError>
            err++;
 8001034:	7afb      	ldrb	r3, [r7, #11]
 8001036:	3301      	adds	r3, #1
 8001038:	72fb      	strb	r3, [r7, #11]
          break;
 800103a:	e055      	b.n	80010e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001042:	691b      	ldr	r3, [r3, #16]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d00b      	beq.n	8001060 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800104e:	691b      	ldr	r3, [r3, #16]
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	7c12      	ldrb	r2, [r2, #16]
 8001054:	f107 0108 	add.w	r1, r7, #8
 8001058:	4610      	mov	r0, r2
 800105a:	4798      	blx	r3
 800105c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800105e:	e043      	b.n	80010e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001060:	6839      	ldr	r1, [r7, #0]
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f000 fa7d 	bl	8001562 <USBD_CtlError>
            err++;
 8001068:	7afb      	ldrb	r3, [r7, #11]
 800106a:	3301      	adds	r3, #1
 800106c:	72fb      	strb	r3, [r7, #11]
          break;
 800106e:	e03b      	b.n	80010e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001076:	695b      	ldr	r3, [r3, #20]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d00b      	beq.n	8001094 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001082:	695b      	ldr	r3, [r3, #20]
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	7c12      	ldrb	r2, [r2, #16]
 8001088:	f107 0108 	add.w	r1, r7, #8
 800108c:	4610      	mov	r0, r2
 800108e:	4798      	blx	r3
 8001090:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8001092:	e029      	b.n	80010e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001094:	6839      	ldr	r1, [r7, #0]
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f000 fa63 	bl	8001562 <USBD_CtlError>
            err++;
 800109c:	7afb      	ldrb	r3, [r7, #11]
 800109e:	3301      	adds	r3, #1
 80010a0:	72fb      	strb	r3, [r7, #11]
          break;
 80010a2:	e021      	b.n	80010e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d00b      	beq.n	80010c8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	7c12      	ldrb	r2, [r2, #16]
 80010bc:	f107 0108 	add.w	r1, r7, #8
 80010c0:	4610      	mov	r0, r2
 80010c2:	4798      	blx	r3
 80010c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80010c6:	e00f      	b.n	80010e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80010c8:	6839      	ldr	r1, [r7, #0]
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f000 fa49 	bl	8001562 <USBD_CtlError>
            err++;
 80010d0:	7afb      	ldrb	r3, [r7, #11]
 80010d2:	3301      	adds	r3, #1
 80010d4:	72fb      	strb	r3, [r7, #11]
          break;
 80010d6:	e007      	b.n	80010e8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80010d8:	6839      	ldr	r1, [r7, #0]
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f000 fa41 	bl	8001562 <USBD_CtlError>
          err++;
 80010e0:	7afb      	ldrb	r3, [r7, #11]
 80010e2:	3301      	adds	r3, #1
 80010e4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80010e6:	bf00      	nop
      }
      break;
 80010e8:	e037      	b.n	800115a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	7c1b      	ldrb	r3, [r3, #16]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d109      	bne.n	8001106 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80010f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010fa:	f107 0208 	add.w	r2, r7, #8
 80010fe:	4610      	mov	r0, r2
 8001100:	4798      	blx	r3
 8001102:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001104:	e029      	b.n	800115a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8001106:	6839      	ldr	r1, [r7, #0]
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f000 fa2a 	bl	8001562 <USBD_CtlError>
        err++;
 800110e:	7afb      	ldrb	r3, [r7, #11]
 8001110:	3301      	adds	r3, #1
 8001112:	72fb      	strb	r3, [r7, #11]
      break;
 8001114:	e021      	b.n	800115a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	7c1b      	ldrb	r3, [r3, #16]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d10d      	bne.n	800113a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f107 0208 	add.w	r2, r7, #8
 800112a:	4610      	mov	r0, r2
 800112c:	4798      	blx	r3
 800112e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	3301      	adds	r3, #1
 8001134:	2207      	movs	r2, #7
 8001136:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001138:	e00f      	b.n	800115a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800113a:	6839      	ldr	r1, [r7, #0]
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f000 fa10 	bl	8001562 <USBD_CtlError>
        err++;
 8001142:	7afb      	ldrb	r3, [r7, #11]
 8001144:	3301      	adds	r3, #1
 8001146:	72fb      	strb	r3, [r7, #11]
      break;
 8001148:	e007      	b.n	800115a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800114a:	6839      	ldr	r1, [r7, #0]
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f000 fa08 	bl	8001562 <USBD_CtlError>
      err++;
 8001152:	7afb      	ldrb	r3, [r7, #11]
 8001154:	3301      	adds	r3, #1
 8001156:	72fb      	strb	r3, [r7, #11]
      break;
 8001158:	bf00      	nop
  }

  if (err != 0U)
 800115a:	7afb      	ldrb	r3, [r7, #11]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d11e      	bne.n	800119e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	88db      	ldrh	r3, [r3, #6]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d016      	beq.n	8001196 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8001168:	893b      	ldrh	r3, [r7, #8]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d00e      	beq.n	800118c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	88da      	ldrh	r2, [r3, #6]
 8001172:	893b      	ldrh	r3, [r7, #8]
 8001174:	4293      	cmp	r3, r2
 8001176:	bf28      	it	cs
 8001178:	4613      	movcs	r3, r2
 800117a:	b29b      	uxth	r3, r3
 800117c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800117e:	893b      	ldrh	r3, [r7, #8]
 8001180:	461a      	mov	r2, r3
 8001182:	68f9      	ldr	r1, [r7, #12]
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f000 f9fd 	bl	8001584 <USBD_CtlSendData>
 800118a:	e009      	b.n	80011a0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800118c:	6839      	ldr	r1, [r7, #0]
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f000 f9e7 	bl	8001562 <USBD_CtlError>
 8001194:	e004      	b.n	80011a0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f000 fa31 	bl	80015fe <USBD_CtlSendStatus>
 800119c:	e000      	b.n	80011a0 <USBD_GetDescriptor+0x320>
    return;
 800119e:	bf00      	nop
  }
}
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop

080011a8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	889b      	ldrh	r3, [r3, #4]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d131      	bne.n	800121e <USBD_SetAddress+0x76>
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	88db      	ldrh	r3, [r3, #6]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d12d      	bne.n	800121e <USBD_SetAddress+0x76>
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	885b      	ldrh	r3, [r3, #2]
 80011c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80011c8:	d829      	bhi.n	800121e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	885b      	ldrh	r3, [r3, #2]
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80011d4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b03      	cmp	r3, #3
 80011e0:	d104      	bne.n	80011ec <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80011e2:	6839      	ldr	r1, [r7, #0]
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f000 f9bc 	bl	8001562 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80011ea:	e01d      	b.n	8001228 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7bfa      	ldrb	r2, [r7, #15]
 80011f0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	4619      	mov	r1, r3
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f000 fba7 	bl	800194c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f000 f9fd 	bl	80015fe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8001204:	7bfb      	ldrb	r3, [r7, #15]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d004      	beq.n	8001214 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2202      	movs	r2, #2
 800120e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001212:	e009      	b.n	8001228 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2201      	movs	r2, #1
 8001218:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800121c:	e004      	b.n	8001228 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800121e:	6839      	ldr	r1, [r7, #0]
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f000 f99e 	bl	8001562 <USBD_CtlError>
  }
}
 8001226:	bf00      	nop
 8001228:	bf00      	nop
 800122a:	3710      	adds	r7, #16
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	885b      	ldrh	r3, [r3, #2]
 8001242:	b2da      	uxtb	r2, r3
 8001244:	4b4e      	ldr	r3, [pc, #312]	@ (8001380 <USBD_SetConfig+0x150>)
 8001246:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8001248:	4b4d      	ldr	r3, [pc, #308]	@ (8001380 <USBD_SetConfig+0x150>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b01      	cmp	r3, #1
 800124e:	d905      	bls.n	800125c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8001250:	6839      	ldr	r1, [r7, #0]
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f000 f985 	bl	8001562 <USBD_CtlError>
    return USBD_FAIL;
 8001258:	2303      	movs	r3, #3
 800125a:	e08c      	b.n	8001376 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b02      	cmp	r3, #2
 8001266:	d002      	beq.n	800126e <USBD_SetConfig+0x3e>
 8001268:	2b03      	cmp	r3, #3
 800126a:	d029      	beq.n	80012c0 <USBD_SetConfig+0x90>
 800126c:	e075      	b.n	800135a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800126e:	4b44      	ldr	r3, [pc, #272]	@ (8001380 <USBD_SetConfig+0x150>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d020      	beq.n	80012b8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8001276:	4b42      	ldr	r3, [pc, #264]	@ (8001380 <USBD_SetConfig+0x150>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	461a      	mov	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8001280:	4b3f      	ldr	r3, [pc, #252]	@ (8001380 <USBD_SetConfig+0x150>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff f80d 	bl	80002a6 <USBD_SetClassConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d008      	beq.n	80012a8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8001296:	6839      	ldr	r1, [r7, #0]
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f000 f962 	bl	8001562 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2202      	movs	r2, #2
 80012a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80012a6:	e065      	b.n	8001374 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f000 f9a8 	bl	80015fe <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2203      	movs	r2, #3
 80012b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80012b6:	e05d      	b.n	8001374 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f000 f9a0 	bl	80015fe <USBD_CtlSendStatus>
      break;
 80012be:	e059      	b.n	8001374 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80012c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001380 <USBD_SetConfig+0x150>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d112      	bne.n	80012ee <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2202      	movs	r2, #2
 80012cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80012d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001380 <USBD_SetConfig+0x150>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	461a      	mov	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80012da:	4b29      	ldr	r3, [pc, #164]	@ (8001380 <USBD_SetConfig+0x150>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	4619      	mov	r1, r3
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7fe fffc 	bl	80002de <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f000 f989 	bl	80015fe <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80012ec:	e042      	b.n	8001374 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80012ee:	4b24      	ldr	r3, [pc, #144]	@ (8001380 <USBD_SetConfig+0x150>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	461a      	mov	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d02a      	beq.n	8001352 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	b2db      	uxtb	r3, r3
 8001302:	4619      	mov	r1, r3
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7fe ffea 	bl	80002de <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800130a:	4b1d      	ldr	r3, [pc, #116]	@ (8001380 <USBD_SetConfig+0x150>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	461a      	mov	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8001314:	4b1a      	ldr	r3, [pc, #104]	@ (8001380 <USBD_SetConfig+0x150>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7fe ffc3 	bl	80002a6 <USBD_SetClassConfig>
 8001320:	4603      	mov	r3, r0
 8001322:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d00f      	beq.n	800134a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800132a:	6839      	ldr	r1, [r7, #0]
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f000 f918 	bl	8001562 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	b2db      	uxtb	r3, r3
 8001338:	4619      	mov	r1, r3
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7fe ffcf 	bl	80002de <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2202      	movs	r2, #2
 8001344:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8001348:	e014      	b.n	8001374 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f000 f957 	bl	80015fe <USBD_CtlSendStatus>
      break;
 8001350:	e010      	b.n	8001374 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 f953 	bl	80015fe <USBD_CtlSendStatus>
      break;
 8001358:	e00c      	b.n	8001374 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800135a:	6839      	ldr	r1, [r7, #0]
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f000 f900 	bl	8001562 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8001362:	4b07      	ldr	r3, [pc, #28]	@ (8001380 <USBD_SetConfig+0x150>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	4619      	mov	r1, r3
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7fe ffb8 	bl	80002de <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800136e:	2303      	movs	r3, #3
 8001370:	73fb      	strb	r3, [r7, #15]
      break;
 8001372:	bf00      	nop
  }

  return ret;
 8001374:	7bfb      	ldrb	r3, [r7, #15]
}
 8001376:	4618      	mov	r0, r3
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000028 	.word	0x20000028

08001384 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	88db      	ldrh	r3, [r3, #6]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d004      	beq.n	80013a0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8001396:	6839      	ldr	r1, [r7, #0]
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f000 f8e2 	bl	8001562 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800139e:	e023      	b.n	80013e8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	dc02      	bgt.n	80013b2 <USBD_GetConfig+0x2e>
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	dc03      	bgt.n	80013b8 <USBD_GetConfig+0x34>
 80013b0:	e015      	b.n	80013de <USBD_GetConfig+0x5a>
 80013b2:	2b03      	cmp	r3, #3
 80013b4:	d00b      	beq.n	80013ce <USBD_GetConfig+0x4a>
 80013b6:	e012      	b.n	80013de <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3308      	adds	r3, #8
 80013c2:	2201      	movs	r2, #1
 80013c4:	4619      	mov	r1, r3
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f000 f8dc 	bl	8001584 <USBD_CtlSendData>
        break;
 80013cc:	e00c      	b.n	80013e8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	3304      	adds	r3, #4
 80013d2:	2201      	movs	r2, #1
 80013d4:	4619      	mov	r1, r3
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f000 f8d4 	bl	8001584 <USBD_CtlSendData>
        break;
 80013dc:	e004      	b.n	80013e8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80013de:	6839      	ldr	r1, [r7, #0]
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f000 f8be 	bl	8001562 <USBD_CtlError>
        break;
 80013e6:	bf00      	nop
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001400:	b2db      	uxtb	r3, r3
 8001402:	3b01      	subs	r3, #1
 8001404:	2b02      	cmp	r3, #2
 8001406:	d81e      	bhi.n	8001446 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	88db      	ldrh	r3, [r3, #6]
 800140c:	2b02      	cmp	r3, #2
 800140e:	d004      	beq.n	800141a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8001410:	6839      	ldr	r1, [r7, #0]
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f000 f8a5 	bl	8001562 <USBD_CtlError>
        break;
 8001418:	e01a      	b.n	8001450 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2201      	movs	r2, #1
 800141e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8001426:	2b00      	cmp	r3, #0
 8001428:	d005      	beq.n	8001436 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	f043 0202 	orr.w	r2, r3, #2
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	330c      	adds	r3, #12
 800143a:	2202      	movs	r2, #2
 800143c:	4619      	mov	r1, r3
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f000 f8a0 	bl	8001584 <USBD_CtlSendData>
      break;
 8001444:	e004      	b.n	8001450 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8001446:	6839      	ldr	r1, [r7, #0]
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 f88a 	bl	8001562 <USBD_CtlError>
      break;
 800144e:	bf00      	nop
  }
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	885b      	ldrh	r3, [r3, #2]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d107      	bne.n	800147a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2201      	movs	r2, #1
 800146e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 f8c3 	bl	80015fe <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8001478:	e013      	b.n	80014a2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	885b      	ldrh	r3, [r3, #2]
 800147e:	2b02      	cmp	r3, #2
 8001480:	d10b      	bne.n	800149a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	889b      	ldrh	r3, [r3, #4]
 8001486:	0a1b      	lsrs	r3, r3, #8
 8001488:	b29b      	uxth	r3, r3
 800148a:	b2da      	uxtb	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f000 f8b3 	bl	80015fe <USBD_CtlSendStatus>
}
 8001498:	e003      	b.n	80014a2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800149a:	6839      	ldr	r1, [r7, #0]
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f000 f860 	bl	8001562 <USBD_CtlError>
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b082      	sub	sp, #8
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	3b01      	subs	r3, #1
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d80b      	bhi.n	80014da <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	885b      	ldrh	r3, [r3, #2]
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d10c      	bne.n	80014e4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2200      	movs	r2, #0
 80014ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 f893 	bl	80015fe <USBD_CtlSendStatus>
      }
      break;
 80014d8:	e004      	b.n	80014e4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80014da:	6839      	ldr	r1, [r7, #0]
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f000 f840 	bl	8001562 <USBD_CtlError>
      break;
 80014e2:	e000      	b.n	80014e6 <USBD_ClrFeature+0x3c>
      break;
 80014e4:	bf00      	nop
  }
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b084      	sub	sp, #16
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	781a      	ldrb	r2, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	3301      	adds	r3, #1
 8001508:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	781a      	ldrb	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	3301      	adds	r3, #1
 8001516:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	f7ff fa16 	bl	800094a <SWAPBYTE>
 800151e:	4603      	mov	r3, r0
 8001520:	461a      	mov	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	3301      	adds	r3, #1
 800152a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	3301      	adds	r3, #1
 8001530:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8001532:	68f8      	ldr	r0, [r7, #12]
 8001534:	f7ff fa09 	bl	800094a <SWAPBYTE>
 8001538:	4603      	mov	r3, r0
 800153a:	461a      	mov	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	3301      	adds	r3, #1
 8001544:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3301      	adds	r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800154c:	68f8      	ldr	r0, [r7, #12]
 800154e:	f7ff f9fc 	bl	800094a <SWAPBYTE>
 8001552:	4603      	mov	r3, r0
 8001554:	461a      	mov	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	80da      	strh	r2, [r3, #6]
}
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b082      	sub	sp, #8
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800156c:	2180      	movs	r1, #128	@ 0x80
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f000 f982 	bl	8001878 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8001574:	2100      	movs	r1, #0
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f000 f97e 	bl	8001878 <USBD_LL_StallEP>
}
 800157c:	bf00      	nop
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2202      	movs	r2, #2
 8001594:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	2100      	movs	r1, #0
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f000 f9ed 	bl	800198a <USBD_LL_Transmit>

  return USBD_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b084      	sub	sp, #16
 80015be:	af00      	add	r7, sp, #0
 80015c0:	60f8      	str	r0, [r7, #12]
 80015c2:	60b9      	str	r1, [r7, #8]
 80015c4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68ba      	ldr	r2, [r7, #8]
 80015ca:	2100      	movs	r1, #0
 80015cc:	68f8      	ldr	r0, [r7, #12]
 80015ce:	f000 f9dc 	bl	800198a <USBD_LL_Transmit>

  return USBD_OK;
 80015d2:	2300      	movs	r3, #0
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	68ba      	ldr	r2, [r7, #8]
 80015ec:	2100      	movs	r1, #0
 80015ee:	68f8      	ldr	r0, [r7, #12]
 80015f0:	f000 f9ec 	bl	80019cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b082      	sub	sp, #8
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2204      	movs	r2, #4
 800160a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800160e:	2300      	movs	r3, #0
 8001610:	2200      	movs	r2, #0
 8001612:	2100      	movs	r1, #0
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f000 f9b8 	bl	800198a <USBD_LL_Transmit>

  return USBD_OK;
 800161a:	2300      	movs	r3, #0
}
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2205      	movs	r2, #5
 8001630:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8001634:	2300      	movs	r3, #0
 8001636:	2200      	movs	r2, #0
 8001638:	2100      	movs	r1, #0
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f000 f9c6 	bl	80019cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800165e:	4619      	mov	r1, r3
 8001660:	4610      	mov	r0, r2
 8001662:	f7fe fe56 	bl	8000312 <USBD_LL_SetupStage>
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	460b      	mov	r3, r1
 8001678:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8001680:	78fa      	ldrb	r2, [r7, #3]
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	4613      	mov	r3, r2
 8001686:	00db      	lsls	r3, r3, #3
 8001688:	4413      	add	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	440b      	add	r3, r1
 800168e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	4619      	mov	r1, r3
 8001698:	f7fe fe90 	bl	80003bc <USBD_LL_DataOutStage>
}
 800169c:	bf00      	nop
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	460b      	mov	r3, r1
 80016ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80016b6:	78fa      	ldrb	r2, [r7, #3]
 80016b8:	6879      	ldr	r1, [r7, #4]
 80016ba:	4613      	mov	r3, r2
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	4413      	add	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	440b      	add	r3, r1
 80016c4:	3320      	adds	r3, #32
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	78fb      	ldrb	r3, [r7, #3]
 80016ca:	4619      	mov	r1, r3
 80016cc:	f7fe ff29 	bl	8000522 <USBD_LL_DataInStage>
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff f863 	bl	80007b2 <USBD_LL_SOF>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80016fc:	2301      	movs	r3, #1
 80016fe:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	79db      	ldrb	r3, [r3, #7]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d102      	bne.n	800170e <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8001708:	2300      	movs	r3, #0
 800170a:	73fb      	strb	r3, [r7, #15]
 800170c:	e008      	b.n	8001720 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	79db      	ldrb	r3, [r3, #7]
 8001712:	2b02      	cmp	r3, #2
 8001714:	d102      	bne.n	800171c <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8001716:	2301      	movs	r3, #1
 8001718:	73fb      	strb	r3, [r7, #15]
 800171a:	e001      	b.n	8001720 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800171c:	f000 fbf4 	bl	8001f08 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001726:	7bfa      	ldrb	r2, [r7, #15]
 8001728:	4611      	mov	r1, r2
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fffd 	bl	800072a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe ffa5 	bl	8000686 <USBD_LL_Reset>
}
 800173c:	bf00      	nop
 800173e:	3710      	adds	r7, #16
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fff9 	bl	800074a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6812      	ldr	r2, [r2, #0]
 8001766:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800176a:	f043 0301 	orr.w	r3, r3, #1
 800176e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	7adb      	ldrb	r3, [r3, #11]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d005      	beq.n	8001784 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8001778:	4b04      	ldr	r3, [pc, #16]	@ (800178c <HAL_PCD_SuspendCallback+0x48>)
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	4a03      	ldr	r2, [pc, #12]	@ (800178c <HAL_PCD_SuspendCallback+0x48>)
 800177e:	f043 0306 	orr.w	r3, r3, #6
 8001782:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe ffef 	bl	8000782 <USBD_LL_Resume>
}
 80017a4:	bf00      	nop
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	460b      	mov	r3, r1
 80017b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80017be:	78fa      	ldrb	r2, [r7, #3]
 80017c0:	4611      	mov	r1, r2
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff f847 	bl	8000856 <USBD_LL_IsoOUTIncomplete>
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80017e2:	78fa      	ldrb	r2, [r7, #3]
 80017e4:	4611      	mov	r1, r2
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff f803 	bl	80007f2 <USBD_LL_IsoINIncomplete>
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff f859 	bl	80008ba <USBD_LL_DevConnected>
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff f856 	bl	80008d0 <USBD_LL_DevDisconnected>
}
 8001824:	bf00      	nop
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	4608      	mov	r0, r1
 8001836:	4611      	mov	r1, r2
 8001838:	461a      	mov	r2, r3
 800183a:	4603      	mov	r3, r0
 800183c:	70fb      	strb	r3, [r7, #3]
 800183e:	460b      	mov	r3, r1
 8001840:	70bb      	strb	r3, [r7, #2]
 8001842:	4613      	mov	r3, r2
 8001844:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001846:	2300      	movs	r3, #0
 8001848:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800184a:	2300      	movs	r3, #0
 800184c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8001854:	78bb      	ldrb	r3, [r7, #2]
 8001856:	883a      	ldrh	r2, [r7, #0]
 8001858:	78f9      	ldrb	r1, [r7, #3]
 800185a:	f002 f94f 	bl	8003afc <HAL_PCD_EP_Open>
 800185e:	4603      	mov	r3, r0
 8001860:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8001862:	7bfb      	ldrb	r3, [r7, #15]
 8001864:	4618      	mov	r0, r3
 8001866:	f000 f921 	bl	8001aac <USBD_Get_USB_Status>
 800186a:	4603      	mov	r3, r0
 800186c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800186e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001870:	4618      	mov	r0, r3
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	460b      	mov	r3, r1
 8001882:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001884:	2300      	movs	r3, #0
 8001886:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8001888:	2300      	movs	r3, #0
 800188a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8001892:	78fa      	ldrb	r2, [r7, #3]
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f002 fa0f 	bl	8003cba <HAL_PCD_EP_SetStall>
 800189c:	4603      	mov	r3, r0
 800189e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 f902 	bl	8001aac <USBD_Get_USB_Status>
 80018a8:	4603      	mov	r3, r0
 80018aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80018ac:	7bbb      	ldrb	r3, [r7, #14]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b084      	sub	sp, #16
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	460b      	mov	r3, r1
 80018c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80018c2:	2300      	movs	r3, #0
 80018c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80018c6:	2300      	movs	r3, #0
 80018c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80018d0:	78fa      	ldrb	r2, [r7, #3]
 80018d2:	4611      	mov	r1, r2
 80018d4:	4618      	mov	r0, r3
 80018d6:	f002 fa53 	bl	8003d80 <HAL_PCD_EP_ClrStall>
 80018da:	4603      	mov	r3, r0
 80018dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80018de:	7bfb      	ldrb	r3, [r7, #15]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f000 f8e3 	bl	8001aac <USBD_Get_USB_Status>
 80018e6:	4603      	mov	r3, r0
 80018e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80018ea:	7bbb      	ldrb	r3, [r7, #14]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3710      	adds	r7, #16
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8001906:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8001908:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800190c:	2b00      	cmp	r3, #0
 800190e:	da0b      	bge.n	8001928 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8001910:	78fb      	ldrb	r3, [r7, #3]
 8001912:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001916:	68f9      	ldr	r1, [r7, #12]
 8001918:	4613      	mov	r3, r2
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	4413      	add	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	440b      	add	r3, r1
 8001922:	3316      	adds	r3, #22
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	e00b      	b.n	8001940 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8001928:	78fb      	ldrb	r3, [r7, #3]
 800192a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800192e:	68f9      	ldr	r1, [r7, #12]
 8001930:	4613      	mov	r3, r2
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	4413      	add	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	440b      	add	r3, r1
 800193a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800193e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001940:	4618      	mov	r0, r3
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	460b      	mov	r3, r1
 8001956:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001958:	2300      	movs	r3, #0
 800195a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800195c:	2300      	movs	r3, #0
 800195e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8001966:	78fa      	ldrb	r2, [r7, #3]
 8001968:	4611      	mov	r1, r2
 800196a:	4618      	mov	r0, r3
 800196c:	f002 f8a2 	bl	8003ab4 <HAL_PCD_SetAddress>
 8001970:	4603      	mov	r3, r0
 8001972:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8001974:	7bfb      	ldrb	r3, [r7, #15]
 8001976:	4618      	mov	r0, r3
 8001978:	f000 f898 	bl	8001aac <USBD_Get_USB_Status>
 800197c:	4603      	mov	r3, r0
 800197e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8001980:	7bbb      	ldrb	r3, [r7, #14]
}
 8001982:	4618      	mov	r0, r3
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b086      	sub	sp, #24
 800198e:	af00      	add	r7, sp, #0
 8001990:	60f8      	str	r0, [r7, #12]
 8001992:	607a      	str	r2, [r7, #4]
 8001994:	603b      	str	r3, [r7, #0]
 8001996:	460b      	mov	r3, r1
 8001998:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800199a:	2300      	movs	r3, #0
 800199c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800199e:	2300      	movs	r3, #0
 80019a0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80019a8:	7af9      	ldrb	r1, [r7, #11]
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	f002 f94a 	bl	8003c46 <HAL_PCD_EP_Transmit>
 80019b2:	4603      	mov	r3, r0
 80019b4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80019b6:	7dfb      	ldrb	r3, [r7, #23]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 f877 	bl	8001aac <USBD_Get_USB_Status>
 80019be:	4603      	mov	r3, r0
 80019c0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80019c2:	7dbb      	ldrb	r3, [r7, #22]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	607a      	str	r2, [r7, #4]
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	460b      	mov	r3, r1
 80019da:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80019dc:	2300      	movs	r3, #0
 80019de:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80019ea:	7af9      	ldrb	r1, [r7, #11]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	f002 f8ee 	bl	8003bd0 <HAL_PCD_EP_Receive>
 80019f4:	4603      	mov	r3, r0
 80019f6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80019f8:	7dfb      	ldrb	r3, [r7, #23]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f000 f856 	bl	8001aac <USBD_Get_USB_Status>
 8001a00:	4603      	mov	r3, r0
 8001a02:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8001a04:	7dbb      	ldrb	r3, [r7, #22]
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3718      	adds	r7, #24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
	...

08001a10 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8001a1c:	78fb      	ldrb	r3, [r7, #3]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d002      	beq.n	8001a28 <HAL_PCDEx_LPM_Callback+0x18>
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d01f      	beq.n	8001a66 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8001a26:	e03b      	b.n	8001aa0 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	7adb      	ldrb	r3, [r3, #11]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d007      	beq.n	8001a40 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8001a30:	f000 f878 	bl	8001b24 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8001a34:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa8 <HAL_PCDEx_LPM_Callback+0x98>)
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa8 <HAL_PCDEx_LPM_Callback+0x98>)
 8001a3a:	f023 0306 	bic.w	r3, r3, #6
 8001a3e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	6812      	ldr	r2, [r2, #0]
 8001a4e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8001a52:	f023 0301 	bic.w	r3, r3, #1
 8001a56:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7fe fe8f 	bl	8000782 <USBD_LL_Resume>
    break;
 8001a64:	e01c      	b.n	8001aa0 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	6812      	ldr	r2, [r2, #0]
 8001a74:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8001a78:	f043 0301 	orr.w	r3, r3, #1
 8001a7c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fe60 	bl	800074a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	7adb      	ldrb	r3, [r3, #11]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d005      	beq.n	8001a9e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8001a92:	4b05      	ldr	r3, [pc, #20]	@ (8001aa8 <HAL_PCDEx_LPM_Callback+0x98>)
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	4a04      	ldr	r2, [pc, #16]	@ (8001aa8 <HAL_PCDEx_LPM_Callback+0x98>)
 8001a98:	f043 0306 	orr.w	r3, r3, #6
 8001a9c:	6113      	str	r3, [r2, #16]
    break;
 8001a9e:	bf00      	nop
}
 8001aa0:	bf00      	nop
 8001aa2:	3708      	adds	r7, #8
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	2b03      	cmp	r3, #3
 8001abe:	d817      	bhi.n	8001af0 <USBD_Get_USB_Status+0x44>
 8001ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac8 <USBD_Get_USB_Status+0x1c>)
 8001ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac6:	bf00      	nop
 8001ac8:	08001ad9 	.word	0x08001ad9
 8001acc:	08001adf 	.word	0x08001adf
 8001ad0:	08001ae5 	.word	0x08001ae5
 8001ad4:	08001aeb 	.word	0x08001aeb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	73fb      	strb	r3, [r7, #15]
    break;
 8001adc:	e00b      	b.n	8001af6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	73fb      	strb	r3, [r7, #15]
    break;
 8001ae2:	e008      	b.n	8001af6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
    break;
 8001ae8:	e005      	b.n	8001af6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8001aea:	2303      	movs	r3, #3
 8001aec:	73fb      	strb	r3, [r7, #15]
    break;
 8001aee:	e002      	b.n	8001af6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8001af0:	2303      	movs	r3, #3
 8001af2:	73fb      	strb	r3, [r7, #15]
    break;
 8001af4:	bf00      	nop
  }
  return usb_status;
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b08:	f000 fc10 	bl	800232c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b0c:	f000 f80a 	bl	8001b24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b10:	f000 f946 	bl	8001da0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001b14:	f000 f866 	bl	8001be4 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001b18:	f000 f8a4 	bl	8001c64 <MX_TIM3_Init>
  MX_USB_OTG_HS_PCD_Init();
 8001b1c:	f000 f912 	bl	8001d44 <MX_USB_OTG_HS_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <main+0x1c>

08001b24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b09e      	sub	sp, #120	@ 0x78
 8001b28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b2a:	f107 0318 	add.w	r3, r7, #24
 8001b2e:	2260      	movs	r2, #96	@ 0x60
 8001b30:	2100      	movs	r1, #0
 8001b32:	4618      	mov	r0, r3
 8001b34:	f007 f81e 	bl	8008b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b38:	463b      	mov	r3, r7
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	605a      	str	r2, [r3, #4]
 8001b40:	609a      	str	r2, [r3, #8]
 8001b42:	60da      	str	r2, [r3, #12]
 8001b44:	611a      	str	r2, [r3, #16]
 8001b46:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b48:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8001b4c:	f002 fb7e 	bl	800424c <HAL_PWREx_ControlVoltageScaling>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <SystemClock_Config+0x36>
  {
    Error_Handler();
 8001b56:	f000 f9d7 	bl	8001f08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_MSI;
 8001b5a:	2311      	movs	r3, #17
 8001b5c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b62:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b64:	2301      	movs	r3, #1
 8001b66:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001b68:	2310      	movs	r3, #16
 8001b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b70:	2302      	movs	r3, #2
 8001b72:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001b74:	2301      	movs	r3, #1
 8001b76:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8001b78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001b82:	230a      	movs	r3, #10
 8001b84:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001b86:	2302      	movs	r3, #2
 8001b88:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001b92:	230c      	movs	r3, #12
 8001b94:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b9a:	f107 0318 	add.w	r3, r7, #24
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f002 fc0e 	bl	80043c0 <HAL_RCC_OscConfig>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001baa:	f000 f9ad 	bl	8001f08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bae:	231f      	movs	r3, #31
 8001bb0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001bc6:	463b      	mov	r3, r7
 8001bc8:	2104      	movs	r1, #4
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f003 fad4 	bl	8005178 <HAL_RCC_ClockConfig>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001bd6:	f000 f997 	bl	8001f08 <Error_Handler>
  }
}
 8001bda:	bf00      	nop
 8001bdc:	3778      	adds	r7, #120	@ 0x78
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
	...

08001be4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001be8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001bea:	4a1c      	ldr	r2, [pc, #112]	@ (8001c5c <MX_I2C1_Init+0x78>)
 8001bec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 8001bee:	4b1a      	ldr	r3, [pc, #104]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c60 <MX_I2C1_Init+0x7c>)
 8001bf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bf4:	4b18      	ldr	r3, [pc, #96]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bfa:	4b17      	ldr	r3, [pc, #92]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c00:	4b15      	ldr	r3, [pc, #84]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c06:	4b14      	ldr	r3, [pc, #80]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c0c:	4b12      	ldr	r3, [pc, #72]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c12:	4b11      	ldr	r3, [pc, #68]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c18:	4b0f      	ldr	r3, [pc, #60]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c1e:	480e      	ldr	r0, [pc, #56]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001c20:	f001 f822 	bl	8002c68 <HAL_I2C_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c2a:	f000 f96d 	bl	8001f08 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c2e:	2100      	movs	r1, #0
 8001c30:	4809      	ldr	r0, [pc, #36]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001c32:	f001 f8b4 	bl	8002d9e <HAL_I2CEx_ConfigAnalogFilter>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c3c:	f000 f964 	bl	8001f08 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c40:	2100      	movs	r1, #0
 8001c42:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <MX_I2C1_Init+0x74>)
 8001c44:	f001 f8f6 	bl	8002e34 <HAL_I2CEx_ConfigDigitalFilter>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c4e:	f000 f95b 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	2000002c 	.word	0x2000002c
 8001c5c:	40005400 	.word	0x40005400
 8001c60:	30909dec 	.word	0x30909dec

08001c64 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	@ 0x28
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c6a:	f107 031c 	add.w	r3, r7, #28
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	605a      	str	r2, [r3, #4]
 8001c74:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c76:	463b      	mov	r3, r7
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
 8001c84:	615a      	str	r2, [r3, #20]
 8001c86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c88:	4b2c      	ldr	r3, [pc, #176]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001c8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001d40 <MX_TIM3_Init+0xdc>)
 8001c8c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c8e:	4b2b      	ldr	r3, [pc, #172]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c94:	4b29      	ldr	r3, [pc, #164]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8001c9a:	4b28      	ldr	r3, [pc, #160]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001c9c:	22ff      	movs	r2, #255	@ 0xff
 8001c9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca0:	4b26      	ldr	r3, [pc, #152]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca6:	4b25      	ldr	r3, [pc, #148]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001cac:	4823      	ldr	r0, [pc, #140]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001cae:	f004 fde3 	bl	8006878 <HAL_TIM_PWM_Init>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001cb8:	f000 f926 	bl	8001f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cc4:	f107 031c 	add.w	r3, r7, #28
 8001cc8:	4619      	mov	r1, r3
 8001cca:	481c      	ldr	r0, [pc, #112]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001ccc:	f005 fc1e 	bl	800750c <HAL_TIMEx_MasterConfigSynchronization>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001cd6:	f000 f917 	bl	8001f08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cda:	2360      	movs	r3, #96	@ 0x60
 8001cdc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cea:	463b      	mov	r3, r7
 8001cec:	2200      	movs	r2, #0
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4812      	ldr	r0, [pc, #72]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001cf2:	f004 fe19 	bl	8006928 <HAL_TIM_PWM_ConfigChannel>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001cfc:	f000 f904 	bl	8001f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d00:	463b      	mov	r3, r7
 8001d02:	2204      	movs	r2, #4
 8001d04:	4619      	mov	r1, r3
 8001d06:	480d      	ldr	r0, [pc, #52]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001d08:	f004 fe0e 	bl	8006928 <HAL_TIM_PWM_ConfigChannel>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001d12:	f000 f8f9 	bl	8001f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d16:	463b      	mov	r3, r7
 8001d18:	2208      	movs	r2, #8
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4807      	ldr	r0, [pc, #28]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001d1e:	f004 fe03 	bl	8006928 <HAL_TIM_PWM_ConfigChannel>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001d28:	f000 f8ee 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d2c:	4803      	ldr	r0, [pc, #12]	@ (8001d3c <MX_TIM3_Init+0xd8>)
 8001d2e:	f000 f997 	bl	8002060 <HAL_TIM_MspPostInit>

}
 8001d32:	bf00      	nop
 8001d34:	3728      	adds	r7, #40	@ 0x28
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000080 	.word	0x20000080
 8001d40:	40000400 	.word	0x40000400

08001d44 <MX_USB_OTG_HS_PCD_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_PCD_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8001d48:	4b13      	ldr	r3, [pc, #76]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d4a:	4a14      	ldr	r2, [pc, #80]	@ (8001d9c <MX_USB_OTG_HS_PCD_Init+0x58>)
 8001d4c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8001d4e:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d50:	2209      	movs	r2, #9
 8001d52:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 8001d54:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_HS_EMBEDDED_PHY;
 8001d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d5c:	2203      	movs	r2, #3
 8001d5e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8001d60:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8001d66:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8001d78:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8001d84:	4804      	ldr	r0, [pc, #16]	@ (8001d98 <MX_USB_OTG_HS_PCD_Init+0x54>)
 8001d86:	f001 f8a1 	bl	8002ecc <HAL_PCD_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_USB_OTG_HS_PCD_Init+0x50>
  {
    Error_Handler();
 8001d90:	f000 f8ba 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	200000cc 	.word	0x200000cc
 8001d9c:	42040000 	.word	0x42040000

08001da0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08c      	sub	sp, #48	@ 0x30
 8001da4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da6:	f107 031c 	add.w	r3, r7, #28
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	605a      	str	r2, [r3, #4]
 8001db0:	609a      	str	r2, [r3, #8]
 8001db2:	60da      	str	r2, [r3, #12]
 8001db4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001db6:	4b50      	ldr	r3, [pc, #320]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001db8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dbc:	4a4e      	ldr	r2, [pc, #312]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001dbe:	f043 0310 	orr.w	r3, r3, #16
 8001dc2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001dc6:	4b4c      	ldr	r3, [pc, #304]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dcc:	f003 0310 	and.w	r3, r3, #16
 8001dd0:	61bb      	str	r3, [r7, #24]
 8001dd2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dd4:	4b48      	ldr	r3, [pc, #288]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dda:	4a47      	ldr	r2, [pc, #284]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001ddc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001de0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001de4:	4b44      	ldr	r3, [pc, #272]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001de6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dee:	617b      	str	r3, [r7, #20]
 8001df0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df2:	4b41      	ldr	r3, [pc, #260]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001df8:	4a3f      	ldr	r2, [pc, #252]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001dfa:	f043 0302 	orr.w	r3, r3, #2
 8001dfe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e02:	4b3d      	ldr	r3, [pc, #244]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e10:	4b39      	ldr	r3, [pc, #228]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e16:	4a38      	ldr	r2, [pc, #224]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e18:	f043 0308 	orr.w	r3, r3, #8
 8001e1c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e20:	4b35      	ldr	r3, [pc, #212]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e26:	f003 0308 	and.w	r3, r3, #8
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e2e:	4b32      	ldr	r3, [pc, #200]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e34:	4a30      	ldr	r2, [pc, #192]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e36:	f043 0304 	orr.w	r3, r3, #4
 8001e3a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e44:	f003 0304 	and.w	r3, r3, #4
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e52:	4a29      	ldr	r2, [pc, #164]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e5c:	4b26      	ldr	r3, [pc, #152]	@ (8001ef8 <MX_GPIO_Init+0x158>)
 8001e5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin, GPIO_PIN_RESET);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f240 210a 	movw	r1, #522	@ 0x20a
 8001e70:	4822      	ldr	r0, [pc, #136]	@ (8001efc <MX_GPIO_Init+0x15c>)
 8001e72:	f000 fee1 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_EEPROM_VCC_ENABLE_GPIO_Port, MCU_EEPROM_VCC_ENABLE_Pin, GPIO_PIN_RESET);
 8001e76:	2200      	movs	r2, #0
 8001e78:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e7c:	4820      	ldr	r0, [pc, #128]	@ (8001f00 <MX_GPIO_Init+0x160>)
 8001e7e:	f000 fedb 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EEPROM_A2_Pin MCU_EEPROM_WP_Pin SYSTEM_SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin;
 8001e82:	f240 230a 	movw	r3, #522	@ 0x20a
 8001e86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e90:	2300      	movs	r3, #0
 8001e92:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e94:	f107 031c 	add.w	r3, r7, #28
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4818      	ldr	r0, [pc, #96]	@ (8001efc <MX_GPIO_Init+0x15c>)
 8001e9c:	f000 fcec 	bl	8002878 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_CABLE_Pin */
  GPIO_InitStruct.Pin = USB_CABLE_Pin;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_CABLE_GPIO_Port, &GPIO_InitStruct);
 8001eac:	f107 031c 	add.w	r3, r7, #28
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4814      	ldr	r0, [pc, #80]	@ (8001f04 <MX_GPIO_Init+0x164>)
 8001eb4:	f000 fce0 	bl	8002878 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_PUSH_BUTTON_Pin */
  GPIO_InitStruct.Pin = MCU_PUSH_BUTTON_Pin;
 8001eb8:	2380      	movs	r3, #128	@ 0x80
 8001eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCU_PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001ec4:	f107 031c 	add.w	r3, r7, #28
 8001ec8:	4619      	mov	r1, r3
 8001eca:	480c      	ldr	r0, [pc, #48]	@ (8001efc <MX_GPIO_Init+0x15c>)
 8001ecc:	f000 fcd4 	bl	8002878 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_EEPROM_VCC_ENABLE_Pin */
  GPIO_InitStruct.Pin = MCU_EEPROM_VCC_ENABLE_Pin;
 8001ed0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ed4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MCU_EEPROM_VCC_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001ee2:	f107 031c 	add.w	r3, r7, #28
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4805      	ldr	r0, [pc, #20]	@ (8001f00 <MX_GPIO_Init+0x160>)
 8001eea:	f000 fcc5 	bl	8002878 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001eee:	bf00      	nop
 8001ef0:	3730      	adds	r7, #48	@ 0x30
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	46020c00 	.word	0x46020c00
 8001efc:	42021000 	.word	0x42021000
 8001f00:	42020c00 	.word	0x42020c00
 8001f04:	42020400 	.word	0x42020400

08001f08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f0c:	b672      	cpsid	i
}
 8001f0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <Error_Handler+0x8>

08001f14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f44 <HAL_MspInit+0x30>)
 8001f1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f20:	4a08      	ldr	r2, [pc, #32]	@ (8001f44 <HAL_MspInit+0x30>)
 8001f22:	f043 0304 	orr.w	r3, r3, #4
 8001f26:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <HAL_MspInit+0x30>)
 8001f2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	607b      	str	r3, [r7, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 8001f38:	f002 fa14 	bl	8004364 <HAL_PWREx_EnableVddUSB>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f3c:	bf00      	nop
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	46020c00 	.word	0x46020c00

08001f48 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b0c0      	sub	sp, #256	@ 0x100
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f60:	f107 0310 	add.w	r3, r7, #16
 8001f64:	22d8      	movs	r2, #216	@ 0xd8
 8001f66:	2100      	movs	r1, #0
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f006 fe03 	bl	8008b74 <memset>
  if(hi2c->Instance==I2C1)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a27      	ldr	r2, [pc, #156]	@ (8002010 <HAL_I2C_MspInit+0xc8>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d145      	bne.n	8002004 <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f78:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f84:	2300      	movs	r3, #0
 8001f86:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f88:	f107 0310 	add.w	r3, r7, #16
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f003 fc87 	bl	80058a0 <HAL_RCCEx_PeriphCLKConfig>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001f98:	f7ff ffb6 	bl	8001f08 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002014 <HAL_I2C_MspInit+0xcc>)
 8001f9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fa2:	4a1c      	ldr	r2, [pc, #112]	@ (8002014 <HAL_I2C_MspInit+0xcc>)
 8001fa4:	f043 0302 	orr.w	r3, r3, #2
 8001fa8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fac:	4b19      	ldr	r3, [pc, #100]	@ (8002014 <HAL_I2C_MspInit+0xcc>)
 8001fae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fbe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fc2:	2312      	movs	r3, #18
 8001fc4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fd4:	2304      	movs	r3, #4
 8001fd6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fda:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001fde:	4619      	mov	r1, r3
 8001fe0:	480d      	ldr	r0, [pc, #52]	@ (8002018 <HAL_I2C_MspInit+0xd0>)
 8001fe2:	f000 fc49 	bl	8002878 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8002014 <HAL_I2C_MspInit+0xcc>)
 8001fe8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001fec:	4a09      	ldr	r2, [pc, #36]	@ (8002014 <HAL_I2C_MspInit+0xcc>)
 8001fee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ff2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001ff6:	4b07      	ldr	r3, [pc, #28]	@ (8002014 <HAL_I2C_MspInit+0xcc>)
 8001ff8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ffc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002004:	bf00      	nop
 8002006:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40005400 	.word	0x40005400
 8002014:	46020c00 	.word	0x46020c00
 8002018:	42020400 	.word	0x42020400

0800201c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a0b      	ldr	r2, [pc, #44]	@ (8002058 <HAL_TIM_PWM_MspInit+0x3c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d10e      	bne.n	800204c <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800202e:	4b0b      	ldr	r3, [pc, #44]	@ (800205c <HAL_TIM_PWM_MspInit+0x40>)
 8002030:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002034:	4a09      	ldr	r2, [pc, #36]	@ (800205c <HAL_TIM_PWM_MspInit+0x40>)
 8002036:	f043 0302 	orr.w	r3, r3, #2
 800203a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800203e:	4b07      	ldr	r3, [pc, #28]	@ (800205c <HAL_TIM_PWM_MspInit+0x40>)
 8002040:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800204c:	bf00      	nop
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	40000400 	.word	0x40000400
 800205c:	46020c00 	.word	0x46020c00

08002060 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 030c 	add.w	r3, r7, #12
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a13      	ldr	r2, [pc, #76]	@ (80020cc <HAL_TIM_MspPostInit+0x6c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d11f      	bne.n	80020c2 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002082:	4b13      	ldr	r3, [pc, #76]	@ (80020d0 <HAL_TIM_MspPostInit+0x70>)
 8002084:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002088:	4a11      	ldr	r2, [pc, #68]	@ (80020d0 <HAL_TIM_MspPostInit+0x70>)
 800208a:	f043 0304 	orr.w	r3, r3, #4
 800208e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002092:	4b0f      	ldr	r3, [pc, #60]	@ (80020d0 <HAL_TIM_MspPostInit+0x70>)
 8002094:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80020a0:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80020a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a6:	2302      	movs	r3, #2
 80020a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020b2:	2302      	movs	r3, #2
 80020b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b6:	f107 030c 	add.w	r3, r7, #12
 80020ba:	4619      	mov	r1, r3
 80020bc:	4805      	ldr	r0, [pc, #20]	@ (80020d4 <HAL_TIM_MspPostInit+0x74>)
 80020be:	f000 fbdb 	bl	8002878 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80020c2:	bf00      	nop
 80020c4:	3720      	adds	r7, #32
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40000400 	.word	0x40000400
 80020d0:	46020c00 	.word	0x46020c00
 80020d4:	42020800 	.word	0x42020800

080020d8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b0bc      	sub	sp, #240	@ 0xf0
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020e0:	f107 0318 	add.w	r3, r7, #24
 80020e4:	22d8      	movs	r2, #216	@ 0xd8
 80020e6:	2100      	movs	r1, #0
 80020e8:	4618      	mov	r0, r3
 80020ea:	f006 fd43 	bl	8008b74 <memset>
  if(hpcd->Instance==USB_OTG_HS)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a3e      	ldr	r2, [pc, #248]	@ (80021ec <HAL_PCD_MspInit+0x114>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d174      	bne.n	80021e2 <HAL_PCD_MspInit+0x10a>
  {
    /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020f8:	4b3d      	ldr	r3, [pc, #244]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 80020fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80020fe:	4a3c      	ldr	r2, [pc, #240]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 8002100:	f043 0302 	orr.w	r3, r3, #2
 8002104:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8002108:	4b39      	ldr	r3, [pc, #228]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 800210a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	697b      	ldr	r3, [r7, #20]

    /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHY;
 8002116:	f04f 0200 	mov.w	r2, #0
 800211a:	f04f 0308 	mov.w	r3, #8
 800211e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.UsbPhyClockSelection = RCC_USBPHYCLKSOURCE_HSE;
 8002122:	2300      	movs	r3, #0
 8002124:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002128:	f107 0318 	add.w	r3, r7, #24
 800212c:	4618      	mov	r0, r3
 800212e:	f003 fbb7 	bl	80058a0 <HAL_RCCEx_PeriphCLKConfig>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 8002138:	f7ff fee6 	bl	8001f08 <Error_Handler>
    }

  /** Set the OTG PHY reference clock selection
  */
    HAL_SYSCFG_SetOTGPHYReferenceClockSelection(SYSCFG_OTG_HS_PHY_CLK_SELECT_1);
 800213c:	200c      	movs	r0, #12
 800213e:	f000 f9f3 	bl	8002528 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8002142:	4b2b      	ldr	r3, [pc, #172]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 8002144:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002148:	4a29      	ldr	r2, [pc, #164]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 800214a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800214e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002152:	4b27      	ldr	r3, [pc, #156]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 8002154:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002158:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800215c:	613b      	str	r3, [r7, #16]
 800215e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
 8002160:	4b23      	ldr	r3, [pc, #140]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 8002162:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002166:	4a22      	ldr	r2, [pc, #136]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 8002168:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800216c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002170:	4b1f      	ldr	r3, [pc, #124]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 8002172:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002176:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800217e:	4b1c      	ldr	r3, [pc, #112]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 8002180:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002184:	f003 0304 	and.w	r3, r3, #4
 8002188:	2b00      	cmp	r3, #0
 800218a:	d11b      	bne.n	80021c4 <HAL_PCD_MspInit+0xec>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800218c:	4b18      	ldr	r3, [pc, #96]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 800218e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002192:	4a17      	ldr	r2, [pc, #92]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 8002194:	f043 0304 	orr.w	r3, r3, #4
 8002198:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800219c:	4b14      	ldr	r3, [pc, #80]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 800219e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	60bb      	str	r3, [r7, #8]
 80021a8:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80021aa:	f002 f8db 	bl	8004364 <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 80021ae:	f002 f8e9 	bl	8004384 <HAL_PWREx_EnableUSBHSTranceiverSupply>
      __HAL_RCC_PWR_CLK_DISABLE();
 80021b2:	4b0f      	ldr	r3, [pc, #60]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 80021b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021b8:	4a0d      	ldr	r2, [pc, #52]	@ (80021f0 <HAL_PCD_MspInit+0x118>)
 80021ba:	f023 0304 	bic.w	r3, r3, #4
 80021be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80021c2:	e003      	b.n	80021cc <HAL_PCD_MspInit+0xf4>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80021c4:	f002 f8ce 	bl	8004364 <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 80021c8:	f002 f8dc 	bl	8004384 <HAL_PWREx_EnableUSBHSTranceiverSupply>
    }

    /*Configuring the SYSCFG registers OTG_HS PHY*/
    /*OTG_HS PHY enable*/
      HAL_SYSCFG_EnableOTGPHY(SYSCFG_OTG_HS_PHY_ENABLE);
 80021cc:	2001      	movs	r0, #1
 80021ce:	f000 f997 	bl	8002500 <HAL_SYSCFG_EnableOTGPHY>
    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	2049      	movs	r0, #73	@ 0x49
 80021d8:	f000 fa72 	bl	80026c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80021dc:	2049      	movs	r0, #73	@ 0x49
 80021de:	f000 fa89 	bl	80026f4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 80021e2:	bf00      	nop
 80021e4:	37f0      	adds	r7, #240	@ 0xf0
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	42040000 	.word	0x42040000
 80021f0:	46020c00 	.word	0x46020c00

080021f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021f8:	bf00      	nop
 80021fa:	e7fd      	b.n	80021f8 <NMI_Handler+0x4>

080021fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002200:	bf00      	nop
 8002202:	e7fd      	b.n	8002200 <HardFault_Handler+0x4>

08002204 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <MemManage_Handler+0x4>

0800220c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <BusFault_Handler+0x4>

08002214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002218:	bf00      	nop
 800221a:	e7fd      	b.n	8002218 <UsageFault_Handler+0x4>

0800221c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002220:	bf00      	nop
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800222a:	b480      	push	{r7}
 800222c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800224a:	f000 f915 	bl	8002478 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
	...

08002254 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8002258:	4802      	ldr	r0, [pc, #8]	@ (8002264 <OTG_HS_IRQHandler+0x10>)
 800225a:	f000 ff43 	bl	80030e4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	200000cc 	.word	0x200000cc

08002268 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800226c:	4b18      	ldr	r3, [pc, #96]	@ (80022d0 <SystemInit+0x68>)
 800226e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002272:	4a17      	ldr	r2, [pc, #92]	@ (80022d0 <SystemInit+0x68>)
 8002274:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002278:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 800227c:	4b15      	ldr	r3, [pc, #84]	@ (80022d4 <SystemInit+0x6c>)
 800227e:	2201      	movs	r2, #1
 8002280:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002282:	4b14      	ldr	r3, [pc, #80]	@ (80022d4 <SystemInit+0x6c>)
 8002284:	2200      	movs	r2, #0
 8002286:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002288:	4b12      	ldr	r3, [pc, #72]	@ (80022d4 <SystemInit+0x6c>)
 800228a:	2200      	movs	r2, #0
 800228c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800228e:	4b11      	ldr	r3, [pc, #68]	@ (80022d4 <SystemInit+0x6c>)
 8002290:	2200      	movs	r2, #0
 8002292:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002294:	4b0f      	ldr	r3, [pc, #60]	@ (80022d4 <SystemInit+0x6c>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a0e      	ldr	r2, [pc, #56]	@ (80022d4 <SystemInit+0x6c>)
 800229a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800229e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80022a2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80022a4:	4b0b      	ldr	r3, [pc, #44]	@ (80022d4 <SystemInit+0x6c>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80022aa:	4b0a      	ldr	r3, [pc, #40]	@ (80022d4 <SystemInit+0x6c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a09      	ldr	r2, [pc, #36]	@ (80022d4 <SystemInit+0x6c>)
 80022b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022b4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80022b6:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <SystemInit+0x6c>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022bc:	4b04      	ldr	r3, [pc, #16]	@ (80022d0 <SystemInit+0x68>)
 80022be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80022c2:	609a      	str	r2, [r3, #8]
  #endif
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000ed00 	.word	0xe000ed00
 80022d4:	46020c00 	.word	0x46020c00

080022d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80022d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002310 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80022dc:	f7ff ffc4 	bl	8002268 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80022e0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80022e2:	e003      	b.n	80022ec <LoopCopyDataInit>

080022e4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80022e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80022e6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80022e8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80022ea:	3104      	adds	r1, #4

080022ec <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80022ec:	480a      	ldr	r0, [pc, #40]	@ (8002318 <LoopForever+0xa>)
	ldr	r3, =_edata
 80022ee:	4b0b      	ldr	r3, [pc, #44]	@ (800231c <LoopForever+0xe>)
	adds	r2, r0, r1
 80022f0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80022f2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80022f4:	d3f6      	bcc.n	80022e4 <CopyDataInit>
	ldr	r2, =_sbss
 80022f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002320 <LoopForever+0x12>)
	b	LoopFillZerobss
 80022f8:	e002      	b.n	8002300 <LoopFillZerobss>

080022fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80022fa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80022fc:	f842 3b04 	str.w	r3, [r2], #4

08002300 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002300:	4b08      	ldr	r3, [pc, #32]	@ (8002324 <LoopForever+0x16>)
	cmp	r2, r3
 8002302:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002304:	d3f9      	bcc.n	80022fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002306:	f006 fc3d 	bl	8008b84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800230a:	f7ff fbfb 	bl	8001b04 <main>

0800230e <LoopForever>:

LoopForever:
    b LoopForever
 800230e:	e7fe      	b.n	800230e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002310:	20270000 	.word	0x20270000
	ldr	r3, =_sidata
 8002314:	08008cbc 	.word	0x08008cbc
	ldr	r0, =_sdata
 8002318:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800231c:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 8002320:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8002324:	200005b4 	.word	0x200005b4

08002328 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002328:	e7fe      	b.n	8002328 <ADC1_2_IRQHandler>
	...

0800232c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002330:	4b12      	ldr	r3, [pc, #72]	@ (800237c <HAL_Init+0x50>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a11      	ldr	r2, [pc, #68]	@ (800237c <HAL_Init+0x50>)
 8002336:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800233a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800233c:	2003      	movs	r0, #3
 800233e:	f000 f9b4 	bl	80026aa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002342:	f003 f90b 	bl	800555c <HAL_RCC_GetSysClockFreq>
 8002346:	4602      	mov	r2, r0
 8002348:	4b0d      	ldr	r3, [pc, #52]	@ (8002380 <HAL_Init+0x54>)
 800234a:	6a1b      	ldr	r3, [r3, #32]
 800234c:	f003 030f 	and.w	r3, r3, #15
 8002350:	490c      	ldr	r1, [pc, #48]	@ (8002384 <HAL_Init+0x58>)
 8002352:	5ccb      	ldrb	r3, [r1, r3]
 8002354:	fa22 f303 	lsr.w	r3, r2, r3
 8002358:	4a0b      	ldr	r2, [pc, #44]	@ (8002388 <HAL_Init+0x5c>)
 800235a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800235c:	2004      	movs	r0, #4
 800235e:	f000 f9f9 	bl	8002754 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002362:	200f      	movs	r0, #15
 8002364:	f000 f812 	bl	800238c <HAL_InitTick>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e002      	b.n	8002378 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002372:	f7ff fdcf 	bl	8001f14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	bd80      	pop	{r7, pc}
 800237c:	40022000 	.word	0x40022000
 8002380:	46020c00 	.word	0x46020c00
 8002384:	08008be4 	.word	0x08008be4
 8002388:	20000000 	.word	0x20000000

0800238c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002394:	2300      	movs	r3, #0
 8002396:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002398:	4b33      	ldr	r3, [pc, #204]	@ (8002468 <HAL_InitTick+0xdc>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d101      	bne.n	80023a4 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e05c      	b.n	800245e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80023a4:	4b31      	ldr	r3, [pc, #196]	@ (800246c <HAL_InitTick+0xe0>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d10c      	bne.n	80023ca <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80023b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002470 <HAL_InitTick+0xe4>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	4b2c      	ldr	r3, [pc, #176]	@ (8002468 <HAL_InitTick+0xdc>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	4619      	mov	r1, r3
 80023ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023be:	fbb3 f3f1 	udiv	r3, r3, r1
 80023c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	e037      	b.n	800243a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80023ca:	f000 fa1b 	bl	8002804 <HAL_SYSTICK_GetCLKSourceConfig>
 80023ce:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d023      	beq.n	800241e <HAL_InitTick+0x92>
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d82d      	bhi.n	8002438 <HAL_InitTick+0xac>
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_InitTick+0x5e>
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d00d      	beq.n	8002404 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80023e8:	e026      	b.n	8002438 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80023ea:	4b21      	ldr	r3, [pc, #132]	@ (8002470 <HAL_InitTick+0xe4>)
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <HAL_InitTick+0xdc>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	4619      	mov	r1, r3
 80023f4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80023f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80023fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002400:	60fb      	str	r3, [r7, #12]
        break;
 8002402:	e01a      	b.n	800243a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002404:	4b18      	ldr	r3, [pc, #96]	@ (8002468 <HAL_InitTick+0xdc>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	461a      	mov	r2, r3
 800240a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800240e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002412:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002416:	fbb2 f3f3 	udiv	r3, r2, r3
 800241a:	60fb      	str	r3, [r7, #12]
        break;
 800241c:	e00d      	b.n	800243a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800241e:	4b12      	ldr	r3, [pc, #72]	@ (8002468 <HAL_InitTick+0xdc>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002428:	fbb3 f3f2 	udiv	r3, r3, r2
 800242c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002430:	fbb2 f3f3 	udiv	r3, r2, r3
 8002434:	60fb      	str	r3, [r7, #12]
        break;
 8002436:	e000      	b.n	800243a <HAL_InitTick+0xae>
        break;
 8002438:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f000 f968 	bl	8002710 <HAL_SYSTICK_Config>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e009      	b.n	800245e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800244a:	2200      	movs	r2, #0
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	f04f 30ff 	mov.w	r0, #4294967295
 8002452:	f000 f935 	bl	80026c0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002456:	4a07      	ldr	r2, [pc, #28]	@ (8002474 <HAL_InitTick+0xe8>)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000008 	.word	0x20000008
 800246c:	e000e010 	.word	0xe000e010
 8002470:	20000000 	.word	0x20000000
 8002474:	20000004 	.word	0x20000004

08002478 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800247c:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <HAL_IncTick+0x20>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	461a      	mov	r2, r3
 8002482:	4b06      	ldr	r3, [pc, #24]	@ (800249c <HAL_IncTick+0x24>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4413      	add	r3, r2
 8002488:	4a04      	ldr	r2, [pc, #16]	@ (800249c <HAL_IncTick+0x24>)
 800248a:	6013      	str	r3, [r2, #0]
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	20000008 	.word	0x20000008
 800249c:	200005b0 	.word	0x200005b0

080024a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  return uwTick;
 80024a4:	4b03      	ldr	r3, [pc, #12]	@ (80024b4 <HAL_GetTick+0x14>)
 80024a6:	681b      	ldr	r3, [r3, #0]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	200005b0 	.word	0x200005b0

080024b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c0:	f7ff ffee 	bl	80024a0 <HAL_GetTick>
 80024c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d0:	d005      	beq.n	80024de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024d2:	4b0a      	ldr	r3, [pc, #40]	@ (80024fc <HAL_Delay+0x44>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	4413      	add	r3, r2
 80024dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024de:	bf00      	nop
 80024e0:	f7ff ffde 	bl	80024a0 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d8f7      	bhi.n	80024e0 <HAL_Delay+0x28>
  {
  }
}
 80024f0:	bf00      	nop
 80024f2:	bf00      	nop
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000008 	.word	0x20000008

08002500 <HAL_SYSCFG_EnableOTGPHY>:
  * @param  OTGPHYConfig Defines the OTG PHY configuration.
            This parameter can be one of @ref SYSCFG_OTG_PHY_Enable
  * @retval None
  */
void HAL_SYSCFG_EnableOTGPHY(uint32_t OTGPHYConfig)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_CONFIG(OTGPHYConfig));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_EN, OTGPHYConfig);
 8002508:	4b06      	ldr	r3, [pc, #24]	@ (8002524 <HAL_SYSCFG_EnableOTGPHY+0x24>)
 800250a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800250c:	f023 0201 	bic.w	r2, r3, #1
 8002510:	4904      	ldr	r1, [pc, #16]	@ (8002524 <HAL_SYSCFG_EnableOTGPHY+0x24>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4313      	orrs	r3, r2
 8002516:	674b      	str	r3, [r1, #116]	@ 0x74
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	46000400 	.word	0x46000400

08002528 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>:
  * @param  RefClkSelection Defines the OTG PHY reference clock selection.
            This parameter can be one of the @ref SYSCFG_OTG_PHY_RefenceClockSelection
  * @retval None
  */
void HAL_SYSCFG_SetOTGPHYReferenceClockSelection(uint32_t RefClkSelection)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_REFERENCE_CLOCK(RefClkSelection));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_CLKSEL, RefClkSelection);
 8002530:	4b06      	ldr	r3, [pc, #24]	@ (800254c <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 8002532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002534:	f023 023c 	bic.w	r2, r3, #60	@ 0x3c
 8002538:	4904      	ldr	r1, [pc, #16]	@ (800254c <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4313      	orrs	r3, r2
 800253e:	674b      	str	r3, [r1, #116]	@ 0x74
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	46000400 	.word	0x46000400

08002550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002560:	4b0c      	ldr	r3, [pc, #48]	@ (8002594 <__NVIC_SetPriorityGrouping+0x44>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002566:	68ba      	ldr	r2, [r7, #8]
 8002568:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800256c:	4013      	ands	r3, r2
 800256e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002578:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800257c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002582:	4a04      	ldr	r2, [pc, #16]	@ (8002594 <__NVIC_SetPriorityGrouping+0x44>)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	60d3      	str	r3, [r2, #12]
}
 8002588:	bf00      	nop
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	e000ed00 	.word	0xe000ed00

08002598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800259c:	4b04      	ldr	r3, [pc, #16]	@ (80025b0 <__NVIC_GetPriorityGrouping+0x18>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	0a1b      	lsrs	r3, r3, #8
 80025a2:	f003 0307 	and.w	r3, r3, #7
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80025be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	db0b      	blt.n	80025de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025c6:	88fb      	ldrh	r3, [r7, #6]
 80025c8:	f003 021f 	and.w	r2, r3, #31
 80025cc:	4907      	ldr	r1, [pc, #28]	@ (80025ec <__NVIC_EnableIRQ+0x38>)
 80025ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025d2:	095b      	lsrs	r3, r3, #5
 80025d4:	2001      	movs	r0, #1
 80025d6:	fa00 f202 	lsl.w	r2, r0, r2
 80025da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000e100 	.word	0xe000e100

080025f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	6039      	str	r1, [r7, #0]
 80025fa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80025fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002600:	2b00      	cmp	r3, #0
 8002602:	db0a      	blt.n	800261a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	b2da      	uxtb	r2, r3
 8002608:	490c      	ldr	r1, [pc, #48]	@ (800263c <__NVIC_SetPriority+0x4c>)
 800260a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800260e:	0112      	lsls	r2, r2, #4
 8002610:	b2d2      	uxtb	r2, r2
 8002612:	440b      	add	r3, r1
 8002614:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002618:	e00a      	b.n	8002630 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	b2da      	uxtb	r2, r3
 800261e:	4908      	ldr	r1, [pc, #32]	@ (8002640 <__NVIC_SetPriority+0x50>)
 8002620:	88fb      	ldrh	r3, [r7, #6]
 8002622:	f003 030f 	and.w	r3, r3, #15
 8002626:	3b04      	subs	r3, #4
 8002628:	0112      	lsls	r2, r2, #4
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	440b      	add	r3, r1
 800262e:	761a      	strb	r2, [r3, #24]
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	e000e100 	.word	0xe000e100
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002644:	b480      	push	{r7}
 8002646:	b089      	sub	sp, #36	@ 0x24
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	f1c3 0307 	rsb	r3, r3, #7
 800265e:	2b04      	cmp	r3, #4
 8002660:	bf28      	it	cs
 8002662:	2304      	movcs	r3, #4
 8002664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	3304      	adds	r3, #4
 800266a:	2b06      	cmp	r3, #6
 800266c:	d902      	bls.n	8002674 <NVIC_EncodePriority+0x30>
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	3b03      	subs	r3, #3
 8002672:	e000      	b.n	8002676 <NVIC_EncodePriority+0x32>
 8002674:	2300      	movs	r3, #0
 8002676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002678:	f04f 32ff 	mov.w	r2, #4294967295
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43da      	mvns	r2, r3
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	401a      	ands	r2, r3
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800268c:	f04f 31ff 	mov.w	r1, #4294967295
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	fa01 f303 	lsl.w	r3, r1, r3
 8002696:	43d9      	mvns	r1, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800269c:	4313      	orrs	r3, r2
         );
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3724      	adds	r7, #36	@ 0x24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b082      	sub	sp, #8
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7ff ff4c 	bl	8002550 <__NVIC_SetPriorityGrouping>
}
 80026b8:	bf00      	nop
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
 80026cc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026ce:	f7ff ff63 	bl	8002598 <__NVIC_GetPriorityGrouping>
 80026d2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	68b9      	ldr	r1, [r7, #8]
 80026d8:	6978      	ldr	r0, [r7, #20]
 80026da:	f7ff ffb3 	bl	8002644 <NVIC_EncodePriority>
 80026de:	4602      	mov	r2, r0
 80026e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026e4:	4611      	mov	r1, r2
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff ff82 	bl	80025f0 <__NVIC_SetPriority>
}
 80026ec:	bf00      	nop
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff ff56 	bl	80025b4 <__NVIC_EnableIRQ>
}
 8002708:	bf00      	nop
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3b01      	subs	r3, #1
 800271c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002720:	d301      	bcc.n	8002726 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002722:	2301      	movs	r3, #1
 8002724:	e00d      	b.n	8002742 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002726:	4a0a      	ldr	r2, [pc, #40]	@ (8002750 <HAL_SYSTICK_Config+0x40>)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3b01      	subs	r3, #1
 800272c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800272e:	4b08      	ldr	r3, [pc, #32]	@ (8002750 <HAL_SYSTICK_Config+0x40>)
 8002730:	2200      	movs	r2, #0
 8002732:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002734:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <HAL_SYSTICK_Config+0x40>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a05      	ldr	r2, [pc, #20]	@ (8002750 <HAL_SYSTICK_Config+0x40>)
 800273a:	f043 0303 	orr.w	r3, r3, #3
 800273e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	e000e010 	.word	0xe000e010

08002754 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b04      	cmp	r3, #4
 8002760:	d844      	bhi.n	80027ec <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002762:	a201      	add	r2, pc, #4	@ (adr r2, 8002768 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002768:	0800278b 	.word	0x0800278b
 800276c:	080027a9 	.word	0x080027a9
 8002770:	080027cb 	.word	0x080027cb
 8002774:	080027ed 	.word	0x080027ed
 8002778:	0800277d 	.word	0x0800277d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800277c:	4b1f      	ldr	r3, [pc, #124]	@ (80027fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a1e      	ldr	r2, [pc, #120]	@ (80027fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002782:	f043 0304 	orr.w	r3, r3, #4
 8002786:	6013      	str	r3, [r2, #0]
      break;
 8002788:	e031      	b.n	80027ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800278a:	4b1c      	ldr	r3, [pc, #112]	@ (80027fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1b      	ldr	r2, [pc, #108]	@ (80027fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002790:	f023 0304 	bic.w	r3, r3, #4
 8002794:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8002796:	4b1a      	ldr	r3, [pc, #104]	@ (8002800 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800279c:	4a18      	ldr	r2, [pc, #96]	@ (8002800 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800279e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80027a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80027a6:	e022      	b.n	80027ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80027a8:	4b14      	ldr	r3, [pc, #80]	@ (80027fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a13      	ldr	r2, [pc, #76]	@ (80027fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027ae:	f023 0304 	bic.w	r3, r3, #4
 80027b2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80027b4:	4b12      	ldr	r3, [pc, #72]	@ (8002800 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027ba:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80027be:	4a10      	ldr	r2, [pc, #64]	@ (8002800 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80027c8:	e011      	b.n	80027ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80027ca:	4b0c      	ldr	r3, [pc, #48]	@ (80027fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a0b      	ldr	r2, [pc, #44]	@ (80027fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027d0:	f023 0304 	bic.w	r3, r3, #4
 80027d4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80027d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002800 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027dc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80027e0:	4a07      	ldr	r2, [pc, #28]	@ (8002800 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80027e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80027ea:	e000      	b.n	80027ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80027ec:	bf00      	nop
  }
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	e000e010 	.word	0xe000e010
 8002800:	46020c00 	.word	0x46020c00

08002804 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800280a:	4b19      	ldr	r3, [pc, #100]	@ (8002870 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0304 	and.w	r3, r3, #4
 8002812:	2b00      	cmp	r3, #0
 8002814:	d002      	beq.n	800281c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002816:	2304      	movs	r3, #4
 8002818:	607b      	str	r3, [r7, #4]
 800281a:	e021      	b.n	8002860 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 800281c:	4b15      	ldr	r3, [pc, #84]	@ (8002874 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 800281e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002822:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002826:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800282e:	d011      	beq.n	8002854 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002836:	d810      	bhi.n	800285a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d004      	beq.n	8002848 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002844:	d003      	beq.n	800284e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002846:	e008      	b.n	800285a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002848:	2300      	movs	r3, #0
 800284a:	607b      	str	r3, [r7, #4]
        break;
 800284c:	e008      	b.n	8002860 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800284e:	2301      	movs	r3, #1
 8002850:	607b      	str	r3, [r7, #4]
        break;
 8002852:	e005      	b.n	8002860 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002854:	2302      	movs	r3, #2
 8002856:	607b      	str	r3, [r7, #4]
        break;
 8002858:	e002      	b.n	8002860 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800285a:	2300      	movs	r3, #0
 800285c:	607b      	str	r3, [r7, #4]
        break;
 800285e:	bf00      	nop
    }
  }
  return systick_source;
 8002860:	687b      	ldr	r3, [r7, #4]
}
 8002862:	4618      	mov	r0, r3
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	e000e010 	.word	0xe000e010
 8002874:	46020c00 	.word	0x46020c00

08002878 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002878:	b480      	push	{r7}
 800287a:	b089      	sub	sp, #36	@ 0x24
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8002882:	2300      	movs	r3, #0
 8002884:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800288a:	e1c2      	b.n	8002c12 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	2101      	movs	r1, #1
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	fa01 f303 	lsl.w	r3, r1, r3
 8002898:	4013      	ands	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 81b2 	beq.w	8002c0c <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a55      	ldr	r2, [pc, #340]	@ (8002a00 <HAL_GPIO_Init+0x188>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d15d      	bne.n	800296c <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80028b6:	2201      	movs	r2, #1
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	43db      	mvns	r3, r3
 80028c0:	69fa      	ldr	r2, [r7, #28]
 80028c2:	4013      	ands	r3, r2
 80028c4:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f003 0201 	and.w	r2, r3, #1
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	69fa      	ldr	r2, [r7, #28]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69fa      	ldr	r2, [r7, #28]
 80028de:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80028e0:	4a48      	ldr	r2, [pc, #288]	@ (8002a04 <HAL_GPIO_Init+0x18c>)
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80028e8:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80028ea:	4a46      	ldr	r2, [pc, #280]	@ (8002a04 <HAL_GPIO_Init+0x18c>)
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	4413      	add	r3, r2
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	08da      	lsrs	r2, r3, #3
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	3208      	adds	r2, #8
 80028fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002902:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	220f      	movs	r2, #15
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	43db      	mvns	r3, r3
 8002914:	69fa      	ldr	r2, [r7, #28]
 8002916:	4013      	ands	r3, r2
 8002918:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	f003 0307 	and.w	r3, r3, #7
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	220b      	movs	r2, #11
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	69fa      	ldr	r2, [r7, #28]
 800292a:	4313      	orrs	r3, r2
 800292c:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	08da      	lsrs	r2, r3, #3
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	3208      	adds	r2, #8
 8002936:	69f9      	ldr	r1, [r7, #28]
 8002938:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	2203      	movs	r2, #3
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	69fa      	ldr	r2, [r7, #28]
 8002950:	4013      	ands	r3, r2
 8002952:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	2202      	movs	r2, #2
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	69fa      	ldr	r2, [r7, #28]
 8002960:	4313      	orrs	r3, r2
 8002962:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	69fa      	ldr	r2, [r7, #28]
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	e067      	b.n	8002a3c <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b02      	cmp	r3, #2
 8002972:	d003      	beq.n	800297c <HAL_GPIO_Init+0x104>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	2b12      	cmp	r3, #18
 800297a:	d145      	bne.n	8002a08 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	08da      	lsrs	r2, r3, #3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	3208      	adds	r2, #8
 8002984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002988:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	f003 0307 	and.w	r3, r3, #7
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	220f      	movs	r2, #15
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	43db      	mvns	r3, r3
 800299a:	69fa      	ldr	r2, [r7, #28]
 800299c:	4013      	ands	r3, r2
 800299e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	691b      	ldr	r3, [r3, #16]
 80029a4:	f003 020f 	and.w	r2, r3, #15
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	f003 0307 	and.w	r3, r3, #7
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	69fa      	ldr	r2, [r7, #28]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	08da      	lsrs	r2, r3, #3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	3208      	adds	r2, #8
 80029c2:	69f9      	ldr	r1, [r7, #28]
 80029c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	2203      	movs	r2, #3
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	69fa      	ldr	r2, [r7, #28]
 80029dc:	4013      	ands	r3, r2
 80029de:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 0203 	and.w	r2, r3, #3
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	69fa      	ldr	r2, [r7, #28]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	69fa      	ldr	r2, [r7, #28]
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	e01e      	b.n	8002a3c <HAL_GPIO_Init+0x1c4>
 80029fe:	bf00      	nop
 8002a00:	46020000 	.word	0x46020000
 8002a04:	08008c34 	.word	0x08008c34
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	2203      	movs	r2, #3
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	43db      	mvns	r3, r3
 8002a1a:	69fa      	ldr	r2, [r7, #28]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 0203 	and.w	r2, r3, #3
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	69fa      	ldr	r2, [r7, #28]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	69fa      	ldr	r2, [r7, #28]
 8002a3a:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d00b      	beq.n	8002a5c <HAL_GPIO_Init+0x1e4>
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d007      	beq.n	8002a5c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a50:	2b11      	cmp	r3, #17
 8002a52:	d003      	beq.n	8002a5c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	2b12      	cmp	r3, #18
 8002a5a:	d130      	bne.n	8002abe <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	2203      	movs	r2, #3
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	69fa      	ldr	r2, [r7, #28]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	68da      	ldr	r2, [r3, #12]
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	69fa      	ldr	r2, [r7, #28]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	69fa      	ldr	r2, [r7, #28]
 8002a8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002a92:	2201      	movs	r2, #1
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	69fa      	ldr	r2, [r7, #28]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	091b      	lsrs	r3, r3, #4
 8002aa8:	f003 0201 	and.w	r2, r3, #1
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	69fa      	ldr	r2, [r7, #28]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	69fa      	ldr	r2, [r7, #28]
 8002abc:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	2b03      	cmp	r3, #3
 8002ac4:	d107      	bne.n	8002ad6 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002aca:	2b03      	cmp	r3, #3
 8002acc:	d11b      	bne.n	8002b06 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d017      	beq.n	8002b06 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	2203      	movs	r2, #3
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	69fa      	ldr	r2, [r7, #28]
 8002aea:	4013      	ands	r3, r2
 8002aec:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	689a      	ldr	r2, [r3, #8]
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	69fa      	ldr	r2, [r7, #28]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	69fa      	ldr	r2, [r7, #28]
 8002b04:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d07c      	beq.n	8002c0c <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002b12:	4a47      	ldr	r2, [pc, #284]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	089b      	lsrs	r3, r3, #2
 8002b18:	3318      	adds	r3, #24
 8002b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b1e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	f003 0303 	and.w	r3, r3, #3
 8002b26:	00db      	lsls	r3, r3, #3
 8002b28:	220f      	movs	r2, #15
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	69fa      	ldr	r2, [r7, #28]
 8002b32:	4013      	ands	r3, r2
 8002b34:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	0a9a      	lsrs	r2, r3, #10
 8002b3a:	4b3e      	ldr	r3, [pc, #248]	@ (8002c34 <HAL_GPIO_Init+0x3bc>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	f002 0203 	and.w	r2, r2, #3
 8002b44:	00d2      	lsls	r2, r2, #3
 8002b46:	4093      	lsls	r3, r2
 8002b48:	69fa      	ldr	r2, [r7, #28]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002b4e:	4938      	ldr	r1, [pc, #224]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	089b      	lsrs	r3, r3, #2
 8002b54:	3318      	adds	r3, #24
 8002b56:	69fa      	ldr	r2, [r7, #28]
 8002b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002b5c:	4b34      	ldr	r3, [pc, #208]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	69fa      	ldr	r2, [r7, #28]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8002b78:	69fa      	ldr	r2, [r7, #28]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8002b80:	4a2b      	ldr	r2, [pc, #172]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002b86:	4b2a      	ldr	r3, [pc, #168]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	69fa      	ldr	r2, [r7, #28]
 8002b92:	4013      	ands	r3, r2
 8002b94:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8002ba2:	69fa      	ldr	r2, [r7, #28]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002baa:	4a21      	ldr	r2, [pc, #132]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002bb0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002bb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bb6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	69fa      	ldr	r2, [r7, #28]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8002bce:	69fa      	ldr	r2, [r7, #28]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002bd6:	4a16      	ldr	r2, [pc, #88]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002bde:	4b14      	ldr	r3, [pc, #80]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002be4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	43db      	mvns	r3, r3
 8002bea:	69fa      	ldr	r2, [r7, #28]
 8002bec:	4013      	ands	r3, r2
 8002bee:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d003      	beq.n	8002c04 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8002bfc:	69fa      	ldr	r2, [r7, #28]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002c04:	4a0a      	ldr	r2, [pc, #40]	@ (8002c30 <HAL_GPIO_Init+0x3b8>)
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	fa22 f303 	lsr.w	r3, r2, r3
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f47f ae35 	bne.w	800288c <HAL_GPIO_Init+0x14>
  }
}
 8002c22:	bf00      	nop
 8002c24:	bf00      	nop
 8002c26:	3724      	adds	r7, #36	@ 0x24
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	46022000 	.word	0x46022000
 8002c34:	002f7f7f 	.word	0x002f7f7f

08002c38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	807b      	strh	r3, [r7, #2]
 8002c44:	4613      	mov	r3, r2
 8002c46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c48:	787b      	ldrb	r3, [r7, #1]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c4e:	887a      	ldrh	r2, [r7, #2]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8002c54:	e002      	b.n	8002c5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8002c56:	887a      	ldrh	r2, [r7, #2]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e08d      	b.n	8002d96 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d106      	bne.n	8002c94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7ff f95a 	bl	8001f48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2224      	movs	r2, #36	@ 0x24
 8002c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 0201 	bic.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002cb8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689a      	ldr	r2, [r3, #8]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cc8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d107      	bne.n	8002ce2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689a      	ldr	r2, [r3, #8]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cde:	609a      	str	r2, [r3, #8]
 8002ce0:	e006      	b.n	8002cf0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002cee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d108      	bne.n	8002d0a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d06:	605a      	str	r2, [r3, #4]
 8002d08:	e007      	b.n	8002d1a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d18:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d2c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68da      	ldr	r2, [r3, #12]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d3c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	691a      	ldr	r2, [r3, #16]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	69d9      	ldr	r1, [r3, #28]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a1a      	ldr	r2, [r3, #32]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f042 0201 	orr.w	r2, r2, #1
 8002d76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2220      	movs	r2, #32
 8002d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
 8002da6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b20      	cmp	r3, #32
 8002db2:	d138      	bne.n	8002e26 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d101      	bne.n	8002dc2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	e032      	b.n	8002e28 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2224      	movs	r2, #36	@ 0x24
 8002dce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0201 	bic.w	r2, r2, #1
 8002de0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002df0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6819      	ldr	r1, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	683a      	ldr	r2, [r7, #0]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f042 0201 	orr.w	r2, r2, #1
 8002e10:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2220      	movs	r2, #32
 8002e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e22:	2300      	movs	r3, #0
 8002e24:	e000      	b.n	8002e28 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e26:	2302      	movs	r3, #2
  }
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b20      	cmp	r3, #32
 8002e48:	d139      	bne.n	8002ebe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d101      	bne.n	8002e58 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e54:	2302      	movs	r3, #2
 8002e56:	e033      	b.n	8002ec0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2224      	movs	r2, #36	@ 0x24
 8002e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f022 0201 	bic.w	r2, r2, #1
 8002e76:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e86:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	021b      	lsls	r3, r3, #8
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f042 0201 	orr.w	r2, r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2220      	movs	r2, #32
 8002eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	e000      	b.n	8002ec0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ebe:	2302      	movs	r3, #2
  }
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3714      	adds	r7, #20
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e0fe      	b.n	80030dc <HAL_PCD_Init+0x210>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d106      	bne.n	8002ef8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7ff f8f0 	bl	80020d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2203      	movs	r2, #3
 8002efc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f004 fc9b 	bl	8007840 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	7c1a      	ldrb	r2, [r3, #16]
 8002f12:	f88d 2000 	strb.w	r2, [sp]
 8002f16:	3304      	adds	r3, #4
 8002f18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f1a:	f004 fbb9 	bl	8007690 <USB_CoreInit>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d005      	beq.n	8002f30 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2202      	movs	r2, #2
 8002f28:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e0d5      	b.n	80030dc <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2100      	movs	r1, #0
 8002f36:	4618      	mov	r0, r3
 8002f38:	f004 fc93 	bl	8007862 <USB_SetCurrentMode>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d005      	beq.n	8002f4e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2202      	movs	r2, #2
 8002f46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e0c6      	b.n	80030dc <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f4e:	2300      	movs	r3, #0
 8002f50:	73fb      	strb	r3, [r7, #15]
 8002f52:	e04a      	b.n	8002fea <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002f54:	7bfa      	ldrb	r2, [r7, #15]
 8002f56:	6879      	ldr	r1, [r7, #4]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	4413      	add	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	440b      	add	r3, r1
 8002f62:	3315      	adds	r3, #21
 8002f64:	2201      	movs	r2, #1
 8002f66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002f68:	7bfa      	ldrb	r2, [r7, #15]
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	4413      	add	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	440b      	add	r3, r1
 8002f76:	3314      	adds	r3, #20
 8002f78:	7bfa      	ldrb	r2, [r7, #15]
 8002f7a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002f7c:	7bfa      	ldrb	r2, [r7, #15]
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	b298      	uxth	r0, r3
 8002f82:	6879      	ldr	r1, [r7, #4]
 8002f84:	4613      	mov	r3, r2
 8002f86:	00db      	lsls	r3, r3, #3
 8002f88:	4413      	add	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	332e      	adds	r3, #46	@ 0x2e
 8002f90:	4602      	mov	r2, r0
 8002f92:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002f94:	7bfa      	ldrb	r2, [r7, #15]
 8002f96:	6879      	ldr	r1, [r7, #4]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	4413      	add	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	3318      	adds	r3, #24
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002fa8:	7bfa      	ldrb	r2, [r7, #15]
 8002faa:	6879      	ldr	r1, [r7, #4]
 8002fac:	4613      	mov	r3, r2
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	4413      	add	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	440b      	add	r3, r1
 8002fb6:	331c      	adds	r3, #28
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002fbc:	7bfa      	ldrb	r2, [r7, #15]
 8002fbe:	6879      	ldr	r1, [r7, #4]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	4413      	add	r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	440b      	add	r3, r1
 8002fca:	3320      	adds	r3, #32
 8002fcc:	2200      	movs	r2, #0
 8002fce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002fd0:	7bfa      	ldrb	r2, [r7, #15]
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	4413      	add	r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	3324      	adds	r3, #36	@ 0x24
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fe4:	7bfb      	ldrb	r3, [r7, #15]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	73fb      	strb	r3, [r7, #15]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	791b      	ldrb	r3, [r3, #4]
 8002fee:	7bfa      	ldrb	r2, [r7, #15]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d3af      	bcc.n	8002f54 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	73fb      	strb	r3, [r7, #15]
 8002ff8:	e044      	b.n	8003084 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002ffa:	7bfa      	ldrb	r2, [r7, #15]
 8002ffc:	6879      	ldr	r1, [r7, #4]
 8002ffe:	4613      	mov	r3, r2
 8003000:	00db      	lsls	r3, r3, #3
 8003002:	4413      	add	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	440b      	add	r3, r1
 8003008:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003010:	7bfa      	ldrb	r2, [r7, #15]
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	4413      	add	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003022:	7bfa      	ldrb	r2, [r7, #15]
 8003024:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003026:	7bfa      	ldrb	r2, [r7, #15]
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4613      	mov	r3, r2
 800302c:	00db      	lsls	r3, r3, #3
 800302e:	4413      	add	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	440b      	add	r3, r1
 8003034:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003038:	2200      	movs	r2, #0
 800303a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800303c:	7bfa      	ldrb	r2, [r7, #15]
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	4613      	mov	r3, r2
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	4413      	add	r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	440b      	add	r3, r1
 800304a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800304e:	2200      	movs	r2, #0
 8003050:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003052:	7bfa      	ldrb	r2, [r7, #15]
 8003054:	6879      	ldr	r1, [r7, #4]
 8003056:	4613      	mov	r3, r2
 8003058:	00db      	lsls	r3, r3, #3
 800305a:	4413      	add	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	440b      	add	r3, r1
 8003060:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003064:	2200      	movs	r2, #0
 8003066:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003068:	7bfa      	ldrb	r2, [r7, #15]
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	4413      	add	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	3301      	adds	r3, #1
 8003082:	73fb      	strb	r3, [r7, #15]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	791b      	ldrb	r3, [r3, #4]
 8003088:	7bfa      	ldrb	r2, [r7, #15]
 800308a:	429a      	cmp	r2, r3
 800308c:	d3b5      	bcc.n	8002ffa <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6818      	ldr	r0, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	7c1a      	ldrb	r2, [r3, #16]
 8003096:	f88d 2000 	strb.w	r2, [sp]
 800309a:	3304      	adds	r3, #4
 800309c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800309e:	f004 fc2d 	bl	80078fc <USB_DevInit>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d005      	beq.n	80030b4 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e013      	b.n	80030dc <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	7b1b      	ldrb	r3, [r3, #12]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d102      	bne.n	80030d0 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f001 f89a 	bl	8004204 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f005 fbd1 	bl	800887c <USB_DevDisconnect>

  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80030e4:	b590      	push	{r4, r7, lr}
 80030e6:	b08d      	sub	sp, #52	@ 0x34
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030f2:	6a3b      	ldr	r3, [r7, #32]
 80030f4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f005 fc72 	bl	80089e4 <USB_GetMode>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	f040 84d3 	bne.w	8003aae <HAL_PCD_IRQHandler+0x9ca>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f005 fbd6 	bl	80088be <USB_ReadInterrupts>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	f000 84c9 	beq.w	8003aac <HAL_PCD_IRQHandler+0x9c8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	0a1b      	lsrs	r3, r3, #8
 8003124:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4618      	mov	r0, r3
 8003134:	f005 fbc3 	bl	80088be <USB_ReadInterrupts>
 8003138:	4603      	mov	r3, r0
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b02      	cmp	r3, #2
 8003140:	d107      	bne.n	8003152 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695a      	ldr	r2, [r3, #20]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f002 0202 	and.w	r2, r2, #2
 8003150:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4618      	mov	r0, r3
 8003158:	f005 fbb1 	bl	80088be <USB_ReadInterrupts>
 800315c:	4603      	mov	r3, r0
 800315e:	f003 0310 	and.w	r3, r3, #16
 8003162:	2b10      	cmp	r3, #16
 8003164:	d161      	bne.n	800322a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	699a      	ldr	r2, [r3, #24]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 0210 	bic.w	r2, r2, #16
 8003174:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	f003 020f 	and.w	r2, r3, #15
 8003182:	4613      	mov	r3, r2
 8003184:	00db      	lsls	r3, r3, #3
 8003186:	4413      	add	r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	4413      	add	r3, r2
 8003192:	3304      	adds	r3, #4
 8003194:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800319c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80031a0:	d124      	bne.n	80031ec <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80031a8:	4013      	ands	r3, r2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d035      	beq.n	800321a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	091b      	lsrs	r3, r3, #4
 80031b6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80031b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031bc:	b29b      	uxth	r3, r3
 80031be:	461a      	mov	r2, r3
 80031c0:	6a38      	ldr	r0, [r7, #32]
 80031c2:	f005 fadd 	bl	8008780 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	68da      	ldr	r2, [r3, #12]
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031d2:	441a      	add	r2, r3
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	695a      	ldr	r2, [r3, #20]
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	091b      	lsrs	r3, r3, #4
 80031e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031e4:	441a      	add	r2, r3
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	615a      	str	r2, [r3, #20]
 80031ea:	e016      	b.n	800321a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80031f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80031f6:	d110      	bne.n	800321a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80031fe:	2208      	movs	r2, #8
 8003200:	4619      	mov	r1, r3
 8003202:	6a38      	ldr	r0, [r7, #32]
 8003204:	f005 fabc 	bl	8008780 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	695a      	ldr	r2, [r3, #20]
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	091b      	lsrs	r3, r3, #4
 8003210:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003214:	441a      	add	r2, r3
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	699a      	ldr	r2, [r3, #24]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 0210 	orr.w	r2, r2, #16
 8003228:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f005 fb45 	bl	80088be <USB_ReadInterrupts>
 8003234:	4603      	mov	r3, r0
 8003236:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800323a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800323e:	f040 80a7 	bne.w	8003390 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003242:	2300      	movs	r3, #0
 8003244:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4618      	mov	r0, r3
 800324c:	f005 fb4a 	bl	80088e4 <USB_ReadDevAllOutEpInterrupt>
 8003250:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003252:	e099      	b.n	8003388 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b00      	cmp	r3, #0
 800325c:	f000 808e 	beq.w	800337c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003266:	b2d2      	uxtb	r2, r2
 8003268:	4611      	mov	r1, r2
 800326a:	4618      	mov	r0, r3
 800326c:	f005 fb6e 	bl	800894c <USB_ReadDevOutEPInterrupt>
 8003270:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b00      	cmp	r3, #0
 800327a:	d00c      	beq.n	8003296 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800327c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327e:	015a      	lsls	r2, r3, #5
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	4413      	add	r3, r2
 8003284:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003288:	461a      	mov	r2, r3
 800328a:	2301      	movs	r3, #1
 800328c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800328e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f000 fe89 	bl	8003fa8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	f003 0308 	and.w	r3, r3, #8
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00c      	beq.n	80032ba <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80032a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a2:	015a      	lsls	r2, r3, #5
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	4413      	add	r3, r2
 80032a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032ac:	461a      	mov	r2, r3
 80032ae:	2308      	movs	r3, #8
 80032b0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80032b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f000 ff5f 	bl	8004178 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	f003 0310 	and.w	r3, r3, #16
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d008      	beq.n	80032d6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80032c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c6:	015a      	lsls	r2, r3, #5
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	4413      	add	r3, r2
 80032cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032d0:	461a      	mov	r2, r3
 80032d2:	2310      	movs	r3, #16
 80032d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d030      	beq.n	8003342 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80032e0:	6a3b      	ldr	r3, [r7, #32]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032e8:	2b80      	cmp	r3, #128	@ 0x80
 80032ea:	d109      	bne.n	8003300 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	69fa      	ldr	r2, [r7, #28]
 80032f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80032fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032fe:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003300:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003302:	4613      	mov	r3, r2
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	4413      	add	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	4413      	add	r3, r2
 8003312:	3304      	adds	r3, #4
 8003314:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	78db      	ldrb	r3, [r3, #3]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d108      	bne.n	8003330 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	2200      	movs	r2, #0
 8003322:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	b2db      	uxtb	r3, r3
 8003328:	4619      	mov	r1, r3
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7fe fa3e 	bl	80017ac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003332:	015a      	lsls	r2, r3, #5
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	4413      	add	r3, r2
 8003338:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800333c:	461a      	mov	r2, r3
 800333e:	2302      	movs	r3, #2
 8003340:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	f003 0320 	and.w	r3, r3, #32
 8003348:	2b00      	cmp	r3, #0
 800334a:	d008      	beq.n	800335e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334e:	015a      	lsls	r2, r3, #5
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	4413      	add	r3, r2
 8003354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003358:	461a      	mov	r2, r3
 800335a:	2320      	movs	r3, #32
 800335c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d009      	beq.n	800337c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336a:	015a      	lsls	r2, r3, #5
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	4413      	add	r3, r2
 8003370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003374:	461a      	mov	r2, r3
 8003376:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800337a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800337c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337e:	3301      	adds	r3, #1
 8003380:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003384:	085b      	lsrs	r3, r3, #1
 8003386:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800338a:	2b00      	cmp	r3, #0
 800338c:	f47f af62 	bne.w	8003254 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f005 fa92 	bl	80088be <USB_ReadInterrupts>
 800339a:	4603      	mov	r3, r0
 800339c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80033a4:	f040 80db 	bne.w	800355e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f005 fab3 	bl	8008918 <USB_ReadDevAllInEpInterrupt>
 80033b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80033b4:	2300      	movs	r3, #0
 80033b6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80033b8:	e0cd      	b.n	8003556 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80033ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f000 80c2 	beq.w	800354a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033cc:	b2d2      	uxtb	r2, r2
 80033ce:	4611      	mov	r1, r2
 80033d0:	4618      	mov	r0, r3
 80033d2:	f005 fad9 	bl	8008988 <USB_ReadDevInEPInterrupt>
 80033d6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d057      	beq.n	8003492 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80033e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e4:	f003 030f 	and.w	r3, r3, #15
 80033e8:	2201      	movs	r2, #1
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	43db      	mvns	r3, r3
 80033fc:	69f9      	ldr	r1, [r7, #28]
 80033fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003402:	4013      	ands	r3, r2
 8003404:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003408:	015a      	lsls	r2, r3, #5
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	4413      	add	r3, r2
 800340e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003412:	461a      	mov	r2, r3
 8003414:	2301      	movs	r3, #1
 8003416:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	799b      	ldrb	r3, [r3, #6]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d132      	bne.n	8003486 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003424:	4613      	mov	r3, r2
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	4413      	add	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	440b      	add	r3, r1
 800342e:	3320      	adds	r3, #32
 8003430:	6819      	ldr	r1, [r3, #0]
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003436:	4613      	mov	r3, r2
 8003438:	00db      	lsls	r3, r3, #3
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4403      	add	r3, r0
 8003440:	331c      	adds	r3, #28
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4419      	add	r1, r3
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800344a:	4613      	mov	r3, r2
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	4413      	add	r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	4403      	add	r3, r0
 8003454:	3320      	adds	r3, #32
 8003456:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345a:	2b00      	cmp	r3, #0
 800345c:	d113      	bne.n	8003486 <HAL_PCD_IRQHandler+0x3a2>
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003462:	4613      	mov	r3, r2
 8003464:	00db      	lsls	r3, r3, #3
 8003466:	4413      	add	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	3324      	adds	r3, #36	@ 0x24
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d108      	bne.n	8003486 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6818      	ldr	r0, [r3, #0]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800347e:	461a      	mov	r2, r3
 8003480:	2101      	movs	r1, #1
 8003482:	f005 fae1 	bl	8008a48 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	b2db      	uxtb	r3, r3
 800348a:	4619      	mov	r1, r3
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7fe f909 	bl	80016a4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	f003 0308 	and.w	r3, r3, #8
 8003498:	2b00      	cmp	r3, #0
 800349a:	d008      	beq.n	80034ae <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800349c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349e:	015a      	lsls	r2, r3, #5
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	4413      	add	r3, r2
 80034a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034a8:	461a      	mov	r2, r3
 80034aa:	2308      	movs	r3, #8
 80034ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	f003 0310 	and.w	r3, r3, #16
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80034b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ba:	015a      	lsls	r2, r3, #5
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	4413      	add	r3, r2
 80034c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034c4:	461a      	mov	r2, r3
 80034c6:	2310      	movs	r3, #16
 80034c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d008      	beq.n	80034e6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80034d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d6:	015a      	lsls	r2, r3, #5
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	4413      	add	r3, r2
 80034dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034e0:	461a      	mov	r2, r3
 80034e2:	2340      	movs	r3, #64	@ 0x40
 80034e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d023      	beq.n	8003538 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80034f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034f2:	6a38      	ldr	r0, [r7, #32]
 80034f4:	f004 fb72 	bl	8007bdc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80034f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034fa:	4613      	mov	r3, r2
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	4413      	add	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	3310      	adds	r3, #16
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	4413      	add	r3, r2
 8003508:	3304      	adds	r3, #4
 800350a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	78db      	ldrb	r3, [r3, #3]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d108      	bne.n	8003526 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	2200      	movs	r2, #0
 8003518:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800351a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351c:	b2db      	uxtb	r3, r3
 800351e:	4619      	mov	r1, r3
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f7fe f955 	bl	80017d0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003528:	015a      	lsls	r2, r3, #5
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	4413      	add	r3, r2
 800352e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003532:	461a      	mov	r2, r3
 8003534:	2302      	movs	r3, #2
 8003536:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800353e:	2b00      	cmp	r3, #0
 8003540:	d003      	beq.n	800354a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003542:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f000 fca2 	bl	8003e8e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800354a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354c:	3301      	adds	r3, #1
 800354e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003552:	085b      	lsrs	r3, r3, #1
 8003554:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003558:	2b00      	cmp	r3, #0
 800355a:	f47f af2e 	bne.w	80033ba <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4618      	mov	r0, r3
 8003564:	f005 f9ab 	bl	80088be <USB_ReadInterrupts>
 8003568:	4603      	mov	r3, r0
 800356a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800356e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003572:	d122      	bne.n	80035ba <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	69fa      	ldr	r2, [r7, #28]
 800357e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003582:	f023 0301 	bic.w	r3, r3, #1
 8003586:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800358e:	2b01      	cmp	r3, #1
 8003590:	d108      	bne.n	80035a4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800359a:	2100      	movs	r1, #0
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7fe fa37 	bl	8001a10 <HAL_PCDEx_LPM_Callback>
 80035a2:	e002      	b.n	80035aa <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7fe f8f3 	bl	8001790 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	695a      	ldr	r2, [r3, #20]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80035b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4618      	mov	r0, r3
 80035c0:	f005 f97d 	bl	80088be <USB_ReadInterrupts>
 80035c4:	4603      	mov	r3, r0
 80035c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035ce:	d112      	bne.n	80035f6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d102      	bne.n	80035e6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f7fe f8af 	bl	8001744 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695a      	ldr	r2, [r3, #20]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80035f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f005 f95f 	bl	80088be <USB_ReadInterrupts>
 8003600:	4603      	mov	r3, r0
 8003602:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003606:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800360a:	d121      	bne.n	8003650 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	695a      	ldr	r2, [r3, #20]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800361a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003622:	2b00      	cmp	r3, #0
 8003624:	d111      	bne.n	800364a <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003634:	089b      	lsrs	r3, r3, #2
 8003636:	f003 020f 	and.w	r2, r3, #15
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003640:	2101      	movs	r1, #1
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7fe f9e4 	bl	8001a10 <HAL_PCDEx_LPM_Callback>
 8003648:	e002      	b.n	8003650 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7fe f87a 	bl	8001744 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4618      	mov	r0, r3
 8003656:	f005 f932 	bl	80088be <USB_ReadInterrupts>
 800365a:	4603      	mov	r3, r0
 800365c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003660:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003664:	f040 80b7 	bne.w	80037d6 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	69fa      	ldr	r2, [r7, #28]
 8003672:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003676:	f023 0301 	bic.w	r3, r3, #1
 800367a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2110      	movs	r1, #16
 8003682:	4618      	mov	r0, r3
 8003684:	f004 faaa 	bl	8007bdc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003688:	2300      	movs	r3, #0
 800368a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800368c:	e046      	b.n	800371c <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800368e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003690:	015a      	lsls	r2, r3, #5
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	4413      	add	r3, r2
 8003696:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800369a:	461a      	mov	r2, r3
 800369c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80036a0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80036a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036a4:	015a      	lsls	r2, r3, #5
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	4413      	add	r3, r2
 80036aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036b2:	0151      	lsls	r1, r2, #5
 80036b4:	69fa      	ldr	r2, [r7, #28]
 80036b6:	440a      	add	r2, r1
 80036b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80036bc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80036c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80036c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036c4:	015a      	lsls	r2, r3, #5
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	4413      	add	r3, r2
 80036ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036ce:	461a      	mov	r2, r3
 80036d0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80036d4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80036d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d8:	015a      	lsls	r2, r3, #5
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	4413      	add	r3, r2
 80036de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036e6:	0151      	lsls	r1, r2, #5
 80036e8:	69fa      	ldr	r2, [r7, #28]
 80036ea:	440a      	add	r2, r1
 80036ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80036f0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80036f4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80036f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f8:	015a      	lsls	r2, r3, #5
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	4413      	add	r3, r2
 80036fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003706:	0151      	lsls	r1, r2, #5
 8003708:	69fa      	ldr	r2, [r7, #28]
 800370a:	440a      	add	r2, r1
 800370c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003710:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003714:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003718:	3301      	adds	r3, #1
 800371a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	791b      	ldrb	r3, [r3, #4]
 8003720:	461a      	mov	r2, r3
 8003722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003724:	4293      	cmp	r3, r2
 8003726:	d3b2      	bcc.n	800368e <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800372e:	69db      	ldr	r3, [r3, #28]
 8003730:	69fa      	ldr	r2, [r7, #28]
 8003732:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003736:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800373a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	7bdb      	ldrb	r3, [r3, #15]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d016      	beq.n	8003772 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800374a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800374e:	69fa      	ldr	r2, [r7, #28]
 8003750:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003754:	f043 030b 	orr.w	r3, r3, #11
 8003758:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003764:	69fa      	ldr	r2, [r7, #28]
 8003766:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800376a:	f043 030b 	orr.w	r3, r3, #11
 800376e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003770:	e015      	b.n	800379e <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	69fa      	ldr	r2, [r7, #28]
 800377c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003780:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003784:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003788:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	69fa      	ldr	r2, [r7, #28]
 8003794:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003798:	f043 030b 	orr.w	r3, r3, #11
 800379c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	69fa      	ldr	r2, [r7, #28]
 80037a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037ac:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80037b0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6818      	ldr	r0, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80037c0:	461a      	mov	r2, r3
 80037c2:	f005 f941 	bl	8008a48 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	695a      	ldr	r2, [r3, #20]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80037d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4618      	mov	r0, r3
 80037dc:	f005 f86f 	bl	80088be <USB_ReadInterrupts>
 80037e0:	4603      	mov	r3, r0
 80037e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ea:	d123      	bne.n	8003834 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f005 f905 	bl	8008a00 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4618      	mov	r0, r3
 80037fc:	f004 fa67 	bl	8007cce <USB_GetDevSpeed>
 8003800:	4603      	mov	r3, r0
 8003802:	461a      	mov	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681c      	ldr	r4, [r3, #0]
 800380c:	f001 ffa8 	bl	8005760 <HAL_RCC_GetHCLKFreq>
 8003810:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003816:	461a      	mov	r2, r3
 8003818:	4620      	mov	r0, r4
 800381a:	f003 ff6f 	bl	80076fc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7fd ff68 	bl	80016f4 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	695a      	ldr	r2, [r3, #20]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003832:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4618      	mov	r0, r3
 800383a:	f005 f840 	bl	80088be <USB_ReadInterrupts>
 800383e:	4603      	mov	r3, r0
 8003840:	f003 0308 	and.w	r3, r3, #8
 8003844:	2b08      	cmp	r3, #8
 8003846:	d10a      	bne.n	800385e <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f7fd ff45 	bl	80016d8 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	695a      	ldr	r2, [r3, #20]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f002 0208 	and.w	r2, r2, #8
 800385c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4618      	mov	r0, r3
 8003864:	f005 f82b 	bl	80088be <USB_ReadInterrupts>
 8003868:	4603      	mov	r3, r0
 800386a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800386e:	2b80      	cmp	r3, #128	@ 0x80
 8003870:	d13d      	bne.n	80038ee <HAL_PCD_IRQHandler+0x80a>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003872:	6a3b      	ldr	r3, [r7, #32]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800387a:	6a3b      	ldr	r3, [r7, #32]
 800387c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800387e:	2301      	movs	r3, #1
 8003880:	627b      	str	r3, [r7, #36]	@ 0x24
 8003882:	e02e      	b.n	80038e2 <HAL_PCD_IRQHandler+0x7fe>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003888:	4613      	mov	r3, r2
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	4413      	add	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d11f      	bne.n	80038dc <HAL_PCD_IRQHandler+0x7f8>
        {
          /* disable the EP */
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800389c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389e:	015a      	lsls	r2, r3, #5
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	4413      	add	r3, r2
 80038a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038ac:	0151      	lsls	r1, r2, #5
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	440a      	add	r2, r1
 80038b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80038b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80038ba:	6013      	str	r3, [r2, #0]
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80038bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038be:	015a      	lsls	r2, r3, #5
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	4413      	add	r3, r2
 80038c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038cc:	0151      	lsls	r1, r2, #5
 80038ce:	69fa      	ldr	r2, [r7, #28]
 80038d0:	440a      	add	r2, r1
 80038d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80038d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80038da:	6013      	str	r3, [r2, #0]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038de:	3301      	adds	r3, #1
 80038e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	791b      	ldrb	r3, [r3, #4]
 80038e6:	461a      	mov	r2, r3
 80038e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d3ca      	bcc.n	8003884 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f004 ffe3 	bl	80088be <USB_ReadInterrupts>
 80038f8:	4603      	mov	r3, r0
 80038fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003902:	d13c      	bne.n	800397e <HAL_PCD_IRQHandler+0x89a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003904:	2301      	movs	r3, #1
 8003906:	627b      	str	r3, [r7, #36]	@ 0x24
 8003908:	e02b      	b.n	8003962 <HAL_PCD_IRQHandler+0x87e>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800390a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390c:	015a      	lsls	r2, r3, #5
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	4413      	add	r3, r2
 8003912:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800391e:	4613      	mov	r3, r2
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	4413      	add	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	440b      	add	r3, r1
 8003928:	3318      	adds	r3, #24
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d115      	bne.n	800395c <HAL_PCD_IRQHandler+0x878>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003930:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003932:	2b00      	cmp	r3, #0
 8003934:	da12      	bge.n	800395c <HAL_PCD_IRQHandler+0x878>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003936:	6879      	ldr	r1, [r7, #4]
 8003938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800393a:	4613      	mov	r3, r2
 800393c:	00db      	lsls	r3, r3, #3
 800393e:	4413      	add	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	440b      	add	r3, r1
 8003944:	3317      	adds	r3, #23
 8003946:	2201      	movs	r2, #1
 8003948:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	b2db      	uxtb	r3, r3
 800394e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003952:	b2db      	uxtb	r3, r3
 8003954:	4619      	mov	r1, r3
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 fa68 	bl	8003e2c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800395c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395e:	3301      	adds	r3, #1
 8003960:	627b      	str	r3, [r7, #36]	@ 0x24
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	791b      	ldrb	r3, [r3, #4]
 8003966:	461a      	mov	r2, r3
 8003968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396a:	4293      	cmp	r3, r2
 800396c:	d3cd      	bcc.n	800390a <HAL_PCD_IRQHandler+0x826>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	695a      	ldr	r2, [r3, #20]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800397c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4618      	mov	r0, r3
 8003984:	f004 ff9b 	bl	80088be <USB_ReadInterrupts>
 8003988:	4603      	mov	r3, r0
 800398a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800398e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003992:	d156      	bne.n	8003a42 <HAL_PCD_IRQHandler+0x95e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003994:	2301      	movs	r3, #1
 8003996:	627b      	str	r3, [r7, #36]	@ 0x24
 8003998:	e045      	b.n	8003a26 <HAL_PCD_IRQHandler+0x942>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800399a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ae:	4613      	mov	r3, r2
 80039b0:	00db      	lsls	r3, r3, #3
 80039b2:	4413      	add	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	440b      	add	r3, r1
 80039b8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d12e      	bne.n	8003a20 <HAL_PCD_IRQHandler+0x93c>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80039c2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	da2b      	bge.n	8003a20 <HAL_PCD_IRQHandler+0x93c>
            (((RegVal & (0x1UL << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	0c1a      	lsrs	r2, r3, #16
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80039d2:	4053      	eors	r3, r2
 80039d4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d121      	bne.n	8003a20 <HAL_PCD_IRQHandler+0x93c>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039e0:	4613      	mov	r3, r2
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	4413      	add	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80039ee:	2201      	movs	r2, #1
 80039f0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80039f2:	6a3b      	ldr	r3, [r7, #32]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80039fa:	6a3b      	ldr	r3, [r7, #32]
 80039fc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80039fe:	6a3b      	ldr	r3, [r7, #32]
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10a      	bne.n	8003a20 <HAL_PCD_IRQHandler+0x93c>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	69fa      	ldr	r2, [r7, #28]
 8003a14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a1c:	6053      	str	r3, [r2, #4]
            break;
 8003a1e:	e008      	b.n	8003a32 <HAL_PCD_IRQHandler+0x94e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a22:	3301      	adds	r3, #1
 8003a24:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	791b      	ldrb	r3, [r3, #4]
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d3b3      	bcc.n	800399a <HAL_PCD_IRQHandler+0x8b6>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	695a      	ldr	r2, [r3, #20]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003a40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f004 ff39 	bl	80088be <USB_ReadInterrupts>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003a52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a56:	d10a      	bne.n	8003a6e <HAL_PCD_IRQHandler+0x98a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7fd fecb 	bl	80017f4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	695a      	ldr	r2, [r3, #20]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003a6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f004 ff23 	bl	80088be <USB_ReadInterrupts>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	f003 0304 	and.w	r3, r3, #4
 8003a7e:	2b04      	cmp	r3, #4
 8003a80:	d115      	bne.n	8003aae <HAL_PCD_IRQHandler+0x9ca>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d002      	beq.n	8003a9a <HAL_PCD_IRQHandler+0x9b6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f7fd febb 	bl	8001810 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	6859      	ldr	r1, [r3, #4]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	605a      	str	r2, [r3, #4]
 8003aaa:	e000      	b.n	8003aae <HAL_PCD_IRQHandler+0x9ca>
      return;
 8003aac:	bf00      	nop
    }
  }
}
 8003aae:	3734      	adds	r7, #52	@ 0x34
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd90      	pop	{r4, r7, pc}

08003ab4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	460b      	mov	r3, r1
 8003abe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d101      	bne.n	8003ace <HAL_PCD_SetAddress+0x1a>
 8003aca:	2302      	movs	r3, #2
 8003acc:	e012      	b.n	8003af4 <HAL_PCD_SetAddress+0x40>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	78fa      	ldrb	r2, [r7, #3]
 8003ada:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	78fa      	ldrb	r2, [r7, #3]
 8003ae2:	4611      	mov	r1, r2
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f004 fea3 	bl	8008830 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3708      	adds	r7, #8
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	4608      	mov	r0, r1
 8003b06:	4611      	mov	r1, r2
 8003b08:	461a      	mov	r2, r3
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	70fb      	strb	r3, [r7, #3]
 8003b0e:	460b      	mov	r3, r1
 8003b10:	803b      	strh	r3, [r7, #0]
 8003b12:	4613      	mov	r3, r2
 8003b14:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003b16:	2300      	movs	r3, #0
 8003b18:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003b1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	da0f      	bge.n	8003b42 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b22:	78fb      	ldrb	r3, [r7, #3]
 8003b24:	f003 020f 	and.w	r2, r3, #15
 8003b28:	4613      	mov	r3, r2
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	4413      	add	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	3310      	adds	r3, #16
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	4413      	add	r3, r2
 8003b36:	3304      	adds	r3, #4
 8003b38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	705a      	strb	r2, [r3, #1]
 8003b40:	e00f      	b.n	8003b62 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b42:	78fb      	ldrb	r3, [r7, #3]
 8003b44:	f003 020f 	and.w	r2, r3, #15
 8003b48:	4613      	mov	r3, r2
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	4413      	add	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	4413      	add	r3, r2
 8003b58:	3304      	adds	r3, #4
 8003b5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003b62:	78fb      	ldrb	r3, [r7, #3]
 8003b64:	f003 030f 	and.w	r3, r3, #15
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003b6e:	883b      	ldrh	r3, [r7, #0]
 8003b70:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	78ba      	ldrb	r2, [r7, #2]
 8003b7c:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (ep->is_in != 0U)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	785b      	ldrb	r3, [r3, #1]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d004      	beq.n	8003b90 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003b90:	78bb      	ldrb	r3, [r7, #2]
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d102      	bne.n	8003b9c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d101      	bne.n	8003baa <HAL_PCD_EP_Open+0xae>
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	e00e      	b.n	8003bc8 <HAL_PCD_EP_Open+0xcc>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68f9      	ldr	r1, [r7, #12]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f004 f8ad 	bl	8007d18 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003bc6:	7afb      	ldrb	r3, [r7, #11]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	607a      	str	r2, [r7, #4]
 8003bda:	603b      	str	r3, [r7, #0]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003be0:	7afb      	ldrb	r3, [r7, #11]
 8003be2:	f003 020f 	and.w	r2, r3, #15
 8003be6:	4613      	mov	r3, r2
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	3304      	adds	r3, #4
 8003bf8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	683a      	ldr	r2, [r7, #0]
 8003c04:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c12:	7afb      	ldrb	r3, [r7, #11]
 8003c14:	f003 030f 	and.w	r3, r3, #15
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	799b      	ldrb	r3, [r3, #6]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d102      	bne.n	8003c2c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6818      	ldr	r0, [r3, #0]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	799b      	ldrb	r3, [r3, #6]
 8003c34:	461a      	mov	r2, r3
 8003c36:	6979      	ldr	r1, [r7, #20]
 8003c38:	f004 f8f6 	bl	8007e28 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3718      	adds	r7, #24
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}

08003c46 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c46:	b580      	push	{r7, lr}
 8003c48:	b086      	sub	sp, #24
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	60f8      	str	r0, [r7, #12]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	603b      	str	r3, [r7, #0]
 8003c52:	460b      	mov	r3, r1
 8003c54:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c56:	7afb      	ldrb	r3, [r7, #11]
 8003c58:	f003 020f 	and.w	r2, r3, #15
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	4413      	add	r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	3310      	adds	r3, #16
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	4413      	add	r3, r2
 8003c6a:	3304      	adds	r3, #4
 8003c6c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	611a      	str	r2, [r3, #16]
#if defined (USB_DRD_FS)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB_DRD_FS) */
  ep->xfer_count = 0U;
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	2201      	movs	r2, #1
 8003c84:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c86:	7afb      	ldrb	r3, [r7, #11]
 8003c88:	f003 030f 	and.w	r3, r3, #15
 8003c8c:	b2da      	uxtb	r2, r3
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	799b      	ldrb	r3, [r3, #6]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d102      	bne.n	8003ca0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6818      	ldr	r0, [r3, #0]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	799b      	ldrb	r3, [r3, #6]
 8003ca8:	461a      	mov	r2, r3
 8003caa:	6979      	ldr	r1, [r7, #20]
 8003cac:	f004 f8bc 	bl	8007e28 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3718      	adds	r7, #24
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003cc6:	78fb      	ldrb	r3, [r7, #3]
 8003cc8:	f003 030f 	and.w	r3, r3, #15
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	7912      	ldrb	r2, [r2, #4]
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e04f      	b.n	8003d78 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003cd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	da0f      	bge.n	8003d00 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ce0:	78fb      	ldrb	r3, [r7, #3]
 8003ce2:	f003 020f 	and.w	r2, r3, #15
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	00db      	lsls	r3, r3, #3
 8003cea:	4413      	add	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	3310      	adds	r3, #16
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	705a      	strb	r2, [r3, #1]
 8003cfe:	e00d      	b.n	8003d1c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003d00:	78fa      	ldrb	r2, [r7, #3]
 8003d02:	4613      	mov	r3, r2
 8003d04:	00db      	lsls	r3, r3, #3
 8003d06:	4413      	add	r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	4413      	add	r3, r2
 8003d12:	3304      	adds	r3, #4
 8003d14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d22:	78fb      	ldrb	r3, [r7, #3]
 8003d24:	f003 030f 	and.w	r3, r3, #15
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d101      	bne.n	8003d3c <HAL_PCD_EP_SetStall+0x82>
 8003d38:	2302      	movs	r3, #2
 8003d3a:	e01d      	b.n	8003d78 <HAL_PCD_EP_SetStall+0xbe>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68f9      	ldr	r1, [r7, #12]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f004 fc06 	bl	800855c <USB_EPSetStall>

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003d50:	78fb      	ldrb	r3, [r7, #3]
 8003d52:	f003 030f 	and.w	r3, r3, #15
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d109      	bne.n	8003d6e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6818      	ldr	r0, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	7999      	ldrb	r1, [r3, #6]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003d68:	461a      	mov	r2, r3
 8003d6a:	f004 fe6d 	bl	8008a48 <USB_EP0_OutStart>
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_UNLOCK(hpcd);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003d8c:	78fb      	ldrb	r3, [r7, #3]
 8003d8e:	f003 030f 	and.w	r3, r3, #15
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	7912      	ldrb	r2, [r2, #4]
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d901      	bls.n	8003d9e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e042      	b.n	8003e24 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003d9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	da0f      	bge.n	8003dc6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003da6:	78fb      	ldrb	r3, [r7, #3]
 8003da8:	f003 020f 	and.w	r2, r3, #15
 8003dac:	4613      	mov	r3, r2
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	4413      	add	r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	3310      	adds	r3, #16
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	4413      	add	r3, r2
 8003dba:	3304      	adds	r3, #4
 8003dbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	705a      	strb	r2, [r3, #1]
 8003dc4:	e00f      	b.n	8003de6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003dc6:	78fb      	ldrb	r3, [r7, #3]
 8003dc8:	f003 020f 	and.w	r2, r3, #15
 8003dcc:	4613      	mov	r3, r2
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	4413      	add	r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	4413      	add	r3, r2
 8003ddc:	3304      	adds	r3, #4
 8003dde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003dec:	78fb      	ldrb	r3, [r7, #3]
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	b2da      	uxtb	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d101      	bne.n	8003e06 <HAL_PCD_EP_ClrStall+0x86>
 8003e02:	2302      	movs	r3, #2
 8003e04:	e00e      	b.n	8003e24 <HAL_PCD_EP_ClrStall+0xa4>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68f9      	ldr	r1, [r7, #12]
 8003e14:	4618      	mov	r0, r3
 8003e16:	f004 fc0f 	bl	8008638 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	460b      	mov	r3, r1
 8003e36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003e38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	da0c      	bge.n	8003e5a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e40:	78fb      	ldrb	r3, [r7, #3]
 8003e42:	f003 020f 	and.w	r2, r3, #15
 8003e46:	4613      	mov	r3, r2
 8003e48:	00db      	lsls	r3, r3, #3
 8003e4a:	4413      	add	r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	3310      	adds	r3, #16
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	4413      	add	r3, r2
 8003e54:	3304      	adds	r3, #4
 8003e56:	60fb      	str	r3, [r7, #12]
 8003e58:	e00c      	b.n	8003e74 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e5a:	78fb      	ldrb	r3, [r7, #3]
 8003e5c:	f003 020f 	and.w	r2, r3, #15
 8003e60:	4613      	mov	r3, r2
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	4413      	add	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	4413      	add	r3, r2
 8003e70:	3304      	adds	r3, #4
 8003e72:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68f9      	ldr	r1, [r7, #12]
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f004 fa72 	bl	8008364 <USB_EPStopXfer>
 8003e80:	4603      	mov	r3, r0
 8003e82:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003e84:	7afb      	ldrb	r3, [r7, #11]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b08a      	sub	sp, #40	@ 0x28
 8003e92:	af02      	add	r7, sp, #8
 8003e94:	6078      	str	r0, [r7, #4]
 8003e96:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	4413      	add	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	3310      	adds	r3, #16
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	695a      	ldr	r2, [r3, #20]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d901      	bls.n	8003ec6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e06b      	b.n	8003f9e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	691a      	ldr	r2, [r3, #16]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	69fa      	ldr	r2, [r7, #28]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d902      	bls.n	8003ee2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	3303      	adds	r3, #3
 8003ee6:	089b      	lsrs	r3, r3, #2
 8003ee8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003eea:	e02a      	b.n	8003f42 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	691a      	ldr	r2, [r3, #16]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	695b      	ldr	r3, [r3, #20]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	69fa      	ldr	r2, [r7, #28]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d902      	bls.n	8003f08 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	3303      	adds	r3, #3
 8003f0c:	089b      	lsrs	r3, r3, #2
 8003f0e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	68d9      	ldr	r1, [r3, #12]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003f20:	9300      	str	r3, [sp, #0]
 8003f22:	4603      	mov	r3, r0
 8003f24:	6978      	ldr	r0, [r7, #20]
 8003f26:	f004 fbed 	bl	8008704 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	68da      	ldr	r2, [r3, #12]
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	441a      	add	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	695a      	ldr	r2, [r3, #20]
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	441a      	add	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	015a      	lsls	r2, r3, #5
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	4413      	add	r3, r2
 8003f4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d809      	bhi.n	8003f6c <PCD_WriteEmptyTxFifo+0xde>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	695a      	ldr	r2, [r3, #20]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d203      	bcs.n	8003f6c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1bf      	bne.n	8003eec <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	695b      	ldr	r3, [r3, #20]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d811      	bhi.n	8003f9c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	f003 030f 	and.w	r3, r3, #15
 8003f7e:	2201      	movs	r2, #1
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	43db      	mvns	r3, r3
 8003f92:	6939      	ldr	r1, [r7, #16]
 8003f94:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003f98:	4013      	ands	r3, r2
 8003f9a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3720      	adds	r7, #32
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
	...

08003fa8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b088      	sub	sp, #32
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	333c      	adds	r3, #60	@ 0x3c
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	015a      	lsls	r2, r3, #5
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	4413      	add	r3, r2
 8003fce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	799b      	ldrb	r3, [r3, #6]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d17b      	bne.n	80040d6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	f003 0308 	and.w	r3, r3, #8
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d015      	beq.n	8004014 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	4a61      	ldr	r2, [pc, #388]	@ (8004170 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	f240 80b9 	bls.w	8004164 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	f000 80b3 	beq.w	8004164 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	015a      	lsls	r2, r3, #5
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	4413      	add	r3, r2
 8004006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800400a:	461a      	mov	r2, r3
 800400c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004010:	6093      	str	r3, [r2, #8]
 8004012:	e0a7      	b.n	8004164 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	f003 0320 	and.w	r3, r3, #32
 800401a:	2b00      	cmp	r3, #0
 800401c:	d009      	beq.n	8004032 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	015a      	lsls	r2, r3, #5
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	4413      	add	r3, r2
 8004026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800402a:	461a      	mov	r2, r3
 800402c:	2320      	movs	r3, #32
 800402e:	6093      	str	r3, [r2, #8]
 8004030:	e098      	b.n	8004164 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004038:	2b00      	cmp	r3, #0
 800403a:	f040 8093 	bne.w	8004164 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	4a4b      	ldr	r2, [pc, #300]	@ (8004170 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d90f      	bls.n	8004066 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00a      	beq.n	8004066 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	015a      	lsls	r2, r3, #5
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	4413      	add	r3, r2
 8004058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800405c:	461a      	mov	r2, r3
 800405e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004062:	6093      	str	r3, [r2, #8]
 8004064:	e07e      	b.n	8004164 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	4613      	mov	r3, r2
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	4413      	add	r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	4413      	add	r3, r2
 8004078:	3304      	adds	r3, #4
 800407a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6a1a      	ldr	r2, [r3, #32]
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	0159      	lsls	r1, r3, #5
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	440b      	add	r3, r1
 8004088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004092:	1ad2      	subs	r2, r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d114      	bne.n	80040c8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d109      	bne.n	80040ba <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6818      	ldr	r0, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040b0:	461a      	mov	r2, r3
 80040b2:	2101      	movs	r1, #1
 80040b4:	f004 fcc8 	bl	8008a48 <USB_EP0_OutStart>
 80040b8:	e006      	b.n	80040c8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	68da      	ldr	r2, [r3, #12]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	441a      	add	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	4619      	mov	r1, r3
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f7fd facd 	bl	800166e <HAL_PCD_DataOutStageCallback>
 80040d4:	e046      	b.n	8004164 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	4a26      	ldr	r2, [pc, #152]	@ (8004174 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d124      	bne.n	8004128 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00a      	beq.n	80040fe <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	015a      	lsls	r2, r3, #5
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	4413      	add	r3, r2
 80040f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040f4:	461a      	mov	r2, r3
 80040f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040fa:	6093      	str	r3, [r2, #8]
 80040fc:	e032      	b.n	8004164 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	f003 0320 	and.w	r3, r3, #32
 8004104:	2b00      	cmp	r3, #0
 8004106:	d008      	beq.n	800411a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	015a      	lsls	r2, r3, #5
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	4413      	add	r3, r2
 8004110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004114:	461a      	mov	r2, r3
 8004116:	2320      	movs	r3, #32
 8004118:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	b2db      	uxtb	r3, r3
 800411e:	4619      	mov	r1, r3
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f7fd faa4 	bl	800166e <HAL_PCD_DataOutStageCallback>
 8004126:	e01d      	b.n	8004164 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d114      	bne.n	8004158 <PCD_EP_OutXfrComplete_int+0x1b0>
 800412e:	6879      	ldr	r1, [r7, #4]
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	4613      	mov	r3, r2
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	4413      	add	r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	440b      	add	r3, r1
 800413c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d108      	bne.n	8004158 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6818      	ldr	r0, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004150:	461a      	mov	r2, r3
 8004152:	2100      	movs	r1, #0
 8004154:	f004 fc78 	bl	8008a48 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	b2db      	uxtb	r3, r3
 800415c:	4619      	mov	r1, r3
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f7fd fa85 	bl	800166e <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3720      	adds	r7, #32
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	4f54300a 	.word	0x4f54300a
 8004174:	4f54310a 	.word	0x4f54310a

08004178 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	333c      	adds	r3, #60	@ 0x3c
 8004190:	3304      	adds	r3, #4
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	015a      	lsls	r2, r3, #5
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	4413      	add	r3, r2
 800419e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	4a15      	ldr	r2, [pc, #84]	@ (8004200 <PCD_EP_OutSetupPacket_int+0x88>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d90e      	bls.n	80041cc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d009      	beq.n	80041cc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	015a      	lsls	r2, r3, #5
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	4413      	add	r3, r2
 80041c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041c4:	461a      	mov	r2, r3
 80041c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041ca:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7fd fa3c 	bl	800164a <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004200 <PCD_EP_OutSetupPacket_int+0x88>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d90c      	bls.n	80041f4 <PCD_EP_OutSetupPacket_int+0x7c>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	799b      	ldrb	r3, [r3, #6]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d108      	bne.n	80041f4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6818      	ldr	r0, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80041ec:	461a      	mov	r2, r3
 80041ee:	2101      	movs	r1, #1
 80041f0:	f004 fc2a 	bl	8008a48 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3718      	adds	r7, #24
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	4f54300a 	.word	0x4f54300a

08004204 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004236:	f043 0303 	orr.w	r3, r3, #3
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3714      	adds	r7, #20
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004254:	4b39      	ldr	r3, [pc, #228]	@ (800433c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004258:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800425c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800425e:	68ba      	ldr	r2, [r7, #8]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	429a      	cmp	r2, r3
 8004264:	d10b      	bne.n	800427e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800426c:	d905      	bls.n	800427a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800426e:	4b33      	ldr	r3, [pc, #204]	@ (800433c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	4a32      	ldr	r2, [pc, #200]	@ (800433c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004274:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004278:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800427a:	2300      	movs	r3, #0
 800427c:	e057      	b.n	800432e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004284:	d90a      	bls.n	800429c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8004286:	4b2d      	ldr	r3, [pc, #180]	@ (800433c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4313      	orrs	r3, r2
 8004292:	4a2a      	ldr	r2, [pc, #168]	@ (800433c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004294:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004298:	60d3      	str	r3, [r2, #12]
 800429a:	e007      	b.n	80042ac <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 800429c:	4b27      	ldr	r3, [pc, #156]	@ (800433c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80042a4:	4925      	ldr	r1, [pc, #148]	@ (800433c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80042ac:	4b24      	ldr	r3, [pc, #144]	@ (8004340 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a24      	ldr	r2, [pc, #144]	@ (8004344 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80042b2:	fba2 2303 	umull	r2, r3, r2, r3
 80042b6:	099b      	lsrs	r3, r3, #6
 80042b8:	2232      	movs	r2, #50	@ 0x32
 80042ba:	fb02 f303 	mul.w	r3, r2, r3
 80042be:	4a21      	ldr	r2, [pc, #132]	@ (8004344 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80042c0:	fba2 2303 	umull	r2, r3, r2, r3
 80042c4:	099b      	lsrs	r3, r3, #6
 80042c6:	3301      	adds	r3, #1
 80042c8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80042ca:	e002      	b.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80042d2:	4b1a      	ldr	r3, [pc, #104]	@ (800433c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d102      	bne.n	80042e4 <HAL_PWREx_ControlVoltageScaling+0x98>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1f3      	bne.n	80042cc <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d01b      	beq.n	8004322 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80042ea:	4b15      	ldr	r3, [pc, #84]	@ (8004340 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a15      	ldr	r2, [pc, #84]	@ (8004344 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80042f0:	fba2 2303 	umull	r2, r3, r2, r3
 80042f4:	099b      	lsrs	r3, r3, #6
 80042f6:	2232      	movs	r2, #50	@ 0x32
 80042f8:	fb02 f303 	mul.w	r3, r2, r3
 80042fc:	4a11      	ldr	r2, [pc, #68]	@ (8004344 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80042fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004302:	099b      	lsrs	r3, r3, #6
 8004304:	3301      	adds	r3, #1
 8004306:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004308:	e002      	b.n	8004310 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	3b01      	subs	r3, #1
 800430e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004310:	4b0a      	ldr	r3, [pc, #40]	@ (800433c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004314:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d102      	bne.n	8004322 <HAL_PWREx_ControlVoltageScaling+0xd6>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1f3      	bne.n	800430a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e000      	b.n	800432e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3714      	adds	r7, #20
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	46020800 	.word	0x46020800
 8004340:	20000000 	.word	0x20000000
 8004344:	10624dd3 	.word	0x10624dd3

08004348 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 800434c:	4b04      	ldr	r3, [pc, #16]	@ (8004360 <HAL_PWREx_GetVoltageRange+0x18>)
 800434e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004350:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8004354:	4618      	mov	r0, r3
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	46020800 	.word	0x46020800

08004364 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8004368:	4b05      	ldr	r3, [pc, #20]	@ (8004380 <HAL_PWREx_EnableVddUSB+0x1c>)
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	4a04      	ldr	r2, [pc, #16]	@ (8004380 <HAL_PWREx_EnableVddUSB+0x1c>)
 800436e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004372:	6113      	str	r3, [r2, #16]
}
 8004374:	bf00      	nop
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	46020800 	.word	0x46020800

08004384 <HAL_PWREx_EnableUSBHSTranceiverSupply>:
/**
  * @brief  Enable the internal USB HS transceiver supply.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBHSTranceiverSupply(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
  uint32_t vos;

  /* Get the system applied voltage scaling range */
  vos = HAL_PWREx_GetVoltageRange();
 800438a:	f7ff ffdd 	bl	8004348 <HAL_PWREx_GetVoltageRange>
 800438e:	6078      	str	r0, [r7, #4]

  /* Check the system applied voltage scaling range */
  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004396:	d003      	beq.n	80043a0 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x1c>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800439e:	d107      	bne.n	80043b0 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2c>
  {
    SET_BIT(PWR->VOSR, (PWR_VOSR_USBPWREN | PWR_VOSR_USBBOOSTEN));
 80043a0:	4b06      	ldr	r3, [pc, #24]	@ (80043bc <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	4a05      	ldr	r2, [pc, #20]	@ (80043bc <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 80043a6:	f443 13c0 	orr.w	r3, r3, #1572864	@ 0x180000
 80043aa:	60d3      	str	r3, [r2, #12]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
 80043ae:	e000      	b.n	80043b2 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2e>
    return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3708      	adds	r7, #8
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	46020800 	.word	0x46020800

080043c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b08e      	sub	sp, #56	@ 0x38
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80043c8:	2300      	movs	r3, #0
 80043ca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d102      	bne.n	80043da <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	f000 bec8 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043da:	4b99      	ldr	r3, [pc, #612]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	f003 030c 	and.w	r3, r3, #12
 80043e2:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043e4:	4b96      	ldr	r3, [pc, #600]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80043e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e8:	f003 0303 	and.w	r3, r3, #3
 80043ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0310 	and.w	r3, r3, #16
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f000 816c 	beq.w	80046d4 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80043fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d007      	beq.n	8004412 <HAL_RCC_OscConfig+0x52>
 8004402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004404:	2b0c      	cmp	r3, #12
 8004406:	f040 80de 	bne.w	80045c6 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800440a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800440c:	2b01      	cmp	r3, #1
 800440e:	f040 80da 	bne.w	80045c6 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d102      	bne.n	8004420 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	f000 bea5 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004424:	4b86      	ldr	r3, [pc, #536]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d004      	beq.n	800443a <HAL_RCC_OscConfig+0x7a>
 8004430:	4b83      	ldr	r3, [pc, #524]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004438:	e005      	b.n	8004446 <HAL_RCC_OscConfig+0x86>
 800443a:	4b81      	ldr	r3, [pc, #516]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800443c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004440:	041b      	lsls	r3, r3, #16
 8004442:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004446:	4293      	cmp	r3, r2
 8004448:	d255      	bcs.n	80044f6 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800444a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10a      	bne.n	8004466 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004454:	4618      	mov	r0, r3
 8004456:	f001 f99d 	bl	8005794 <RCC_SetFlashLatencyFromMSIRange>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d002      	beq.n	8004466 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	f000 be82 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004466:	4b76      	ldr	r3, [pc, #472]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	4a75      	ldr	r2, [pc, #468]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800446c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004470:	6093      	str	r3, [r2, #8]
 8004472:	4b73      	ldr	r3, [pc, #460]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447e:	4970      	ldr	r1, [pc, #448]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004480:	4313      	orrs	r3, r2
 8004482:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004488:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800448c:	d309      	bcc.n	80044a2 <HAL_RCC_OscConfig+0xe2>
 800448e:	4b6c      	ldr	r3, [pc, #432]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	f023 021f 	bic.w	r2, r3, #31
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	4969      	ldr	r1, [pc, #420]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800449c:	4313      	orrs	r3, r2
 800449e:	60cb      	str	r3, [r1, #12]
 80044a0:	e07e      	b.n	80045a0 <HAL_RCC_OscConfig+0x1e0>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	da0a      	bge.n	80044c0 <HAL_RCC_OscConfig+0x100>
 80044aa:	4b65      	ldr	r3, [pc, #404]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a1b      	ldr	r3, [r3, #32]
 80044b6:	015b      	lsls	r3, r3, #5
 80044b8:	4961      	ldr	r1, [pc, #388]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	60cb      	str	r3, [r1, #12]
 80044be:	e06f      	b.n	80045a0 <HAL_RCC_OscConfig+0x1e0>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044c8:	d30a      	bcc.n	80044e0 <HAL_RCC_OscConfig+0x120>
 80044ca:	4b5d      	ldr	r3, [pc, #372]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	029b      	lsls	r3, r3, #10
 80044d8:	4959      	ldr	r1, [pc, #356]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	60cb      	str	r3, [r1, #12]
 80044de:	e05f      	b.n	80045a0 <HAL_RCC_OscConfig+0x1e0>
 80044e0:	4b57      	ldr	r3, [pc, #348]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a1b      	ldr	r3, [r3, #32]
 80044ec:	03db      	lsls	r3, r3, #15
 80044ee:	4954      	ldr	r1, [pc, #336]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	60cb      	str	r3, [r1, #12]
 80044f4:	e054      	b.n	80045a0 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80044f6:	4b52      	ldr	r3, [pc, #328]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	4a51      	ldr	r2, [pc, #324]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80044fc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004500:	6093      	str	r3, [r2, #8]
 8004502:	4b4f      	ldr	r3, [pc, #316]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450e:	494c      	ldr	r1, [pc, #304]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004510:	4313      	orrs	r3, r2
 8004512:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004518:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800451c:	d309      	bcc.n	8004532 <HAL_RCC_OscConfig+0x172>
 800451e:	4b48      	ldr	r3, [pc, #288]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	f023 021f 	bic.w	r2, r3, #31
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	4945      	ldr	r1, [pc, #276]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800452c:	4313      	orrs	r3, r2
 800452e:	60cb      	str	r3, [r1, #12]
 8004530:	e028      	b.n	8004584 <HAL_RCC_OscConfig+0x1c4>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	2b00      	cmp	r3, #0
 8004538:	da0a      	bge.n	8004550 <HAL_RCC_OscConfig+0x190>
 800453a:	4b41      	ldr	r3, [pc, #260]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	015b      	lsls	r3, r3, #5
 8004548:	493d      	ldr	r1, [pc, #244]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800454a:	4313      	orrs	r3, r2
 800454c:	60cb      	str	r3, [r1, #12]
 800454e:	e019      	b.n	8004584 <HAL_RCC_OscConfig+0x1c4>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004558:	d30a      	bcc.n	8004570 <HAL_RCC_OscConfig+0x1b0>
 800455a:	4b39      	ldr	r3, [pc, #228]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	029b      	lsls	r3, r3, #10
 8004568:	4935      	ldr	r1, [pc, #212]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800456a:	4313      	orrs	r3, r2
 800456c:	60cb      	str	r3, [r1, #12]
 800456e:	e009      	b.n	8004584 <HAL_RCC_OscConfig+0x1c4>
 8004570:	4b33      	ldr	r3, [pc, #204]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a1b      	ldr	r3, [r3, #32]
 800457c:	03db      	lsls	r3, r3, #15
 800457e:	4930      	ldr	r1, [pc, #192]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004580:	4313      	orrs	r3, r2
 8004582:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10a      	bne.n	80045a0 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458e:	4618      	mov	r0, r3
 8004590:	f001 f900 	bl	8005794 <RCC_SetFlashLatencyFromMSIRange>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d002      	beq.n	80045a0 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	f000 bde5 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80045a0:	f001 f8de 	bl	8005760 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80045a4:	4b27      	ldr	r3, [pc, #156]	@ (8004644 <HAL_RCC_OscConfig+0x284>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fd feef 	bl	800238c <HAL_InitTick>
 80045ae:	4603      	mov	r3, r0
 80045b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80045b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 808a 	beq.w	80046d2 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80045be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045c2:	f000 bdd2 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d066      	beq.n	800469c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80045ce:	4b1c      	ldr	r3, [pc, #112]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a1b      	ldr	r2, [pc, #108]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80045d4:	f043 0301 	orr.w	r3, r3, #1
 80045d8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80045da:	f7fd ff61 	bl	80024a0 <HAL_GetTick>
 80045de:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80045e0:	e009      	b.n	80045f6 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045e2:	f7fd ff5d 	bl	80024a0 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d902      	bls.n	80045f6 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	f000 bdba 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80045f6:	4b12      	ldr	r3, [pc, #72]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0304 	and.w	r3, r3, #4
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d0ef      	beq.n	80045e2 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004602:	4b0f      	ldr	r3, [pc, #60]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	4a0e      	ldr	r2, [pc, #56]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004608:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800460c:	6093      	str	r3, [r2, #8]
 800460e:	4b0c      	ldr	r3, [pc, #48]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461a:	4909      	ldr	r1, [pc, #36]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800461c:	4313      	orrs	r3, r2
 800461e:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004624:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004628:	d30e      	bcc.n	8004648 <HAL_RCC_OscConfig+0x288>
 800462a:	4b05      	ldr	r3, [pc, #20]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	f023 021f 	bic.w	r2, r3, #31
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a1b      	ldr	r3, [r3, #32]
 8004636:	4902      	ldr	r1, [pc, #8]	@ (8004640 <HAL_RCC_OscConfig+0x280>)
 8004638:	4313      	orrs	r3, r2
 800463a:	60cb      	str	r3, [r1, #12]
 800463c:	e04a      	b.n	80046d4 <HAL_RCC_OscConfig+0x314>
 800463e:	bf00      	nop
 8004640:	46020c00 	.word	0x46020c00
 8004644:	20000004 	.word	0x20000004
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464c:	2b00      	cmp	r3, #0
 800464e:	da0a      	bge.n	8004666 <HAL_RCC_OscConfig+0x2a6>
 8004650:	4b98      	ldr	r3, [pc, #608]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6a1b      	ldr	r3, [r3, #32]
 800465c:	015b      	lsls	r3, r3, #5
 800465e:	4995      	ldr	r1, [pc, #596]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004660:	4313      	orrs	r3, r2
 8004662:	60cb      	str	r3, [r1, #12]
 8004664:	e036      	b.n	80046d4 <HAL_RCC_OscConfig+0x314>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800466a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800466e:	d30a      	bcc.n	8004686 <HAL_RCC_OscConfig+0x2c6>
 8004670:	4b90      	ldr	r3, [pc, #576]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a1b      	ldr	r3, [r3, #32]
 800467c:	029b      	lsls	r3, r3, #10
 800467e:	498d      	ldr	r1, [pc, #564]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004680:	4313      	orrs	r3, r2
 8004682:	60cb      	str	r3, [r1, #12]
 8004684:	e026      	b.n	80046d4 <HAL_RCC_OscConfig+0x314>
 8004686:	4b8b      	ldr	r3, [pc, #556]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a1b      	ldr	r3, [r3, #32]
 8004692:	03db      	lsls	r3, r3, #15
 8004694:	4987      	ldr	r1, [pc, #540]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004696:	4313      	orrs	r3, r2
 8004698:	60cb      	str	r3, [r1, #12]
 800469a:	e01b      	b.n	80046d4 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 800469c:	4b85      	ldr	r3, [pc, #532]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a84      	ldr	r2, [pc, #528]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 80046a2:	f023 0301 	bic.w	r3, r3, #1
 80046a6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80046a8:	f7fd fefa 	bl	80024a0 <HAL_GetTick>
 80046ac:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80046ae:	e009      	b.n	80046c4 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046b0:	f7fd fef6 	bl	80024a0 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d902      	bls.n	80046c4 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	f000 bd53 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80046c4:	4b7b      	ldr	r3, [pc, #492]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0304 	and.w	r3, r3, #4
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1ef      	bne.n	80046b0 <HAL_RCC_OscConfig+0x2f0>
 80046d0:	e000      	b.n	80046d4 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80046d2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 808b 	beq.w	80047f8 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80046e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e4:	2b08      	cmp	r3, #8
 80046e6:	d005      	beq.n	80046f4 <HAL_RCC_OscConfig+0x334>
 80046e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ea:	2b0c      	cmp	r3, #12
 80046ec:	d109      	bne.n	8004702 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80046ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f0:	2b03      	cmp	r3, #3
 80046f2:	d106      	bne.n	8004702 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d17d      	bne.n	80047f8 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	f000 bd34 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800470a:	d106      	bne.n	800471a <HAL_RCC_OscConfig+0x35a>
 800470c:	4b69      	ldr	r3, [pc, #420]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a68      	ldr	r2, [pc, #416]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004712:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004716:	6013      	str	r3, [r2, #0]
 8004718:	e041      	b.n	800479e <HAL_RCC_OscConfig+0x3de>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004722:	d112      	bne.n	800474a <HAL_RCC_OscConfig+0x38a>
 8004724:	4b63      	ldr	r3, [pc, #396]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a62      	ldr	r2, [pc, #392]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800472a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800472e:	6013      	str	r3, [r2, #0]
 8004730:	4b60      	ldr	r3, [pc, #384]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a5f      	ldr	r2, [pc, #380]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004736:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800473a:	6013      	str	r3, [r2, #0]
 800473c:	4b5d      	ldr	r3, [pc, #372]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a5c      	ldr	r2, [pc, #368]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004746:	6013      	str	r3, [r2, #0]
 8004748:	e029      	b.n	800479e <HAL_RCC_OscConfig+0x3de>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004752:	d112      	bne.n	800477a <HAL_RCC_OscConfig+0x3ba>
 8004754:	4b57      	ldr	r3, [pc, #348]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a56      	ldr	r2, [pc, #344]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800475a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	4b54      	ldr	r3, [pc, #336]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a53      	ldr	r2, [pc, #332]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004766:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800476a:	6013      	str	r3, [r2, #0]
 800476c:	4b51      	ldr	r3, [pc, #324]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a50      	ldr	r2, [pc, #320]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004772:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004776:	6013      	str	r3, [r2, #0]
 8004778:	e011      	b.n	800479e <HAL_RCC_OscConfig+0x3de>
 800477a:	4b4e      	ldr	r3, [pc, #312]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a4d      	ldr	r2, [pc, #308]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004780:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004784:	6013      	str	r3, [r2, #0]
 8004786:	4b4b      	ldr	r3, [pc, #300]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a4a      	ldr	r2, [pc, #296]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800478c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004790:	6013      	str	r3, [r2, #0]
 8004792:	4b48      	ldr	r3, [pc, #288]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a47      	ldr	r2, [pc, #284]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004798:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800479c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d014      	beq.n	80047d0 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80047a6:	f7fd fe7b 	bl	80024a0 <HAL_GetTick>
 80047aa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047ac:	e009      	b.n	80047c2 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047ae:	f7fd fe77 	bl	80024a0 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	2b64      	cmp	r3, #100	@ 0x64
 80047ba:	d902      	bls.n	80047c2 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	f000 bcd4 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047c2:	4b3c      	ldr	r3, [pc, #240]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0ef      	beq.n	80047ae <HAL_RCC_OscConfig+0x3ee>
 80047ce:	e013      	b.n	80047f8 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80047d0:	f7fd fe66 	bl	80024a0 <HAL_GetTick>
 80047d4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047d6:	e009      	b.n	80047ec <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047d8:	f7fd fe62 	bl	80024a0 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b64      	cmp	r3, #100	@ 0x64
 80047e4:	d902      	bls.n	80047ec <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	f000 bcbf 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047ec:	4b31      	ldr	r3, [pc, #196]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1ef      	bne.n	80047d8 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d05f      	beq.n	80048c4 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004806:	2b04      	cmp	r3, #4
 8004808:	d005      	beq.n	8004816 <HAL_RCC_OscConfig+0x456>
 800480a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480c:	2b0c      	cmp	r3, #12
 800480e:	d114      	bne.n	800483a <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004812:	2b02      	cmp	r3, #2
 8004814:	d111      	bne.n	800483a <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d102      	bne.n	8004824 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	f000 bca3 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004824:	4b23      	ldr	r3, [pc, #140]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	041b      	lsls	r3, r3, #16
 8004832:	4920      	ldr	r1, [pc, #128]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004834:	4313      	orrs	r3, r2
 8004836:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004838:	e044      	b.n	80048c4 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d024      	beq.n	800488c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8004842:	4b1c      	ldr	r3, [pc, #112]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a1b      	ldr	r2, [pc, #108]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800484c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800484e:	f7fd fe27 	bl	80024a0 <HAL_GetTick>
 8004852:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004854:	e009      	b.n	800486a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004856:	f7fd fe23 	bl	80024a0 <HAL_GetTick>
 800485a:	4602      	mov	r2, r0
 800485c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	2b02      	cmp	r3, #2
 8004862:	d902      	bls.n	800486a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	f000 bc80 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800486a:	4b12      	ldr	r3, [pc, #72]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004872:	2b00      	cmp	r3, #0
 8004874:	d0ef      	beq.n	8004856 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004876:	4b0f      	ldr	r3, [pc, #60]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	041b      	lsls	r3, r3, #16
 8004884:	490b      	ldr	r1, [pc, #44]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004886:	4313      	orrs	r3, r2
 8004888:	610b      	str	r3, [r1, #16]
 800488a:	e01b      	b.n	80048c4 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 800488c:	4b09      	ldr	r3, [pc, #36]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a08      	ldr	r2, [pc, #32]	@ (80048b4 <HAL_RCC_OscConfig+0x4f4>)
 8004892:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004896:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004898:	f7fd fe02 	bl	80024a0 <HAL_GetTick>
 800489c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800489e:	e00b      	b.n	80048b8 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048a0:	f7fd fdfe 	bl	80024a0 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d904      	bls.n	80048b8 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	f000 bc5b 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
 80048b4:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048b8:	4baf      	ldr	r3, [pc, #700]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1ed      	bne.n	80048a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0308 	and.w	r3, r3, #8
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 80c8 	beq.w	8004a62 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80048d2:	2300      	movs	r3, #0
 80048d4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048d8:	4ba7      	ldr	r3, [pc, #668]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80048da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048de:	f003 0304 	and.w	r3, r3, #4
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d111      	bne.n	800490a <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048e6:	4ba4      	ldr	r3, [pc, #656]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80048e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048ec:	4aa2      	ldr	r2, [pc, #648]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80048ee:	f043 0304 	orr.w	r3, r3, #4
 80048f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80048f6:	4ba0      	ldr	r3, [pc, #640]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80048f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	617b      	str	r3, [r7, #20]
 8004902:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8004904:	2301      	movs	r3, #1
 8004906:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800490a:	4b9c      	ldr	r3, [pc, #624]	@ (8004b7c <HAL_RCC_OscConfig+0x7bc>)
 800490c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	2b00      	cmp	r3, #0
 8004914:	d119      	bne.n	800494a <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004916:	4b99      	ldr	r3, [pc, #612]	@ (8004b7c <HAL_RCC_OscConfig+0x7bc>)
 8004918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800491a:	4a98      	ldr	r2, [pc, #608]	@ (8004b7c <HAL_RCC_OscConfig+0x7bc>)
 800491c:	f043 0301 	orr.w	r3, r3, #1
 8004920:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004922:	f7fd fdbd 	bl	80024a0 <HAL_GetTick>
 8004926:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004928:	e009      	b.n	800493e <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800492a:	f7fd fdb9 	bl	80024a0 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	2b02      	cmp	r3, #2
 8004936:	d902      	bls.n	800493e <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	f000 bc16 	b.w	800516a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800493e:	4b8f      	ldr	r3, [pc, #572]	@ (8004b7c <HAL_RCC_OscConfig+0x7bc>)
 8004940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d0ef      	beq.n	800492a <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d05f      	beq.n	8004a12 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8004952:	4b89      	ldr	r3, [pc, #548]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004954:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004958:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699a      	ldr	r2, [r3, #24]
 800495e:	6a3b      	ldr	r3, [r7, #32]
 8004960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004964:	429a      	cmp	r2, r3
 8004966:	d037      	beq.n	80049d8 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004968:	6a3b      	ldr	r3, [r7, #32]
 800496a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d006      	beq.n	8004980 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004978:	2b00      	cmp	r3, #0
 800497a:	d101      	bne.n	8004980 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e3f4      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8004980:	6a3b      	ldr	r3, [r7, #32]
 8004982:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d01b      	beq.n	80049c2 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800498a:	4b7b      	ldr	r3, [pc, #492]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 800498c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004990:	4a79      	ldr	r2, [pc, #484]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004992:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004996:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800499a:	f7fd fd81 	bl	80024a0 <HAL_GetTick>
 800499e:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80049a0:	e008      	b.n	80049b4 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049a2:	f7fd fd7d 	bl	80024a0 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b05      	cmp	r3, #5
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e3da      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80049b4:	4b70      	ldr	r3, [pc, #448]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80049b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1ef      	bne.n	80049a2 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80049c2:	4b6d      	ldr	r3, [pc, #436]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80049c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049c8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	4969      	ldr	r1, [pc, #420]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80049d8:	4b67      	ldr	r3, [pc, #412]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80049da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049de:	4a66      	ldr	r2, [pc, #408]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 80049e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80049e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80049e8:	f7fd fd5a 	bl	80024a0 <HAL_GetTick>
 80049ec:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80049ee:	e008      	b.n	8004a02 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f0:	f7fd fd56 	bl	80024a0 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b05      	cmp	r3, #5
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e3b3      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004a02:	4b5d      	ldr	r3, [pc, #372]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d0ef      	beq.n	80049f0 <HAL_RCC_OscConfig+0x630>
 8004a10:	e01b      	b.n	8004a4a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8004a12:	4b59      	ldr	r3, [pc, #356]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a18:	4a57      	ldr	r2, [pc, #348]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a1a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004a1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004a22:	f7fd fd3d 	bl	80024a0 <HAL_GetTick>
 8004a26:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004a28:	e008      	b.n	8004a3c <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a2a:	f7fd fd39 	bl	80024a0 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	2b05      	cmp	r3, #5
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e396      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004a3c:	4b4e      	ldr	r3, [pc, #312]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1ef      	bne.n	8004a2a <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a4a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d107      	bne.n	8004a62 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a52:	4b49      	ldr	r3, [pc, #292]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a58:	4a47      	ldr	r2, [pc, #284]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a5a:	f023 0304 	bic.w	r3, r3, #4
 8004a5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0304 	and.w	r3, r3, #4
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	f000 8111 	beq.w	8004c92 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004a70:	2300      	movs	r3, #0
 8004a72:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a76:	4b40      	ldr	r3, [pc, #256]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a7c:	f003 0304 	and.w	r3, r3, #4
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d111      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a84:	4b3c      	ldr	r3, [pc, #240]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a8a:	4a3b      	ldr	r2, [pc, #236]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a8c:	f043 0304 	orr.w	r3, r3, #4
 8004a90:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004a94:	4b38      	ldr	r3, [pc, #224]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a9a:	f003 0304 	and.w	r3, r3, #4
 8004a9e:	613b      	str	r3, [r7, #16]
 8004aa0:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004aa8:	4b34      	ldr	r3, [pc, #208]	@ (8004b7c <HAL_RCC_OscConfig+0x7bc>)
 8004aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d118      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004ab4:	4b31      	ldr	r3, [pc, #196]	@ (8004b7c <HAL_RCC_OscConfig+0x7bc>)
 8004ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab8:	4a30      	ldr	r2, [pc, #192]	@ (8004b7c <HAL_RCC_OscConfig+0x7bc>)
 8004aba:	f043 0301 	orr.w	r3, r3, #1
 8004abe:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ac0:	f7fd fcee 	bl	80024a0 <HAL_GetTick>
 8004ac4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ac8:	f7fd fcea 	bl	80024a0 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e347      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004ada:	4b28      	ldr	r3, [pc, #160]	@ (8004b7c <HAL_RCC_OscConfig+0x7bc>)
 8004adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d0f0      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d01f      	beq.n	8004b32 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 0304 	and.w	r3, r3, #4
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d010      	beq.n	8004b20 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004afe:	4b1e      	ldr	r3, [pc, #120]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b04:	4a1c      	ldr	r2, [pc, #112]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b06:	f043 0304 	orr.w	r3, r3, #4
 8004b0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b14:	4a18      	ldr	r2, [pc, #96]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b16:	f043 0301 	orr.w	r3, r3, #1
 8004b1a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b1e:	e018      	b.n	8004b52 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b20:	4b15      	ldr	r3, [pc, #84]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b26:	4a14      	ldr	r2, [pc, #80]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b28:	f043 0301 	orr.w	r3, r3, #1
 8004b2c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b30:	e00f      	b.n	8004b52 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b32:	4b11      	ldr	r3, [pc, #68]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b38:	4a0f      	ldr	r2, [pc, #60]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b3a:	f023 0301 	bic.w	r3, r3, #1
 8004b3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004b42:	4b0d      	ldr	r3, [pc, #52]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b48:	4a0b      	ldr	r2, [pc, #44]	@ (8004b78 <HAL_RCC_OscConfig+0x7b8>)
 8004b4a:	f023 0304 	bic.w	r3, r3, #4
 8004b4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d057      	beq.n	8004c0a <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8004b5a:	f7fd fca1 	bl	80024a0 <HAL_GetTick>
 8004b5e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b60:	e00e      	b.n	8004b80 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b62:	f7fd fc9d 	bl	80024a0 <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d905      	bls.n	8004b80 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e2f8      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
 8004b78:	46020c00 	.word	0x46020c00
 8004b7c:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b80:	4b9c      	ldr	r3, [pc, #624]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004b82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d0e9      	beq.n	8004b62 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d01b      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004b9a:	4b96      	ldr	r3, [pc, #600]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004b9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ba0:	4a94      	ldr	r2, [pc, #592]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004ba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ba6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004baa:	e00a      	b.n	8004bc2 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bac:	f7fd fc78 	bl	80024a0 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e2d3      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004bc2:	4b8c      	ldr	r3, [pc, #560]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004bc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d0ed      	beq.n	8004bac <HAL_RCC_OscConfig+0x7ec>
 8004bd0:	e053      	b.n	8004c7a <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004bd2:	4b88      	ldr	r3, [pc, #544]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004bd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bd8:	4a86      	ldr	r2, [pc, #536]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004bda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004be2:	e00a      	b.n	8004bfa <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be4:	f7fd fc5c 	bl	80024a0 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e2b7      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004bfa:	4b7e      	ldr	r3, [pc, #504]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004bfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d1ed      	bne.n	8004be4 <HAL_RCC_OscConfig+0x824>
 8004c08:	e037      	b.n	8004c7a <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8004c0a:	f7fd fc49 	bl	80024a0 <HAL_GetTick>
 8004c0e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c10:	e00a      	b.n	8004c28 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c12:	f7fd fc45 	bl	80024a0 <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d901      	bls.n	8004c28 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e2a0      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c28:	4b72      	ldr	r3, [pc, #456]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004c2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1ed      	bne.n	8004c12 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8004c36:	4b6f      	ldr	r3, [pc, #444]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004c38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d01a      	beq.n	8004c7a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004c44:	4b6b      	ldr	r3, [pc, #428]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004c46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c4a:	4a6a      	ldr	r2, [pc, #424]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004c4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c50:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004c54:	e00a      	b.n	8004c6c <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c56:	f7fd fc23 	bl	80024a0 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d901      	bls.n	8004c6c <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e27e      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004c6c:	4b61      	ldr	r3, [pc, #388]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004c6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1ed      	bne.n	8004c56 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c7a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d107      	bne.n	8004c92 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c82:	4b5c      	ldr	r3, [pc, #368]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004c84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c88:	4a5a      	ldr	r2, [pc, #360]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004c8a:	f023 0304 	bic.w	r3, r3, #4
 8004c8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0320 	and.w	r3, r3, #32
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d036      	beq.n	8004d0c <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d019      	beq.n	8004cda <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8004ca6:	4b53      	ldr	r3, [pc, #332]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a52      	ldr	r2, [pc, #328]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004cac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004cb0:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004cb2:	f7fd fbf5 	bl	80024a0 <HAL_GetTick>
 8004cb6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004cb8:	e008      	b.n	8004ccc <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cba:	f7fd fbf1 	bl	80024a0 <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e24e      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004ccc:	4b49      	ldr	r3, [pc, #292]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d0f0      	beq.n	8004cba <HAL_RCC_OscConfig+0x8fa>
 8004cd8:	e018      	b.n	8004d0c <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8004cda:	4b46      	ldr	r3, [pc, #280]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a45      	ldr	r2, [pc, #276]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004ce0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ce4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004ce6:	f7fd fbdb 	bl	80024a0 <HAL_GetTick>
 8004cea:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004cec:	e008      	b.n	8004d00 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cee:	f7fd fbd7 	bl	80024a0 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d901      	bls.n	8004d00 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e234      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004d00:	4b3c      	ldr	r3, [pc, #240]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1f0      	bne.n	8004cee <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d036      	beq.n	8004d86 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d019      	beq.n	8004d54 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8004d20:	4b34      	ldr	r3, [pc, #208]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a33      	ldr	r2, [pc, #204]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004d26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d2a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004d2c:	f7fd fbb8 	bl	80024a0 <HAL_GetTick>
 8004d30:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004d34:	f7fd fbb4 	bl	80024a0 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e211      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8004d46:	4b2b      	ldr	r3, [pc, #172]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d0f0      	beq.n	8004d34 <HAL_RCC_OscConfig+0x974>
 8004d52:	e018      	b.n	8004d86 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8004d54:	4b27      	ldr	r3, [pc, #156]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a26      	ldr	r2, [pc, #152]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004d5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d5e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004d60:	f7fd fb9e 	bl	80024a0 <HAL_GetTick>
 8004d64:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004d66:	e008      	b.n	8004d7a <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004d68:	f7fd fb9a 	bl	80024a0 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d901      	bls.n	8004d7a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e1f7      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1f0      	bne.n	8004d68 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d07f      	beq.n	8004e92 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d062      	beq.n	8004e60 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8004d9a:	4b16      	ldr	r3, [pc, #88]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	4a15      	ldr	r2, [pc, #84]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004da0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004da4:	6093      	str	r3, [r2, #8]
 8004da6:	4b13      	ldr	r3, [pc, #76]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db2:	4910      	ldr	r1, [pc, #64]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004dc0:	d309      	bcc.n	8004dd6 <HAL_RCC_OscConfig+0xa16>
 8004dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f023 021f 	bic.w	r2, r3, #31
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a1b      	ldr	r3, [r3, #32]
 8004dce:	4909      	ldr	r1, [pc, #36]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	60cb      	str	r3, [r1, #12]
 8004dd4:	e02a      	b.n	8004e2c <HAL_RCC_OscConfig+0xa6c>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	da0c      	bge.n	8004df8 <HAL_RCC_OscConfig+0xa38>
 8004dde:	4b05      	ldr	r3, [pc, #20]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	015b      	lsls	r3, r3, #5
 8004dec:	4901      	ldr	r1, [pc, #4]	@ (8004df4 <HAL_RCC_OscConfig+0xa34>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	60cb      	str	r3, [r1, #12]
 8004df2:	e01b      	b.n	8004e2c <HAL_RCC_OscConfig+0xa6c>
 8004df4:	46020c00 	.word	0x46020c00
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e00:	d30a      	bcc.n	8004e18 <HAL_RCC_OscConfig+0xa58>
 8004e02:	4ba1      	ldr	r3, [pc, #644]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	029b      	lsls	r3, r3, #10
 8004e10:	499d      	ldr	r1, [pc, #628]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	60cb      	str	r3, [r1, #12]
 8004e16:	e009      	b.n	8004e2c <HAL_RCC_OscConfig+0xa6c>
 8004e18:	4b9b      	ldr	r3, [pc, #620]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a1b      	ldr	r3, [r3, #32]
 8004e24:	03db      	lsls	r3, r3, #15
 8004e26:	4998      	ldr	r1, [pc, #608]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8004e2c:	4b96      	ldr	r3, [pc, #600]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a95      	ldr	r2, [pc, #596]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e32:	f043 0310 	orr.w	r3, r3, #16
 8004e36:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004e38:	f7fd fb32 	bl	80024a0 <HAL_GetTick>
 8004e3c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004e40:	f7fd fb2e 	bl	80024a0 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e18b      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004e52:	4b8d      	ldr	r3, [pc, #564]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0320 	and.w	r3, r3, #32
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0f0      	beq.n	8004e40 <HAL_RCC_OscConfig+0xa80>
 8004e5e:	e018      	b.n	8004e92 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004e60:	4b89      	ldr	r3, [pc, #548]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a88      	ldr	r2, [pc, #544]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e66:	f023 0310 	bic.w	r3, r3, #16
 8004e6a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004e6c:	f7fd fb18 	bl	80024a0 <HAL_GetTick>
 8004e70:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004e72:	e008      	b.n	8004e86 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004e74:	f7fd fb14 	bl	80024a0 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e171      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004e86:	4b80      	ldr	r3, [pc, #512]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0320 	and.w	r3, r3, #32
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d1f0      	bne.n	8004e74 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 8166 	beq.w	8005168 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ea2:	4b79      	ldr	r3, [pc, #484]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004ea4:	69db      	ldr	r3, [r3, #28]
 8004ea6:	f003 030c 	and.w	r3, r3, #12
 8004eaa:	2b0c      	cmp	r3, #12
 8004eac:	f000 80f2 	beq.w	8005094 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	f040 80c5 	bne.w	8005044 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004eba:	4b73      	ldr	r3, [pc, #460]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a72      	ldr	r2, [pc, #456]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004ec0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ec4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004ec6:	f7fd faeb 	bl	80024a0 <HAL_GetTick>
 8004eca:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004ecc:	e008      	b.n	8004ee0 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ece:	f7fd fae7 	bl	80024a0 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d901      	bls.n	8004ee0 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e144      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004ee0:	4b69      	ldr	r3, [pc, #420]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1f0      	bne.n	8004ece <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004eec:	4b66      	ldr	r3, [pc, #408]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ef2:	f003 0304 	and.w	r3, r3, #4
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d111      	bne.n	8004f1e <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8004efa:	4b63      	ldr	r3, [pc, #396]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004efc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f00:	4a61      	ldr	r2, [pc, #388]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004f02:	f043 0304 	orr.w	r3, r3, #4
 8004f06:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004f0a:	4b5f      	ldr	r3, [pc, #380]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f10:	f003 0304 	and.w	r3, r3, #4
 8004f14:	60fb      	str	r3, [r7, #12]
 8004f16:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8004f1e:	4b5b      	ldr	r3, [pc, #364]	@ (800508c <HAL_RCC_OscConfig+0xccc>)
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f26:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f2a:	d102      	bne.n	8004f32 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004f32:	4b56      	ldr	r3, [pc, #344]	@ (800508c <HAL_RCC_OscConfig+0xccc>)
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	4a55      	ldr	r2, [pc, #340]	@ (800508c <HAL_RCC_OscConfig+0xccc>)
 8004f38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f3c:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8004f3e:	4b52      	ldr	r3, [pc, #328]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f46:	f023 0303 	bic.w	r3, r3, #3
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004f52:	3a01      	subs	r2, #1
 8004f54:	0212      	lsls	r2, r2, #8
 8004f56:	4311      	orrs	r1, r2
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	494a      	ldr	r1, [pc, #296]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f64:	4b48      	ldr	r3, [pc, #288]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004f66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f68:	4b49      	ldr	r3, [pc, #292]	@ (8005090 <HAL_RCC_OscConfig+0xcd0>)
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f70:	3a01      	subs	r2, #1
 8004f72:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004f7a:	3a01      	subs	r2, #1
 8004f7c:	0252      	lsls	r2, r2, #9
 8004f7e:	b292      	uxth	r2, r2
 8004f80:	4311      	orrs	r1, r2
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f86:	3a01      	subs	r2, #1
 8004f88:	0412      	lsls	r2, r2, #16
 8004f8a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004f8e:	4311      	orrs	r1, r2
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004f94:	3a01      	subs	r2, #1
 8004f96:	0612      	lsls	r2, r2, #24
 8004f98:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	493a      	ldr	r1, [pc, #232]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004fa4:	4b38      	ldr	r3, [pc, #224]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa8:	4a37      	ldr	r2, [pc, #220]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004faa:	f023 0310 	bic.w	r3, r3, #16
 8004fae:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fb4:	4a34      	ldr	r2, [pc, #208]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004fba:	4b33      	ldr	r3, [pc, #204]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fbe:	4a32      	ldr	r2, [pc, #200]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004fc0:	f043 0310 	orr.w	r3, r3, #16
 8004fc4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8004fc6:	4b30      	ldr	r3, [pc, #192]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fca:	f023 020c 	bic.w	r2, r3, #12
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fd2:	492d      	ldr	r1, [pc, #180]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8004fd8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d105      	bne.n	8004fec <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004fe0:	4b2a      	ldr	r3, [pc, #168]	@ (800508c <HAL_RCC_OscConfig+0xccc>)
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	4a29      	ldr	r2, [pc, #164]	@ (800508c <HAL_RCC_OscConfig+0xccc>)
 8004fe6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fea:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8004fec:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d107      	bne.n	8005004 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8004ff4:	4b24      	ldr	r3, [pc, #144]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ffa:	4a23      	ldr	r2, [pc, #140]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8004ffc:	f023 0304 	bic.w	r3, r3, #4
 8005000:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005004:	4b20      	ldr	r3, [pc, #128]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a1f      	ldr	r2, [pc, #124]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 800500a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800500e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005010:	f7fd fa46 	bl	80024a0 <HAL_GetTick>
 8005014:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005018:	f7fd fa42 	bl	80024a0 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e09f      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800502a:	4b17      	ldr	r3, [pc, #92]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0f0      	beq.n	8005018 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005036:	4b14      	ldr	r3, [pc, #80]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8005038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800503a:	4a13      	ldr	r2, [pc, #76]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 800503c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005040:	6293      	str	r3, [r2, #40]	@ 0x28
 8005042:	e091      	b.n	8005168 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005044:	4b10      	ldr	r3, [pc, #64]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a0f      	ldr	r2, [pc, #60]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 800504a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800504e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005050:	f7fd fa26 	bl	80024a0 <HAL_GetTick>
 8005054:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005056:	e008      	b.n	800506a <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005058:	f7fd fa22 	bl	80024a0 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b02      	cmp	r3, #2
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e07f      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800506a:	4b07      	ldr	r3, [pc, #28]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1f0      	bne.n	8005058 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005076:	4b04      	ldr	r3, [pc, #16]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 8005078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507a:	4a03      	ldr	r2, [pc, #12]	@ (8005088 <HAL_RCC_OscConfig+0xcc8>)
 800507c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005080:	f023 0303 	bic.w	r3, r3, #3
 8005084:	6293      	str	r3, [r2, #40]	@ 0x28
 8005086:	e06f      	b.n	8005168 <HAL_RCC_OscConfig+0xda8>
 8005088:	46020c00 	.word	0x46020c00
 800508c:	46020800 	.word	0x46020800
 8005090:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005094:	4b37      	ldr	r3, [pc, #220]	@ (8005174 <HAL_RCC_OscConfig+0xdb4>)
 8005096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005098:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800509a:	4b36      	ldr	r3, [pc, #216]	@ (8005174 <HAL_RCC_OscConfig+0xdb4>)
 800509c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800509e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d039      	beq.n	800511c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	f003 0203 	and.w	r2, r3, #3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d132      	bne.n	800511c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	0a1b      	lsrs	r3, r3, #8
 80050ba:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c2:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d129      	bne.n	800511c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d122      	bne.n	800511c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050e0:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d11a      	bne.n	800511c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	0a5b      	lsrs	r3, r3, #9
 80050ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050f2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d111      	bne.n	800511c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	0c1b      	lsrs	r3, r3, #16
 80050fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005104:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005106:	429a      	cmp	r2, r3
 8005108:	d108      	bne.n	800511c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	0e1b      	lsrs	r3, r3, #24
 800510e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005116:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005118:	429a      	cmp	r2, r3
 800511a:	d001      	beq.n	8005120 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e024      	b.n	800516a <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005120:	4b14      	ldr	r3, [pc, #80]	@ (8005174 <HAL_RCC_OscConfig+0xdb4>)
 8005122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005124:	08db      	lsrs	r3, r3, #3
 8005126:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800512e:	429a      	cmp	r2, r3
 8005130:	d01a      	beq.n	8005168 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005132:	4b10      	ldr	r3, [pc, #64]	@ (8005174 <HAL_RCC_OscConfig+0xdb4>)
 8005134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005136:	4a0f      	ldr	r2, [pc, #60]	@ (8005174 <HAL_RCC_OscConfig+0xdb4>)
 8005138:	f023 0310 	bic.w	r3, r3, #16
 800513c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800513e:	f7fd f9af 	bl	80024a0 <HAL_GetTick>
 8005142:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8005144:	bf00      	nop
 8005146:	f7fd f9ab 	bl	80024a0 <HAL_GetTick>
 800514a:	4602      	mov	r2, r0
 800514c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800514e:	4293      	cmp	r3, r2
 8005150:	d0f9      	beq.n	8005146 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005156:	4a07      	ldr	r2, [pc, #28]	@ (8005174 <HAL_RCC_OscConfig+0xdb4>)
 8005158:	00db      	lsls	r3, r3, #3
 800515a:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800515c:	4b05      	ldr	r3, [pc, #20]	@ (8005174 <HAL_RCC_OscConfig+0xdb4>)
 800515e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005160:	4a04      	ldr	r2, [pc, #16]	@ (8005174 <HAL_RCC_OscConfig+0xdb4>)
 8005162:	f043 0310 	orr.w	r3, r3, #16
 8005166:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3738      	adds	r7, #56	@ 0x38
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	46020c00 	.word	0x46020c00

08005178 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d101      	bne.n	800518c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e1d9      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800518c:	4b9b      	ldr	r3, [pc, #620]	@ (80053fc <HAL_RCC_ClockConfig+0x284>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 030f 	and.w	r3, r3, #15
 8005194:	683a      	ldr	r2, [r7, #0]
 8005196:	429a      	cmp	r2, r3
 8005198:	d910      	bls.n	80051bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800519a:	4b98      	ldr	r3, [pc, #608]	@ (80053fc <HAL_RCC_ClockConfig+0x284>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f023 020f 	bic.w	r2, r3, #15
 80051a2:	4996      	ldr	r1, [pc, #600]	@ (80053fc <HAL_RCC_ClockConfig+0x284>)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051aa:	4b94      	ldr	r3, [pc, #592]	@ (80053fc <HAL_RCC_ClockConfig+0x284>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 030f 	and.w	r3, r3, #15
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d001      	beq.n	80051bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e1c1      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0310 	and.w	r3, r3, #16
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d010      	beq.n	80051ea <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	695a      	ldr	r2, [r3, #20]
 80051cc:	4b8c      	ldr	r3, [pc, #560]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80051ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d908      	bls.n	80051ea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80051d8:	4b89      	ldr	r3, [pc, #548]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80051da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	4986      	ldr	r1, [pc, #536]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80051e6:	4313      	orrs	r3, r2
 80051e8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0308 	and.w	r3, r3, #8
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d012      	beq.n	800521c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	691a      	ldr	r2, [r3, #16]
 80051fa:	4b81      	ldr	r3, [pc, #516]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	091b      	lsrs	r3, r3, #4
 8005200:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005204:	429a      	cmp	r2, r3
 8005206:	d909      	bls.n	800521c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005208:	4b7d      	ldr	r3, [pc, #500]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	691b      	ldr	r3, [r3, #16]
 8005214:	011b      	lsls	r3, r3, #4
 8005216:	497a      	ldr	r1, [pc, #488]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 8005218:	4313      	orrs	r3, r2
 800521a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0304 	and.w	r3, r3, #4
 8005224:	2b00      	cmp	r3, #0
 8005226:	d010      	beq.n	800524a <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	68da      	ldr	r2, [r3, #12]
 800522c:	4b74      	ldr	r3, [pc, #464]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005234:	429a      	cmp	r2, r3
 8005236:	d908      	bls.n	800524a <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005238:	4b71      	ldr	r3, [pc, #452]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 800523a:	6a1b      	ldr	r3, [r3, #32]
 800523c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	496e      	ldr	r1, [pc, #440]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 8005246:	4313      	orrs	r3, r2
 8005248:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0302 	and.w	r3, r3, #2
 8005252:	2b00      	cmp	r3, #0
 8005254:	d010      	beq.n	8005278 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689a      	ldr	r2, [r3, #8]
 800525a:	4b69      	ldr	r3, [pc, #420]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	f003 030f 	and.w	r3, r3, #15
 8005262:	429a      	cmp	r2, r3
 8005264:	d908      	bls.n	8005278 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005266:	4b66      	ldr	r3, [pc, #408]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	f023 020f 	bic.w	r2, r3, #15
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	4963      	ldr	r1, [pc, #396]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 8005274:	4313      	orrs	r3, r2
 8005276:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 80d2 	beq.w	800542a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8005286:	2300      	movs	r3, #0
 8005288:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	2b03      	cmp	r3, #3
 8005290:	d143      	bne.n	800531a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005292:	4b5b      	ldr	r3, [pc, #364]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 8005294:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005298:	f003 0304 	and.w	r3, r3, #4
 800529c:	2b00      	cmp	r3, #0
 800529e:	d110      	bne.n	80052c2 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80052a0:	4b57      	ldr	r3, [pc, #348]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80052a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052a6:	4a56      	ldr	r2, [pc, #344]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80052a8:	f043 0304 	orr.w	r3, r3, #4
 80052ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80052b0:	4b53      	ldr	r3, [pc, #332]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80052b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052b6:	f003 0304 	and.w	r3, r3, #4
 80052ba:	60bb      	str	r3, [r7, #8]
 80052bc:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80052be:	2301      	movs	r3, #1
 80052c0:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80052c2:	f7fd f8ed 	bl	80024a0 <HAL_GetTick>
 80052c6:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80052c8:	4b4e      	ldr	r3, [pc, #312]	@ (8005404 <HAL_RCC_ClockConfig+0x28c>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00f      	beq.n	80052f4 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80052d4:	e008      	b.n	80052e8 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80052d6:	f7fd f8e3 	bl	80024a0 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d901      	bls.n	80052e8 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	e12b      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80052e8:	4b46      	ldr	r3, [pc, #280]	@ (8005404 <HAL_RCC_ClockConfig+0x28c>)
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d0f0      	beq.n	80052d6 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80052f4:	7dfb      	ldrb	r3, [r7, #23]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d107      	bne.n	800530a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80052fa:	4b41      	ldr	r3, [pc, #260]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80052fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005300:	4a3f      	ldr	r2, [pc, #252]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 8005302:	f023 0304 	bic.w	r3, r3, #4
 8005306:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800530a:	4b3d      	ldr	r3, [pc, #244]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d121      	bne.n	800535a <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e112      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2b02      	cmp	r3, #2
 8005320:	d107      	bne.n	8005332 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005322:	4b37      	ldr	r3, [pc, #220]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d115      	bne.n	800535a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e106      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d107      	bne.n	800534a <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800533a:	4b31      	ldr	r3, [pc, #196]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 0304 	and.w	r3, r3, #4
 8005342:	2b00      	cmp	r3, #0
 8005344:	d109      	bne.n	800535a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e0fa      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800534a:	4b2d      	ldr	r3, [pc, #180]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005352:	2b00      	cmp	r3, #0
 8005354:	d101      	bne.n	800535a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e0f2      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800535a:	4b29      	ldr	r3, [pc, #164]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 800535c:	69db      	ldr	r3, [r3, #28]
 800535e:	f023 0203 	bic.w	r2, r3, #3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	4926      	ldr	r1, [pc, #152]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 8005368:	4313      	orrs	r3, r2
 800536a:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800536c:	f7fd f898 	bl	80024a0 <HAL_GetTick>
 8005370:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	2b03      	cmp	r3, #3
 8005378:	d112      	bne.n	80053a0 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800537a:	e00a      	b.n	8005392 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800537c:	f7fd f890 	bl	80024a0 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800538a:	4293      	cmp	r3, r2
 800538c:	d901      	bls.n	8005392 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e0d6      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005392:	4b1b      	ldr	r3, [pc, #108]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 8005394:	69db      	ldr	r3, [r3, #28]
 8005396:	f003 030c 	and.w	r3, r3, #12
 800539a:	2b0c      	cmp	r3, #12
 800539c:	d1ee      	bne.n	800537c <HAL_RCC_ClockConfig+0x204>
 800539e:	e044      	b.n	800542a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d112      	bne.n	80053ce <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80053a8:	e00a      	b.n	80053c0 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053aa:	f7fd f879 	bl	80024a0 <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d901      	bls.n	80053c0 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	e0bf      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80053c0:	4b0f      	ldr	r3, [pc, #60]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80053c2:	69db      	ldr	r3, [r3, #28]
 80053c4:	f003 030c 	and.w	r3, r3, #12
 80053c8:	2b08      	cmp	r3, #8
 80053ca:	d1ee      	bne.n	80053aa <HAL_RCC_ClockConfig+0x232>
 80053cc:	e02d      	b.n	800542a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d123      	bne.n	800541e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80053d6:	e00a      	b.n	80053ee <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053d8:	f7fd f862 	bl	80024a0 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e0a8      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80053ee:	4b04      	ldr	r3, [pc, #16]	@ (8005400 <HAL_RCC_ClockConfig+0x288>)
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	f003 030c 	and.w	r3, r3, #12
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1ee      	bne.n	80053d8 <HAL_RCC_ClockConfig+0x260>
 80053fa:	e016      	b.n	800542a <HAL_RCC_ClockConfig+0x2b2>
 80053fc:	40022000 	.word	0x40022000
 8005400:	46020c00 	.word	0x46020c00
 8005404:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005408:	f7fd f84a 	bl	80024a0 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005416:	4293      	cmp	r3, r2
 8005418:	d901      	bls.n	800541e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e090      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800541e:	4b4a      	ldr	r3, [pc, #296]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	f003 030c 	and.w	r3, r3, #12
 8005426:	2b04      	cmp	r3, #4
 8005428:	d1ee      	bne.n	8005408 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d010      	beq.n	8005458 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	689a      	ldr	r2, [r3, #8]
 800543a:	4b43      	ldr	r3, [pc, #268]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 800543c:	6a1b      	ldr	r3, [r3, #32]
 800543e:	f003 030f 	and.w	r3, r3, #15
 8005442:	429a      	cmp	r2, r3
 8005444:	d208      	bcs.n	8005458 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005446:	4b40      	ldr	r3, [pc, #256]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	f023 020f 	bic.w	r2, r3, #15
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	493d      	ldr	r1, [pc, #244]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 8005454:	4313      	orrs	r3, r2
 8005456:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005458:	4b3c      	ldr	r3, [pc, #240]	@ (800554c <HAL_RCC_ClockConfig+0x3d4>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 030f 	and.w	r3, r3, #15
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	429a      	cmp	r2, r3
 8005464:	d210      	bcs.n	8005488 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005466:	4b39      	ldr	r3, [pc, #228]	@ (800554c <HAL_RCC_ClockConfig+0x3d4>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f023 020f 	bic.w	r2, r3, #15
 800546e:	4937      	ldr	r1, [pc, #220]	@ (800554c <HAL_RCC_ClockConfig+0x3d4>)
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	4313      	orrs	r3, r2
 8005474:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005476:	4b35      	ldr	r3, [pc, #212]	@ (800554c <HAL_RCC_ClockConfig+0x3d4>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 030f 	and.w	r3, r3, #15
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	429a      	cmp	r2, r3
 8005482:	d001      	beq.n	8005488 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e05b      	b.n	8005540 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d010      	beq.n	80054b6 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68da      	ldr	r2, [r3, #12]
 8005498:	4b2b      	ldr	r3, [pc, #172]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 800549a:	6a1b      	ldr	r3, [r3, #32]
 800549c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d208      	bcs.n	80054b6 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80054a4:	4b28      	ldr	r3, [pc, #160]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 80054a6:	6a1b      	ldr	r3, [r3, #32]
 80054a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	4925      	ldr	r1, [pc, #148]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0308 	and.w	r3, r3, #8
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d012      	beq.n	80054e8 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	691a      	ldr	r2, [r3, #16]
 80054c6:	4b20      	ldr	r3, [pc, #128]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 80054c8:	6a1b      	ldr	r3, [r3, #32]
 80054ca:	091b      	lsrs	r3, r3, #4
 80054cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d209      	bcs.n	80054e8 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80054d4:	4b1c      	ldr	r3, [pc, #112]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	691b      	ldr	r3, [r3, #16]
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	4919      	ldr	r1, [pc, #100]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0310 	and.w	r3, r3, #16
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d010      	beq.n	8005516 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	695a      	ldr	r2, [r3, #20]
 80054f8:	4b13      	ldr	r3, [pc, #76]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 80054fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005500:	429a      	cmp	r2, r3
 8005502:	d208      	bcs.n	8005516 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8005504:	4b10      	ldr	r3, [pc, #64]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 8005506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005508:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	490d      	ldr	r1, [pc, #52]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 8005512:	4313      	orrs	r3, r2
 8005514:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005516:	f000 f821 	bl	800555c <HAL_RCC_GetSysClockFreq>
 800551a:	4602      	mov	r2, r0
 800551c:	4b0a      	ldr	r3, [pc, #40]	@ (8005548 <HAL_RCC_ClockConfig+0x3d0>)
 800551e:	6a1b      	ldr	r3, [r3, #32]
 8005520:	f003 030f 	and.w	r3, r3, #15
 8005524:	490a      	ldr	r1, [pc, #40]	@ (8005550 <HAL_RCC_ClockConfig+0x3d8>)
 8005526:	5ccb      	ldrb	r3, [r1, r3]
 8005528:	fa22 f303 	lsr.w	r3, r2, r3
 800552c:	4a09      	ldr	r2, [pc, #36]	@ (8005554 <HAL_RCC_ClockConfig+0x3dc>)
 800552e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005530:	4b09      	ldr	r3, [pc, #36]	@ (8005558 <HAL_RCC_ClockConfig+0x3e0>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4618      	mov	r0, r3
 8005536:	f7fc ff29 	bl	800238c <HAL_InitTick>
 800553a:	4603      	mov	r3, r0
 800553c:	73fb      	strb	r3, [r7, #15]

  return status;
 800553e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005540:	4618      	mov	r0, r3
 8005542:	3718      	adds	r7, #24
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	46020c00 	.word	0x46020c00
 800554c:	40022000 	.word	0x40022000
 8005550:	08008be4 	.word	0x08008be4
 8005554:	20000000 	.word	0x20000000
 8005558:	20000004 	.word	0x20000004

0800555c <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800555c:	b480      	push	{r7}
 800555e:	b08b      	sub	sp, #44	@ 0x2c
 8005560:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8005566:	2300      	movs	r3, #0
 8005568:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800556a:	4b78      	ldr	r3, [pc, #480]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800556c:	69db      	ldr	r3, [r3, #28]
 800556e:	f003 030c 	and.w	r3, r3, #12
 8005572:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005574:	4b75      	ldr	r3, [pc, #468]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005578:	f003 0303 	and.w	r3, r3, #3
 800557c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d005      	beq.n	8005590 <HAL_RCC_GetSysClockFreq+0x34>
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	2b0c      	cmp	r3, #12
 8005588:	d121      	bne.n	80055ce <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d11e      	bne.n	80055ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8005590:	4b6e      	ldr	r3, [pc, #440]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d107      	bne.n	80055ac <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800559c:	4b6b      	ldr	r3, [pc, #428]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800559e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80055a2:	0b1b      	lsrs	r3, r3, #12
 80055a4:	f003 030f 	and.w	r3, r3, #15
 80055a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80055aa:	e005      	b.n	80055b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80055ac:	4b67      	ldr	r3, [pc, #412]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	0f1b      	lsrs	r3, r3, #28
 80055b2:	f003 030f 	and.w	r3, r3, #15
 80055b6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80055b8:	4a65      	ldr	r2, [pc, #404]	@ (8005750 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80055ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055c0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d110      	bne.n	80055ea <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80055c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ca:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80055cc:	e00d      	b.n	80055ea <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80055ce:	4b5f      	ldr	r3, [pc, #380]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80055d0:	69db      	ldr	r3, [r3, #28]
 80055d2:	f003 030c 	and.w	r3, r3, #12
 80055d6:	2b04      	cmp	r3, #4
 80055d8:	d102      	bne.n	80055e0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80055da:	4b5e      	ldr	r3, [pc, #376]	@ (8005754 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80055dc:	623b      	str	r3, [r7, #32]
 80055de:	e004      	b.n	80055ea <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	2b08      	cmp	r3, #8
 80055e4:	d101      	bne.n	80055ea <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80055e6:	4b5b      	ldr	r3, [pc, #364]	@ (8005754 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80055e8:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	2b0c      	cmp	r3, #12
 80055ee:	f040 80a5 	bne.w	800573c <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80055f2:	4b56      	ldr	r3, [pc, #344]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80055f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f6:	f003 0303 	and.w	r3, r3, #3
 80055fa:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80055fc:	4b53      	ldr	r3, [pc, #332]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80055fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005600:	0a1b      	lsrs	r3, r3, #8
 8005602:	f003 030f 	and.w	r3, r3, #15
 8005606:	3301      	adds	r3, #1
 8005608:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800560a:	4b50      	ldr	r3, [pc, #320]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800560c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560e:	091b      	lsrs	r3, r3, #4
 8005610:	f003 0301 	and.w	r3, r3, #1
 8005614:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005616:	4b4d      	ldr	r3, [pc, #308]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800561a:	08db      	lsrs	r3, r3, #3
 800561c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	fb02 f303 	mul.w	r3, r2, r3
 8005626:	ee07 3a90 	vmov	s15, r3
 800562a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800562e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	2b02      	cmp	r3, #2
 8005636:	d003      	beq.n	8005640 <HAL_RCC_GetSysClockFreq+0xe4>
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	2b03      	cmp	r3, #3
 800563c:	d022      	beq.n	8005684 <HAL_RCC_GetSysClockFreq+0x128>
 800563e:	e043      	b.n	80056c8 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	ee07 3a90 	vmov	s15, r3
 8005646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800564a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8005758 <HAL_RCC_GetSysClockFreq+0x1fc>
 800564e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005652:	4b3e      	ldr	r3, [pc, #248]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800565a:	ee07 3a90 	vmov	s15, r3
 800565e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005662:	ed97 6a01 	vldr	s12, [r7, #4]
 8005666:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 800575c <HAL_RCC_GetSysClockFreq+0x200>
 800566a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800566e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005676:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800567a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800567e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005682:	e046      	b.n	8005712 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	ee07 3a90 	vmov	s15, r3
 800568a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800568e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8005758 <HAL_RCC_GetSysClockFreq+0x1fc>
 8005692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005696:	4b2d      	ldr	r3, [pc, #180]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800569a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800569e:	ee07 3a90 	vmov	s15, r3
 80056a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80056a6:	ed97 6a01 	vldr	s12, [r7, #4]
 80056aa:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800575c <HAL_RCC_GetSysClockFreq+0x200>
 80056ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80056b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056c6:	e024      	b.n	8005712 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ca:	ee07 3a90 	vmov	s15, r3
 80056ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	ee07 3a90 	vmov	s15, r3
 80056d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056e0:	4b1a      	ldr	r3, [pc, #104]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80056e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056e8:	ee07 3a90 	vmov	s15, r3
 80056ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80056f0:	ed97 6a01 	vldr	s12, [r7, #4]
 80056f4:	eddf 5a19 	vldr	s11, [pc, #100]	@ 800575c <HAL_RCC_GetSysClockFreq+0x200>
 80056f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005700:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005704:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005708:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005710:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8005712:	4b0e      	ldr	r3, [pc, #56]	@ (800574c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005716:	0e1b      	lsrs	r3, r3, #24
 8005718:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800571c:	3301      	adds	r3, #1
 800571e:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	ee07 3a90 	vmov	s15, r3
 8005726:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800572a:	edd7 6a07 	vldr	s13, [r7, #28]
 800572e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005732:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005736:	ee17 3a90 	vmov	r3, s15
 800573a:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 800573c:	6a3b      	ldr	r3, [r7, #32]
}
 800573e:	4618      	mov	r0, r3
 8005740:	372c      	adds	r7, #44	@ 0x2c
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	46020c00 	.word	0x46020c00
 8005750:	08008bf4 	.word	0x08008bf4
 8005754:	00f42400 	.word	0x00f42400
 8005758:	4b742400 	.word	0x4b742400
 800575c:	46000000 	.word	0x46000000

08005760 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005764:	f7ff fefa 	bl	800555c <HAL_RCC_GetSysClockFreq>
 8005768:	4602      	mov	r2, r0
 800576a:	4b07      	ldr	r3, [pc, #28]	@ (8005788 <HAL_RCC_GetHCLKFreq+0x28>)
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	f003 030f 	and.w	r3, r3, #15
 8005772:	4906      	ldr	r1, [pc, #24]	@ (800578c <HAL_RCC_GetHCLKFreq+0x2c>)
 8005774:	5ccb      	ldrb	r3, [r1, r3]
 8005776:	fa22 f303 	lsr.w	r3, r2, r3
 800577a:	4a05      	ldr	r2, [pc, #20]	@ (8005790 <HAL_RCC_GetHCLKFreq+0x30>)
 800577c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800577e:	4b04      	ldr	r3, [pc, #16]	@ (8005790 <HAL_RCC_GetHCLKFreq+0x30>)
 8005780:	681b      	ldr	r3, [r3, #0]
}
 8005782:	4618      	mov	r0, r3
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	46020c00 	.word	0x46020c00
 800578c:	08008be4 	.word	0x08008be4
 8005790:	20000000 	.word	0x20000000

08005794 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800579c:	4b3e      	ldr	r3, [pc, #248]	@ (8005898 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800579e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057a2:	f003 0304 	and.w	r3, r3, #4
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d003      	beq.n	80057b2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80057aa:	f7fe fdcd 	bl	8004348 <HAL_PWREx_GetVoltageRange>
 80057ae:	6178      	str	r0, [r7, #20]
 80057b0:	e019      	b.n	80057e6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80057b2:	4b39      	ldr	r3, [pc, #228]	@ (8005898 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80057b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057b8:	4a37      	ldr	r2, [pc, #220]	@ (8005898 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80057ba:	f043 0304 	orr.w	r3, r3, #4
 80057be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80057c2:	4b35      	ldr	r3, [pc, #212]	@ (8005898 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80057c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057c8:	f003 0304 	and.w	r3, r3, #4
 80057cc:	60fb      	str	r3, [r7, #12]
 80057ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80057d0:	f7fe fdba 	bl	8004348 <HAL_PWREx_GetVoltageRange>
 80057d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80057d6:	4b30      	ldr	r3, [pc, #192]	@ (8005898 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80057d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057dc:	4a2e      	ldr	r2, [pc, #184]	@ (8005898 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80057de:	f023 0304 	bic.w	r3, r3, #4
 80057e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80057ec:	d003      	beq.n	80057f6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057f4:	d109      	bne.n	800580a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057fc:	d202      	bcs.n	8005804 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80057fe:	2301      	movs	r3, #1
 8005800:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005802:	e033      	b.n	800586c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8005804:	2300      	movs	r3, #0
 8005806:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005808:	e030      	b.n	800586c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005810:	d208      	bcs.n	8005824 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005818:	d102      	bne.n	8005820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800581a:	2303      	movs	r3, #3
 800581c:	613b      	str	r3, [r7, #16]
 800581e:	e025      	b.n	800586c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e035      	b.n	8005890 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800582a:	d90f      	bls.n	800584c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d109      	bne.n	8005846 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005838:	d902      	bls.n	8005840 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800583a:	2300      	movs	r3, #0
 800583c:	613b      	str	r3, [r7, #16]
 800583e:	e015      	b.n	800586c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8005840:	2301      	movs	r3, #1
 8005842:	613b      	str	r3, [r7, #16]
 8005844:	e012      	b.n	800586c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8005846:	2300      	movs	r3, #0
 8005848:	613b      	str	r3, [r7, #16]
 800584a:	e00f      	b.n	800586c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005852:	d109      	bne.n	8005868 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800585a:	d102      	bne.n	8005862 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800585c:	2301      	movs	r3, #1
 800585e:	613b      	str	r3, [r7, #16]
 8005860:	e004      	b.n	800586c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8005862:	2302      	movs	r3, #2
 8005864:	613b      	str	r3, [r7, #16]
 8005866:	e001      	b.n	800586c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8005868:	2301      	movs	r3, #1
 800586a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800586c:	4b0b      	ldr	r3, [pc, #44]	@ (800589c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f023 020f 	bic.w	r2, r3, #15
 8005874:	4909      	ldr	r1, [pc, #36]	@ (800589c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	4313      	orrs	r3, r2
 800587a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800587c:	4b07      	ldr	r3, [pc, #28]	@ (800589c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 030f 	and.w	r3, r3, #15
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	429a      	cmp	r2, r3
 8005888:	d001      	beq.n	800588e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e000      	b.n	8005890 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800588e:	2300      	movs	r3, #0
}
 8005890:	4618      	mov	r0, r3
 8005892:	3718      	adds	r7, #24
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}
 8005898:	46020c00 	.word	0x46020c00
 800589c:	40022000 	.word	0x40022000

080058a0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80058a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058a4:	b0c4      	sub	sp, #272	@ 0x110
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80058ac:	2300      	movs	r3, #0
 80058ae:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80058b2:	2300      	movs	r3, #0
 80058b4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c0:	f002 0401 	and.w	r4, r2, #1
 80058c4:	2500      	movs	r5, #0
 80058c6:	ea54 0305 	orrs.w	r3, r4, r5
 80058ca:	d00b      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80058cc:	4bd5      	ldr	r3, [pc, #852]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80058ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058d2:	f023 0103 	bic.w	r1, r3, #3
 80058d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058dc:	4ad1      	ldr	r2, [pc, #836]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80058de:	430b      	orrs	r3, r1
 80058e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ec:	f002 0802 	and.w	r8, r2, #2
 80058f0:	f04f 0900 	mov.w	r9, #0
 80058f4:	ea58 0309 	orrs.w	r3, r8, r9
 80058f8:	d00b      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80058fa:	4bca      	ldr	r3, [pc, #808]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80058fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005900:	f023 010c 	bic.w	r1, r3, #12
 8005904:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800590a:	4ac6      	ldr	r2, [pc, #792]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800590c:	430b      	orrs	r3, r1
 800590e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005912:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591a:	f002 0a04 	and.w	sl, r2, #4
 800591e:	f04f 0b00 	mov.w	fp, #0
 8005922:	ea5a 030b 	orrs.w	r3, sl, fp
 8005926:	d00b      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005928:	4bbe      	ldr	r3, [pc, #760]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800592a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800592e:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005938:	4aba      	ldr	r2, [pc, #744]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800593a:	430b      	orrs	r3, r1
 800593c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005940:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005948:	f002 0308 	and.w	r3, r2, #8
 800594c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005950:	2300      	movs	r3, #0
 8005952:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005956:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800595a:	460b      	mov	r3, r1
 800595c:	4313      	orrs	r3, r2
 800595e:	d00b      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005960:	4bb0      	ldr	r3, [pc, #704]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005966:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800596a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800596e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005970:	4aac      	ldr	r2, [pc, #688]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005972:	430b      	orrs	r3, r1
 8005974:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005978:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800597c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005980:	f002 0310 	and.w	r3, r2, #16
 8005984:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005988:	2300      	movs	r3, #0
 800598a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800598e:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005992:	460b      	mov	r3, r1
 8005994:	4313      	orrs	r3, r2
 8005996:	d00b      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005998:	4ba2      	ldr	r3, [pc, #648]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800599a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800599e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80059a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059a8:	4a9e      	ldr	r2, [pc, #632]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80059aa:	430b      	orrs	r3, r1
 80059ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80059b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80059bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80059c0:	2300      	movs	r3, #0
 80059c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80059c6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80059ca:	460b      	mov	r3, r1
 80059cc:	4313      	orrs	r3, r2
 80059ce:	d00b      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80059d0:	4b94      	ldr	r3, [pc, #592]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80059d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80059d6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80059da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059e0:	4a90      	ldr	r2, [pc, #576]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80059e2:	430b      	orrs	r3, r1
 80059e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80059e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f0:	f002 0320 	and.w	r3, r2, #32
 80059f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80059f8:	2300      	movs	r3, #0
 80059fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80059fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005a02:	460b      	mov	r3, r1
 8005a04:	4313      	orrs	r3, r2
 8005a06:	d00b      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005a08:	4b86      	ldr	r3, [pc, #536]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005a0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a0e:	f023 0107 	bic.w	r1, r3, #7
 8005a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a18:	4a82      	ldr	r2, [pc, #520]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005a1a:	430b      	orrs	r3, r1
 8005a1c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a28:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005a2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a30:	2300      	movs	r3, #0
 8005a32:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005a36:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	d00b      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8005a40:	4b78      	ldr	r3, [pc, #480]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005a42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a46:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005a4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a50:	4a74      	ldr	r2, [pc, #464]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005a52:	430b      	orrs	r3, r1
 8005a54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a60:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005a64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a68:	2300      	movs	r3, #0
 8005a6a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a6e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005a72:	460b      	mov	r3, r1
 8005a74:	4313      	orrs	r3, r2
 8005a76:	d00b      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005a78:	4b6a      	ldr	r3, [pc, #424]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a88:	4a66      	ldr	r2, [pc, #408]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005a8a:	430b      	orrs	r3, r1
 8005a8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a98:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005a9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005aa6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4313      	orrs	r3, r2
 8005aae:	d00b      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005ab0:	4b5c      	ldr	r3, [pc, #368]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005ab2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ab6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005abe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ac0:	4a58      	ldr	r2, [pc, #352]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005ac2:	430b      	orrs	r3, r1
 8005ac4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ac8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005ad4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005ad8:	2300      	movs	r3, #0
 8005ada:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005ade:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	d00b      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005ae8:	4b4e      	ldr	r3, [pc, #312]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005aea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005aee:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8005af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005af6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005af8:	4a4a      	ldr	r2, [pc, #296]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005afa:	430b      	orrs	r3, r1
 8005afc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 8005b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b08:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005b0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b10:	2300      	movs	r3, #0
 8005b12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b16:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	d00b      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 8005b20:	4b40      	ldr	r3, [pc, #256]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005b22:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b26:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8005b2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b30:	4a3c      	ldr	r2, [pc, #240]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005b32:	430b      	orrs	r3, r1
 8005b34:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 8005b38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b40:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005b44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005b48:	2300      	movs	r3, #0
 8005b4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b4e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005b52:	460b      	mov	r3, r1
 8005b54:	4313      	orrs	r3, r2
 8005b56:	d00c      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 8005b58:	4b32      	ldr	r3, [pc, #200]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005b5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b5e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005b62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b6a:	4a2e      	ldr	r2, [pc, #184]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005b6c:	430b      	orrs	r3, r1
 8005b6e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7a:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005b7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b82:	2300      	movs	r3, #0
 8005b84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005b88:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	d00c      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005b92:	4b24      	ldr	r3, [pc, #144]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005b94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b98:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005b9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ba0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ba4:	4a1f      	ldr	r2, [pc, #124]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005ba6:	430b      	orrs	r3, r1
 8005ba8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005bac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb4:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005bb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005bc2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	d00c      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005bcc:	4b15      	ldr	r3, [pc, #84]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bd2:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005bd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bde:	4a11      	ldr	r2, [pc, #68]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005be0:	430b      	orrs	r3, r1
 8005be2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8005be6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bee:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005bf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005bfc:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005c00:	460b      	mov	r3, r1
 8005c02:	4313      	orrs	r3, r2
 8005c04:	d010      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005c06:	4b07      	ldr	r3, [pc, #28]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005c08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c0c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c18:	4a02      	ldr	r2, [pc, #8]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005c1a:	430b      	orrs	r3, r1
 8005c1c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005c20:	e002      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x388>
 8005c22:	bf00      	nop
 8005c24:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005c28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c30:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005c34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c38:	2300      	movs	r3, #0
 8005c3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c3e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005c42:	460b      	mov	r3, r1
 8005c44:	4313      	orrs	r3, r2
 8005c46:	d04c      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005c48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c50:	2b80      	cmp	r3, #128	@ 0x80
 8005c52:	d02d      	beq.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8005c54:	2b80      	cmp	r3, #128	@ 0x80
 8005c56:	d827      	bhi.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005c58:	2b60      	cmp	r3, #96	@ 0x60
 8005c5a:	d02b      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005c5c:	2b60      	cmp	r3, #96	@ 0x60
 8005c5e:	d823      	bhi.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005c60:	2b40      	cmp	r3, #64	@ 0x40
 8005c62:	d006      	beq.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8005c64:	2b40      	cmp	r3, #64	@ 0x40
 8005c66:	d81f      	bhi.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d009      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005c6c:	2b20      	cmp	r3, #32
 8005c6e:	d011      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8005c70:	e01a      	b.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005c72:	4bbe      	ldr	r3, [pc, #760]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c76:	4abd      	ldr	r2, [pc, #756]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c7c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005c7e:	e01a      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c84:	3308      	adds	r3, #8
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 fcc6 	bl	8006618 <RCCEx_PLL2_Config>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005c92:	e010      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c98:	332c      	adds	r3, #44	@ 0x2c
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f000 fd54 	bl	8006748 <RCCEx_PLL3_Config>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005ca6:	e006      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005cae:	e002      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8005cb0:	bf00      	nop
 8005cb2:	e000      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8005cb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cb6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10d      	bne.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8005cbe:	4bab      	ldr	r3, [pc, #684]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005cc4:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8005cc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ccc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cd0:	4aa6      	ldr	r2, [pc, #664]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cd2:	430b      	orrs	r3, r1
 8005cd4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005cd8:	e003      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cda:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005cde:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005ce2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cea:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005cee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005cf8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	d053      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005d02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d06:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005d0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d0e:	d033      	beq.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 8005d10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d14:	d82c      	bhi.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005d16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d1a:	d02f      	beq.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 8005d1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d20:	d826      	bhi.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005d22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d26:	d008      	beq.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8005d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d2c:	d820      	bhi.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00a      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005d32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d36:	d011      	beq.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005d38:	e01a      	b.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005d3a:	4b8c      	ldr	r3, [pc, #560]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d3e:	4a8b      	ldr	r2, [pc, #556]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d44:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005d46:	e01a      	b.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d4c:	3308      	adds	r3, #8
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f000 fc62 	bl	8006618 <RCCEx_PLL2_Config>
 8005d54:	4603      	mov	r3, r0
 8005d56:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005d5a:	e010      	b.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d60:	332c      	adds	r3, #44	@ 0x2c
 8005d62:	4618      	mov	r0, r3
 8005d64:	f000 fcf0 	bl	8006748 <RCCEx_PLL3_Config>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005d6e:	e006      	b.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005d76:	e002      	b.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8005d78:	bf00      	nop
 8005d7a:	e000      	b.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8005d7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d7e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d10d      	bne.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8005d86:	4b79      	ldr	r3, [pc, #484]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005d8c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005d90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d94:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005d98:	4a74      	ldr	r2, [pc, #464]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d9a:	430b      	orrs	r3, r1
 8005d9c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005da0:	e003      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005da2:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005da6:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005daa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db2:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005db6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005db8:	2300      	movs	r3, #0
 8005dba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005dbc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	d046      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005dce:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005dd2:	d028      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005dd4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005dd8:	d821      	bhi.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8005dda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dde:	d022      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005de0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005de4:	d81b      	bhi.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8005de6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005dea:	d01c      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005dec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005df0:	d815      	bhi.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8005df2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005df6:	d008      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8005df8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dfc:	d80f      	bhi.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d011      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005e02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e06:	d00e      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005e08:	e009      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x57e>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e0e:	3308      	adds	r3, #8
 8005e10:	4618      	mov	r0, r3
 8005e12:	f000 fc01 	bl	8006618 <RCCEx_PLL2_Config>
 8005e16:	4603      	mov	r3, r0
 8005e18:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005e1c:	e004      	b.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x588>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005e24:	e000      	b.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x588>
        break;
 8005e26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e28:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10d      	bne.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005e30:	4b4e      	ldr	r3, [pc, #312]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e36:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005e3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e3e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005e42:	4a4a      	ldr	r2, [pc, #296]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e44:	430b      	orrs	r3, r1
 8005e46:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005e4a:	e003      	b.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e4c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005e50:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8005e54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005e60:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e62:	2300      	movs	r3, #0
 8005e64:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e66:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	d03f      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8005e70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e78:	2b04      	cmp	r3, #4
 8005e7a:	d81e      	bhi.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8005e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e82:	bf00      	nop
 8005e84:	08005ec3 	.word	0x08005ec3
 8005e88:	08005e99 	.word	0x08005e99
 8005e8c:	08005ea7 	.word	0x08005ea7
 8005e90:	08005ec3 	.word	0x08005ec3
 8005e94:	08005ec3 	.word	0x08005ec3
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005e98:	4b34      	ldr	r3, [pc, #208]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e9c:	4a33      	ldr	r2, [pc, #204]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ea2:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005ea4:	e00e      	b.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ea6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eaa:	332c      	adds	r3, #44	@ 0x2c
 8005eac:	4618      	mov	r0, r3
 8005eae:	f000 fc4b 	bl	8006748 <RCCEx_PLL3_Config>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005eb8:	e004      	b.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005ec0:	e000      	b.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x624>
        break;
 8005ec2:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005ec4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10d      	bne.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8005ecc:	4b27      	ldr	r3, [pc, #156]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ece:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005ed2:	f023 0107 	bic.w	r1, r3, #7
 8005ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ede:	4a23      	ldr	r2, [pc, #140]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ee0:	430b      	orrs	r3, r1
 8005ee2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005ee6:	e003      	b.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ee8:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005eec:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8005ef0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef8:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005efc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005efe:	2300      	movs	r3, #0
 8005f00:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f02:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005f06:	460b      	mov	r3, r1
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	d04c      	beq.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x706>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8005f0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f18:	d02a      	beq.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8005f1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f1e:	d821      	bhi.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8005f20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f24:	d026      	beq.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
 8005f26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f2a:	d81b      	bhi.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8005f2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f30:	d00e      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8005f32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f36:	d815      	bhi.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01d      	beq.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8005f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f40:	d110      	bne.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005f42:	4b0a      	ldr	r3, [pc, #40]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f46:	4a09      	ldr	r2, [pc, #36]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f4c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005f4e:	e014      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f54:	332c      	adds	r3, #44	@ 0x2c
 8005f56:	4618      	mov	r0, r3
 8005f58:	f000 fbf6 	bl	8006748 <RCCEx_PLL3_Config>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005f62:	e00a      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005f6a:	e006      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x6da>
 8005f6c:	46020c00 	.word	0x46020c00
        break;
 8005f70:	bf00      	nop
 8005f72:	e002      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8005f74:	bf00      	nop
 8005f76:	e000      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8005f78:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005f7a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10d      	bne.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8005f82:	4baf      	ldr	r3, [pc, #700]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005f84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f88:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005f8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f94:	4aaa      	ldr	r2, [pc, #680]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005f96:	430b      	orrs	r3, r1
 8005f98:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005f9c:	e003      	b.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x706>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f9e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005fa2:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fae:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005fb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	667b      	str	r3, [r7, #100]	@ 0x64
 8005fb8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	f000 80b5 	beq.w	800612e <HAL_RCCEx_PeriphCLKConfig+0x88e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fca:	4b9d      	ldr	r3, [pc, #628]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005fcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fd0:	f003 0304 	and.w	r3, r3, #4
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d113      	bne.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x760>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fd8:	4b99      	ldr	r3, [pc, #612]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fde:	4a98      	ldr	r2, [pc, #608]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005fe0:	f043 0304 	orr.w	r3, r3, #4
 8005fe4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005fe8:	4b95      	ldr	r3, [pc, #596]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fee:	f003 0304 	and.w	r3, r3, #4
 8005ff2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005ff6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
      pwrclkchanged = SET;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006000:	4b90      	ldr	r3, [pc, #576]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8006002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006004:	4a8f      	ldr	r2, [pc, #572]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8006006:	f043 0301 	orr.w	r3, r3, #1
 800600a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800600c:	f7fc fa48 	bl	80024a0 <HAL_GetTick>
 8006010:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006014:	e00b      	b.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x78e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006016:	f7fc fa43 	bl	80024a0 <HAL_GetTick>
 800601a:	4602      	mov	r2, r0
 800601c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	2b02      	cmp	r3, #2
 8006024:	d903      	bls.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x78e>
      {
        ret = HAL_TIMEOUT;
 8006026:	2303      	movs	r3, #3
 8006028:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800602c:	e005      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x79a>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800602e:	4b85      	ldr	r3, [pc, #532]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8006030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d0ed      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x776>
      }
    }

    if (ret == HAL_OK)
 800603a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800603e:	2b00      	cmp	r3, #0
 8006040:	d165      	bne.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006042:	4b7f      	ldr	r3, [pc, #508]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006044:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006048:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800604c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006050:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006054:	2b00      	cmp	r3, #0
 8006056:	d023      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x800>
 8006058:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800605c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8006060:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006064:	4293      	cmp	r3, r2
 8006066:	d01b      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x800>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006068:	4b75      	ldr	r3, [pc, #468]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800606a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800606e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006072:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006076:	4b72      	ldr	r3, [pc, #456]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006078:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800607c:	4a70      	ldr	r2, [pc, #448]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800607e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006082:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006086:	4b6e      	ldr	r3, [pc, #440]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006088:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800608c:	4a6c      	ldr	r2, [pc, #432]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800608e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006092:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006096:	4a6a      	ldr	r2, [pc, #424]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006098:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800609c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80060a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d019      	beq.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x840>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ac:	f7fc f9f8 	bl	80024a0 <HAL_GetTick>
 80060b0:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060b4:	e00d      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x832>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060b6:	f7fc f9f3 	bl	80024a0 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060c0:	1ad2      	subs	r2, r2, r3
 80060c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d903      	bls.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x832>
          {
            ret = HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
            break;
 80060d0:	e006      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x840>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060d2:	4b5b      	ldr	r3, [pc, #364]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80060d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d0ea      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x816>
          }
        }
      }

      if (ret == HAL_OK)
 80060e0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10d      	bne.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x864>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80060e8:	4b55      	ldr	r3, [pc, #340]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80060ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80060f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060f6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80060fa:	4a51      	ldr	r2, [pc, #324]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80060fc:	430b      	orrs	r3, r1
 80060fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006102:	e008      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006104:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006108:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
 800610c:	e003      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800610e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006112:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006116:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 800611a:	2b01      	cmp	r3, #1
 800611c:	d107      	bne.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x88e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800611e:	4b48      	ldr	r3, [pc, #288]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006120:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006124:	4a46      	ldr	r2, [pc, #280]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006126:	f023 0304 	bic.w	r3, r3, #4
 800612a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800612e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800613a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800613c:	2300      	movs	r3, #0
 800613e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006140:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006144:	460b      	mov	r3, r1
 8006146:	4313      	orrs	r3, r2
 8006148:	d042      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x930>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 800614a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800614e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006152:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006156:	d022      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 8006158:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800615c:	d81b      	bhi.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 800615e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006162:	d011      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
 8006164:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006168:	d815      	bhi.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 800616a:	2b00      	cmp	r3, #0
 800616c:	d019      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x902>
 800616e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006172:	d110      	bne.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006174:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006178:	3308      	adds	r3, #8
 800617a:	4618      	mov	r0, r3
 800617c:	f000 fa4c 	bl	8006618 <RCCEx_PLL2_Config>
 8006180:	4603      	mov	r3, r0
 8006182:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006186:	e00d      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006188:	4b2d      	ldr	r3, [pc, #180]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800618a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618c:	4a2c      	ldr	r2, [pc, #176]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800618e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006192:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006194:	e006      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800619c:	e002      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 800619e:	bf00      	nop
 80061a0:	e000      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 80061a2:	bf00      	nop
    }
    if (ret == HAL_OK)
 80061a4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10d      	bne.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x928>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80061ac:	4b24      	ldr	r3, [pc, #144]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80061ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061b2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80061b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80061be:	4a20      	ldr	r2, [pc, #128]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80061c0:	430b      	orrs	r3, r1
 80061c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80061c6:	e003      	b.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061c8:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80061cc:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80061d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80061dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80061de:	2300      	movs	r3, #0
 80061e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80061e2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80061e6:	460b      	mov	r3, r1
 80061e8:	4313      	orrs	r3, r2
 80061ea:	d031      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80061ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80061f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061f8:	d00b      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x972>
 80061fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061fe:	d804      	bhi.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006200:	2b00      	cmp	r3, #0
 8006202:	d008      	beq.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8006204:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006208:	d007      	beq.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x97a>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006210:	e004      	b.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8006212:	bf00      	nop
 8006214:	e002      	b.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8006216:	bf00      	nop
 8006218:	e000      	b.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 800621a:	bf00      	nop
    }
    if (ret == HAL_OK)
 800621c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006220:	2b00      	cmp	r3, #0
 8006222:	d111      	bne.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006224:	4b06      	ldr	r3, [pc, #24]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006226:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800622a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800622e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006232:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006236:	4a02      	ldr	r2, [pc, #8]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006238:	430b      	orrs	r3, r1
 800623a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800623e:	e007      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 8006240:	46020c00 	.word	0x46020c00
 8006244:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006248:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800624c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8006250:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006258:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800625c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800625e:	2300      	movs	r3, #0
 8006260:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006262:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006266:	460b      	mov	r3, r1
 8006268:	4313      	orrs	r3, r2
 800626a:	d00c      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800626c:	4bb2      	ldr	r3, [pc, #712]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800626e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006272:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8006276:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800627a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800627e:	4aae      	ldr	r2, [pc, #696]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006280:	430b      	orrs	r3, r1
 8006282:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8006286:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800628a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006292:	643b      	str	r3, [r7, #64]	@ 0x40
 8006294:	2300      	movs	r3, #0
 8006296:	647b      	str	r3, [r7, #68]	@ 0x44
 8006298:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800629c:	460b      	mov	r3, r1
 800629e:	4313      	orrs	r3, r2
 80062a0:	d019      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0xa36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80062a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80062aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062ae:	d105      	bne.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80062b0:	4ba1      	ldr	r3, [pc, #644]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80062b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b4:	4aa0      	ldr	r2, [pc, #640]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80062b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062ba:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80062bc:	4b9e      	ldr	r3, [pc, #632]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80062be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80062c2:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80062c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80062ce:	4a9a      	ldr	r2, [pc, #616]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80062d0:	430b      	orrs	r3, r1
 80062d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80062d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062de:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80062e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80062e4:	2300      	movs	r3, #0
 80062e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062e8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80062ec:	460b      	mov	r3, r1
 80062ee:	4313      	orrs	r3, r2
 80062f0:	d00c      	beq.n	800630c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80062f2:	4b91      	ldr	r3, [pc, #580]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80062f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80062f8:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80062fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006300:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006304:	4a8c      	ldr	r2, [pc, #560]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006306:	430b      	orrs	r3, r1
 8006308:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800630c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006314:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006318:	633b      	str	r3, [r7, #48]	@ 0x30
 800631a:	2300      	movs	r3, #0
 800631c:	637b      	str	r3, [r7, #52]	@ 0x34
 800631e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006322:	460b      	mov	r3, r1
 8006324:	4313      	orrs	r3, r2
 8006326:	d00c      	beq.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006328:	4b83      	ldr	r3, [pc, #524]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800632a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800632e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006336:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800633a:	4a7f      	ldr	r2, [pc, #508]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800633c:	430b      	orrs	r3, r1
 800633e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006342:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800634e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006350:	2300      	movs	r3, #0
 8006352:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006354:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006358:	460b      	mov	r3, r1
 800635a:	4313      	orrs	r3, r2
 800635c:	d00c      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0xad8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800635e:	4b76      	ldr	r3, [pc, #472]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006360:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006364:	f023 0218 	bic.w	r2, r3, #24
 8006368:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800636c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006370:	4971      	ldr	r1, [pc, #452]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006372:	4313      	orrs	r3, r2
 8006374:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006378:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800637c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006380:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006384:	623b      	str	r3, [r7, #32]
 8006386:	2300      	movs	r3, #0
 8006388:	627b      	str	r3, [r7, #36]	@ 0x24
 800638a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800638e:	460b      	mov	r3, r1
 8006390:	4313      	orrs	r3, r2
 8006392:	d032      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8006394:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006398:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800639c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80063a0:	d105      	bne.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063a2:	4b65      	ldr	r3, [pc, #404]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80063a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a6:	4a64      	ldr	r2, [pc, #400]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80063a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063ac:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80063ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063b2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80063b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80063ba:	d108      	bne.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0xb2e>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80063bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063c0:	3308      	adds	r3, #8
 80063c2:	4618      	mov	r0, r3
 80063c4:	f000 f928 	bl	8006618 <RCCEx_PLL2_Config>
 80063c8:	4603      	mov	r3, r0
 80063ca:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
    }
    if (ret == HAL_OK)
 80063ce:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10d      	bne.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xb52>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80063d6:	4b58      	ldr	r3, [pc, #352]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80063d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80063dc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80063e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063e4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80063e8:	4953      	ldr	r1, [pc, #332]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80063f0:	e003      	b.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063f2:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80063f6:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 80063fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006402:	2100      	movs	r1, #0
 8006404:	61b9      	str	r1, [r7, #24]
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	61fb      	str	r3, [r7, #28]
 800640c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006410:	460b      	mov	r3, r1
 8006412:	4313      	orrs	r3, r2
 8006414:	d04a      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0xc0c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 8006416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800641a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800641e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006422:	d01e      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 8006424:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006428:	d825      	bhi.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 800642a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800642e:	d00e      	beq.n	800644e <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8006430:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006434:	d81f      	bhi.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8006436:	2b00      	cmp	r3, #0
 8006438:	d021      	beq.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xbde>
 800643a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800643e:	d11a      	bne.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006440:	4b3d      	ldr	r3, [pc, #244]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006444:	4a3c      	ldr	r2, [pc, #240]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800644a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 800644c:	e018      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800644e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006452:	3308      	adds	r3, #8
 8006454:	4618      	mov	r0, r3
 8006456:	f000 f8df 	bl	8006618 <RCCEx_PLL2_Config>
 800645a:	4603      	mov	r3, r0
 800645c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8006460:	e00e      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006466:	332c      	adds	r3, #44	@ 0x2c
 8006468:	4618      	mov	r0, r3
 800646a:	f000 f96d 	bl	8006748 <RCCEx_PLL3_Config>
 800646e:	4603      	mov	r3, r0
 8006470:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8006474:	e004      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      default:
        ret = HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800647c:	e000      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
        break;
 800647e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006480:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10d      	bne.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xc04>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 8006488:	4b2b      	ldr	r3, [pc, #172]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800648a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800648e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006492:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006496:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800649a:	4927      	ldr	r1, [pc, #156]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800649c:	4313      	orrs	r3, r2
 800649e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80064a2:	e003      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064a4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80064a8:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80064ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b4:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80064b8:	613b      	str	r3, [r7, #16]
 80064ba:	2300      	movs	r3, #0
 80064bc:	617b      	str	r3, [r7, #20]
 80064be:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80064c2:	460b      	mov	r3, r1
 80064c4:	4313      	orrs	r3, r2
 80064c6:	d03d      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0xca4>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80064c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064d4:	d00e      	beq.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 80064d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064da:	d815      	bhi.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d017      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80064e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064e4:	d110      	bne.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0xc68>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064e6:	4b14      	ldr	r3, [pc, #80]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80064e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ea:	4a13      	ldr	r2, [pc, #76]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80064ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064f0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80064f2:	e00e      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xc72>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80064f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064f8:	3308      	adds	r3, #8
 80064fa:	4618      	mov	r0, r3
 80064fc:	f000 f88c 	bl	8006618 <RCCEx_PLL2_Config>
 8006500:	4603      	mov	r3, r0
 8006502:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006506:	e004      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xc72>
      default:
        ret = HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800650e:	e000      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xc72>
        break;
 8006510:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006512:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006516:	2b00      	cmp	r3, #0
 8006518:	d110      	bne.n	800653c <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800651a:	4b07      	ldr	r3, [pc, #28]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800651c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006520:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006524:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800652c:	4902      	ldr	r1, [pc, #8]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800652e:	4313      	orrs	r3, r2
 8006530:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006534:	e006      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0xca4>
 8006536:	bf00      	nop
 8006538:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800653c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006540:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8006544:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800654c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006550:	60bb      	str	r3, [r7, #8]
 8006552:	2300      	movs	r3, #0
 8006554:	60fb      	str	r3, [r7, #12]
 8006556:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800655a:	460b      	mov	r3, r1
 800655c:	4313      	orrs	r3, r2
 800655e:	d00c      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0xcda>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8006560:	4b2c      	ldr	r3, [pc, #176]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8006562:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006566:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800656a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800656e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006572:	4928      	ldr	r1, [pc, #160]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8006574:	4313      	orrs	r3, r2
 8006576:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 800657a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006582:	2100      	movs	r1, #0
 8006584:	6039      	str	r1, [r7, #0]
 8006586:	f003 0308 	and.w	r3, r3, #8
 800658a:	607b      	str	r3, [r7, #4]
 800658c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006590:	460b      	mov	r3, r1
 8006592:	4313      	orrs	r3, r2
 8006594:	d036      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 8006596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800659a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800659e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80065a2:	d00d      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80065a4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80065a8:	d811      	bhi.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 80065aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065ae:	d012      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80065b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065b4:	d80b      	bhi.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00d      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80065ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065be:	d106      	bne.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0xd2e>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80065c0:	4b14      	ldr	r3, [pc, #80]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80065c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c4:	4a13      	ldr	r2, [pc, #76]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80065c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065ca:	6293      	str	r3, [r2, #40]	@ 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 80065cc:	e004      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>

      default:
        ret = HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80065d4:	e000      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>
        break;
 80065d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065d8:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d10d      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xd5c>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 80065e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80065e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80065e6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80065ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80065f2:	4908      	ldr	r1, [pc, #32]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80065f4:	4313      	orrs	r3, r2
 80065f6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80065fa:	e003      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xd64>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065fc:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006600:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8006604:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
}
 8006608:	4618      	mov	r0, r3
 800660a:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800660e:	46bd      	mov	sp, r7
 8006610:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006614:	46020c00 	.word	0x46020c00

08006618 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8006620:	4b47      	ldr	r3, [pc, #284]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a46      	ldr	r2, [pc, #280]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 8006626:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800662a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800662c:	f7fb ff38 	bl	80024a0 <HAL_GetTick>
 8006630:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006632:	e008      	b.n	8006646 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006634:	f7fb ff34 	bl	80024a0 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	2b02      	cmp	r3, #2
 8006640:	d901      	bls.n	8006646 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e077      	b.n	8006736 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006646:	4b3e      	ldr	r3, [pc, #248]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1f0      	bne.n	8006634 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8006652:	4b3b      	ldr	r3, [pc, #236]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 8006654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006656:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800665a:	f023 0303 	bic.w	r3, r3, #3
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	6811      	ldr	r1, [r2, #0]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	6852      	ldr	r2, [r2, #4]
 8006666:	3a01      	subs	r2, #1
 8006668:	0212      	lsls	r2, r2, #8
 800666a:	430a      	orrs	r2, r1
 800666c:	4934      	ldr	r1, [pc, #208]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 800666e:	4313      	orrs	r3, r2
 8006670:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8006672:	4b33      	ldr	r3, [pc, #204]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 8006674:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006676:	4b33      	ldr	r3, [pc, #204]	@ (8006744 <RCCEx_PLL2_Config+0x12c>)
 8006678:	4013      	ands	r3, r2
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	6892      	ldr	r2, [r2, #8]
 800667e:	3a01      	subs	r2, #1
 8006680:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	68d2      	ldr	r2, [r2, #12]
 8006688:	3a01      	subs	r2, #1
 800668a:	0252      	lsls	r2, r2, #9
 800668c:	b292      	uxth	r2, r2
 800668e:	4311      	orrs	r1, r2
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	6912      	ldr	r2, [r2, #16]
 8006694:	3a01      	subs	r2, #1
 8006696:	0412      	lsls	r2, r2, #16
 8006698:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800669c:	4311      	orrs	r1, r2
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	6952      	ldr	r2, [r2, #20]
 80066a2:	3a01      	subs	r2, #1
 80066a4:	0612      	lsls	r2, r2, #24
 80066a6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80066aa:	430a      	orrs	r2, r1
 80066ac:	4924      	ldr	r1, [pc, #144]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066ae:	4313      	orrs	r3, r2
 80066b0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80066b2:	4b23      	ldr	r3, [pc, #140]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b6:	f023 020c 	bic.w	r2, r3, #12
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	4920      	ldr	r1, [pc, #128]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066c0:	4313      	orrs	r3, r2
 80066c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80066c4:	4b1e      	ldr	r3, [pc, #120]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a1b      	ldr	r3, [r3, #32]
 80066cc:	491c      	ldr	r1, [pc, #112]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80066d2:	4b1b      	ldr	r3, [pc, #108]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d6:	4a1a      	ldr	r2, [pc, #104]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066d8:	f023 0310 	bic.w	r3, r3, #16
 80066dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80066de:	4b18      	ldr	r3, [pc, #96]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066e6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	69d2      	ldr	r2, [r2, #28]
 80066ee:	00d2      	lsls	r2, r2, #3
 80066f0:	4913      	ldr	r1, [pc, #76]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066f2:	4313      	orrs	r3, r2
 80066f4:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80066f6:	4b12      	ldr	r3, [pc, #72]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fa:	4a11      	ldr	r2, [pc, #68]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 80066fc:	f043 0310 	orr.w	r3, r3, #16
 8006700:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8006702:	4b0f      	ldr	r3, [pc, #60]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a0e      	ldr	r2, [pc, #56]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 8006708:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800670c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800670e:	f7fb fec7 	bl	80024a0 <HAL_GetTick>
 8006712:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006714:	e008      	b.n	8006728 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006716:	f7fb fec3 	bl	80024a0 <HAL_GetTick>
 800671a:	4602      	mov	r2, r0
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	1ad3      	subs	r3, r2, r3
 8006720:	2b02      	cmp	r3, #2
 8006722:	d901      	bls.n	8006728 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006724:	2303      	movs	r3, #3
 8006726:	e006      	b.n	8006736 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006728:	4b05      	ldr	r3, [pc, #20]	@ (8006740 <RCCEx_PLL2_Config+0x128>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006730:	2b00      	cmp	r3, #0
 8006732:	d0f0      	beq.n	8006716 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8006734:	2300      	movs	r3, #0

}
 8006736:	4618      	mov	r0, r3
 8006738:	3710      	adds	r7, #16
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	46020c00 	.word	0x46020c00
 8006744:	80800000 	.word	0x80800000

08006748 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8006750:	4b47      	ldr	r3, [pc, #284]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a46      	ldr	r2, [pc, #280]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006756:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800675a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800675c:	f7fb fea0 	bl	80024a0 <HAL_GetTick>
 8006760:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006762:	e008      	b.n	8006776 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006764:	f7fb fe9c 	bl	80024a0 <HAL_GetTick>
 8006768:	4602      	mov	r2, r0
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	2b02      	cmp	r3, #2
 8006770:	d901      	bls.n	8006776 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e077      	b.n	8006866 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006776:	4b3e      	ldr	r3, [pc, #248]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1f0      	bne.n	8006764 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8006782:	4b3b      	ldr	r3, [pc, #236]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006786:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800678a:	f023 0303 	bic.w	r3, r3, #3
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	6811      	ldr	r1, [r2, #0]
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	6852      	ldr	r2, [r2, #4]
 8006796:	3a01      	subs	r2, #1
 8006798:	0212      	lsls	r2, r2, #8
 800679a:	430a      	orrs	r2, r1
 800679c:	4934      	ldr	r1, [pc, #208]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 800679e:	4313      	orrs	r3, r2
 80067a0:	630b      	str	r3, [r1, #48]	@ 0x30
 80067a2:	4b33      	ldr	r3, [pc, #204]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 80067a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067a6:	4b33      	ldr	r3, [pc, #204]	@ (8006874 <RCCEx_PLL3_Config+0x12c>)
 80067a8:	4013      	ands	r3, r2
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	6892      	ldr	r2, [r2, #8]
 80067ae:	3a01      	subs	r2, #1
 80067b0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	68d2      	ldr	r2, [r2, #12]
 80067b8:	3a01      	subs	r2, #1
 80067ba:	0252      	lsls	r2, r2, #9
 80067bc:	b292      	uxth	r2, r2
 80067be:	4311      	orrs	r1, r2
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6912      	ldr	r2, [r2, #16]
 80067c4:	3a01      	subs	r2, #1
 80067c6:	0412      	lsls	r2, r2, #16
 80067c8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80067cc:	4311      	orrs	r1, r2
 80067ce:	687a      	ldr	r2, [r7, #4]
 80067d0:	6952      	ldr	r2, [r2, #20]
 80067d2:	3a01      	subs	r2, #1
 80067d4:	0612      	lsls	r2, r2, #24
 80067d6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80067da:	430a      	orrs	r2, r1
 80067dc:	4924      	ldr	r1, [pc, #144]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 80067de:	4313      	orrs	r3, r2
 80067e0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80067e2:	4b23      	ldr	r3, [pc, #140]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 80067e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e6:	f023 020c 	bic.w	r2, r3, #12
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	699b      	ldr	r3, [r3, #24]
 80067ee:	4920      	ldr	r1, [pc, #128]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 80067f0:	4313      	orrs	r3, r2
 80067f2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80067f4:	4b1e      	ldr	r3, [pc, #120]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 80067f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a1b      	ldr	r3, [r3, #32]
 80067fc:	491c      	ldr	r1, [pc, #112]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8006802:	4b1b      	ldr	r3, [pc, #108]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006806:	4a1a      	ldr	r2, [pc, #104]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006808:	f023 0310 	bic.w	r3, r3, #16
 800680c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800680e:	4b18      	ldr	r3, [pc, #96]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006810:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006812:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006816:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	69d2      	ldr	r2, [r2, #28]
 800681e:	00d2      	lsls	r2, r2, #3
 8006820:	4913      	ldr	r1, [pc, #76]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006822:	4313      	orrs	r3, r2
 8006824:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8006826:	4b12      	ldr	r3, [pc, #72]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800682a:	4a11      	ldr	r2, [pc, #68]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 800682c:	f043 0310 	orr.w	r3, r3, #16
 8006830:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8006832:	4b0f      	ldr	r3, [pc, #60]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a0e      	ldr	r2, [pc, #56]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 8006838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800683c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800683e:	f7fb fe2f 	bl	80024a0 <HAL_GetTick>
 8006842:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006844:	e008      	b.n	8006858 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006846:	f7fb fe2b 	bl	80024a0 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d901      	bls.n	8006858 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e006      	b.n	8006866 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006858:	4b05      	ldr	r3, [pc, #20]	@ (8006870 <RCCEx_PLL3_Config+0x128>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d0f0      	beq.n	8006846 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	46020c00 	.word	0x46020c00
 8006874:	80800000 	.word	0x80800000

08006878 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b082      	sub	sp, #8
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d101      	bne.n	800688a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e049      	b.n	800691e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006890:	b2db      	uxtb	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d106      	bne.n	80068a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2200      	movs	r2, #0
 800689a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f7fb fbbc 	bl	800201c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2202      	movs	r2, #2
 80068a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	3304      	adds	r3, #4
 80068b4:	4619      	mov	r1, r3
 80068b6:	4610      	mov	r0, r2
 80068b8:	f000 f94a 	bl	8006b50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
	...

08006928 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b086      	sub	sp, #24
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006934:	2300      	movs	r3, #0
 8006936:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800693e:	2b01      	cmp	r3, #1
 8006940:	d101      	bne.n	8006946 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006942:	2302      	movs	r3, #2
 8006944:	e0ff      	b.n	8006b46 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2201      	movs	r2, #1
 800694a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2b14      	cmp	r3, #20
 8006952:	f200 80f0 	bhi.w	8006b36 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006956:	a201      	add	r2, pc, #4	@ (adr r2, 800695c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800695c:	080069b1 	.word	0x080069b1
 8006960:	08006b37 	.word	0x08006b37
 8006964:	08006b37 	.word	0x08006b37
 8006968:	08006b37 	.word	0x08006b37
 800696c:	080069f1 	.word	0x080069f1
 8006970:	08006b37 	.word	0x08006b37
 8006974:	08006b37 	.word	0x08006b37
 8006978:	08006b37 	.word	0x08006b37
 800697c:	08006a33 	.word	0x08006a33
 8006980:	08006b37 	.word	0x08006b37
 8006984:	08006b37 	.word	0x08006b37
 8006988:	08006b37 	.word	0x08006b37
 800698c:	08006a73 	.word	0x08006a73
 8006990:	08006b37 	.word	0x08006b37
 8006994:	08006b37 	.word	0x08006b37
 8006998:	08006b37 	.word	0x08006b37
 800699c:	08006ab5 	.word	0x08006ab5
 80069a0:	08006b37 	.word	0x08006b37
 80069a4:	08006b37 	.word	0x08006b37
 80069a8:	08006b37 	.word	0x08006b37
 80069ac:	08006af5 	.word	0x08006af5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68b9      	ldr	r1, [r7, #8]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 f9ca 	bl	8006d50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	699a      	ldr	r2, [r3, #24]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f042 0208 	orr.w	r2, r2, #8
 80069ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	699a      	ldr	r2, [r3, #24]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0204 	bic.w	r2, r2, #4
 80069da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	6999      	ldr	r1, [r3, #24]
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	691a      	ldr	r2, [r3, #16]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	619a      	str	r2, [r3, #24]
      break;
 80069ee:	e0a5      	b.n	8006b3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 fa6e 	bl	8006ed8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	699a      	ldr	r2, [r3, #24]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	699a      	ldr	r2, [r3, #24]
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6999      	ldr	r1, [r3, #24]
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	021a      	lsls	r2, r3, #8
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	430a      	orrs	r2, r1
 8006a2e:	619a      	str	r2, [r3, #24]
      break;
 8006a30:	e084      	b.n	8006b3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68b9      	ldr	r1, [r7, #8]
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f000 faff 	bl	800703c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	69da      	ldr	r2, [r3, #28]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f042 0208 	orr.w	r2, r2, #8
 8006a4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	69da      	ldr	r2, [r3, #28]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f022 0204 	bic.w	r2, r2, #4
 8006a5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	69d9      	ldr	r1, [r3, #28]
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	691a      	ldr	r2, [r3, #16]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	430a      	orrs	r2, r1
 8006a6e:	61da      	str	r2, [r3, #28]
      break;
 8006a70:	e064      	b.n	8006b3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68b9      	ldr	r1, [r7, #8]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f000 fb8f 	bl	800719c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	69da      	ldr	r2, [r3, #28]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	69da      	ldr	r2, [r3, #28]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	69d9      	ldr	r1, [r3, #28]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	021a      	lsls	r2, r3, #8
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	430a      	orrs	r2, r1
 8006ab0:	61da      	str	r2, [r3, #28]
      break;
 8006ab2:	e043      	b.n	8006b3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	68b9      	ldr	r1, [r7, #8]
 8006aba:	4618      	mov	r0, r3
 8006abc:	f000 fc20 	bl	8007300 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f042 0208 	orr.w	r2, r2, #8
 8006ace:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f022 0204 	bic.w	r2, r2, #4
 8006ade:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	691a      	ldr	r2, [r3, #16]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006af2:	e023      	b.n	8006b3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68b9      	ldr	r1, [r7, #8]
 8006afa:	4618      	mov	r0, r3
 8006afc:	f000 fc82 	bl	8007404 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b0e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b1e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	021a      	lsls	r2, r3, #8
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	430a      	orrs	r2, r1
 8006b32:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006b34:	e002      	b.n	8006b3c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	75fb      	strb	r3, [r7, #23]
      break;
 8006b3a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3718      	adds	r7, #24
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop

08006b50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a6b      	ldr	r2, [pc, #428]	@ (8006d10 <TIM_Base_SetConfig+0x1c0>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d02b      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a6a      	ldr	r2, [pc, #424]	@ (8006d14 <TIM_Base_SetConfig+0x1c4>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d027      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b76:	d023      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b7e:	d01f      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a65      	ldr	r2, [pc, #404]	@ (8006d18 <TIM_Base_SetConfig+0x1c8>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d01b      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a64      	ldr	r2, [pc, #400]	@ (8006d1c <TIM_Base_SetConfig+0x1cc>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d017      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a63      	ldr	r2, [pc, #396]	@ (8006d20 <TIM_Base_SetConfig+0x1d0>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d013      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a62      	ldr	r2, [pc, #392]	@ (8006d24 <TIM_Base_SetConfig+0x1d4>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d00f      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a61      	ldr	r2, [pc, #388]	@ (8006d28 <TIM_Base_SetConfig+0x1d8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d00b      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a60      	ldr	r2, [pc, #384]	@ (8006d2c <TIM_Base_SetConfig+0x1dc>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d007      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a5f      	ldr	r2, [pc, #380]	@ (8006d30 <TIM_Base_SetConfig+0x1e0>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d003      	beq.n	8006bc0 <TIM_Base_SetConfig+0x70>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a5e      	ldr	r2, [pc, #376]	@ (8006d34 <TIM_Base_SetConfig+0x1e4>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d108      	bne.n	8006bd2 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a4e      	ldr	r2, [pc, #312]	@ (8006d10 <TIM_Base_SetConfig+0x1c0>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d043      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a4d      	ldr	r2, [pc, #308]	@ (8006d14 <TIM_Base_SetConfig+0x1c4>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d03f      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006be8:	d03b      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006bf0:	d037      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a48      	ldr	r2, [pc, #288]	@ (8006d18 <TIM_Base_SetConfig+0x1c8>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d033      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a47      	ldr	r2, [pc, #284]	@ (8006d1c <TIM_Base_SetConfig+0x1cc>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d02f      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a46      	ldr	r2, [pc, #280]	@ (8006d20 <TIM_Base_SetConfig+0x1d0>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d02b      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a45      	ldr	r2, [pc, #276]	@ (8006d24 <TIM_Base_SetConfig+0x1d4>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d027      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a44      	ldr	r2, [pc, #272]	@ (8006d28 <TIM_Base_SetConfig+0x1d8>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d023      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a43      	ldr	r2, [pc, #268]	@ (8006d2c <TIM_Base_SetConfig+0x1dc>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d01f      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a42      	ldr	r2, [pc, #264]	@ (8006d30 <TIM_Base_SetConfig+0x1e0>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d01b      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a41      	ldr	r2, [pc, #260]	@ (8006d34 <TIM_Base_SetConfig+0x1e4>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d017      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a40      	ldr	r2, [pc, #256]	@ (8006d38 <TIM_Base_SetConfig+0x1e8>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d013      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a3f      	ldr	r2, [pc, #252]	@ (8006d3c <TIM_Base_SetConfig+0x1ec>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d00f      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a3e      	ldr	r2, [pc, #248]	@ (8006d40 <TIM_Base_SetConfig+0x1f0>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d00b      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a3d      	ldr	r2, [pc, #244]	@ (8006d44 <TIM_Base_SetConfig+0x1f4>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d007      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a3c      	ldr	r2, [pc, #240]	@ (8006d48 <TIM_Base_SetConfig+0x1f8>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d003      	beq.n	8006c62 <TIM_Base_SetConfig+0x112>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a3b      	ldr	r2, [pc, #236]	@ (8006d4c <TIM_Base_SetConfig+0x1fc>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d108      	bne.n	8006c74 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	689a      	ldr	r2, [r3, #8]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a1e      	ldr	r2, [pc, #120]	@ (8006d10 <TIM_Base_SetConfig+0x1c0>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d023      	beq.n	8006ce2 <TIM_Base_SetConfig+0x192>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a1d      	ldr	r2, [pc, #116]	@ (8006d14 <TIM_Base_SetConfig+0x1c4>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d01f      	beq.n	8006ce2 <TIM_Base_SetConfig+0x192>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a22      	ldr	r2, [pc, #136]	@ (8006d30 <TIM_Base_SetConfig+0x1e0>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d01b      	beq.n	8006ce2 <TIM_Base_SetConfig+0x192>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4a21      	ldr	r2, [pc, #132]	@ (8006d34 <TIM_Base_SetConfig+0x1e4>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d017      	beq.n	8006ce2 <TIM_Base_SetConfig+0x192>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a20      	ldr	r2, [pc, #128]	@ (8006d38 <TIM_Base_SetConfig+0x1e8>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d013      	beq.n	8006ce2 <TIM_Base_SetConfig+0x192>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	4a1f      	ldr	r2, [pc, #124]	@ (8006d3c <TIM_Base_SetConfig+0x1ec>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d00f      	beq.n	8006ce2 <TIM_Base_SetConfig+0x192>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a1e      	ldr	r2, [pc, #120]	@ (8006d40 <TIM_Base_SetConfig+0x1f0>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d00b      	beq.n	8006ce2 <TIM_Base_SetConfig+0x192>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a1d      	ldr	r2, [pc, #116]	@ (8006d44 <TIM_Base_SetConfig+0x1f4>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d007      	beq.n	8006ce2 <TIM_Base_SetConfig+0x192>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a1c      	ldr	r2, [pc, #112]	@ (8006d48 <TIM_Base_SetConfig+0x1f8>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d003      	beq.n	8006ce2 <TIM_Base_SetConfig+0x192>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8006d4c <TIM_Base_SetConfig+0x1fc>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d103      	bne.n	8006cea <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	691a      	ldr	r2, [r3, #16]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f043 0204 	orr.w	r2, r3, #4
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	601a      	str	r2, [r3, #0]
}
 8006d02:	bf00      	nop
 8006d04:	3714      	adds	r7, #20
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	40012c00 	.word	0x40012c00
 8006d14:	50012c00 	.word	0x50012c00
 8006d18:	40000400 	.word	0x40000400
 8006d1c:	50000400 	.word	0x50000400
 8006d20:	40000800 	.word	0x40000800
 8006d24:	50000800 	.word	0x50000800
 8006d28:	40000c00 	.word	0x40000c00
 8006d2c:	50000c00 	.word	0x50000c00
 8006d30:	40013400 	.word	0x40013400
 8006d34:	50013400 	.word	0x50013400
 8006d38:	40014000 	.word	0x40014000
 8006d3c:	50014000 	.word	0x50014000
 8006d40:	40014400 	.word	0x40014400
 8006d44:	50014400 	.word	0x50014400
 8006d48:	40014800 	.word	0x40014800
 8006d4c:	50014800 	.word	0x50014800

08006d50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a1b      	ldr	r3, [r3, #32]
 8006d5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6a1b      	ldr	r3, [r3, #32]
 8006d64:	f023 0201 	bic.w	r2, r3, #1
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f023 0303 	bic.w	r3, r3, #3
 8006d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f023 0302 	bic.w	r3, r3, #2
 8006d9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	697a      	ldr	r2, [r7, #20]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a41      	ldr	r2, [pc, #260]	@ (8006eb0 <TIM_OC1_SetConfig+0x160>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d023      	beq.n	8006df8 <TIM_OC1_SetConfig+0xa8>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a40      	ldr	r2, [pc, #256]	@ (8006eb4 <TIM_OC1_SetConfig+0x164>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d01f      	beq.n	8006df8 <TIM_OC1_SetConfig+0xa8>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	4a3f      	ldr	r2, [pc, #252]	@ (8006eb8 <TIM_OC1_SetConfig+0x168>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d01b      	beq.n	8006df8 <TIM_OC1_SetConfig+0xa8>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a3e      	ldr	r2, [pc, #248]	@ (8006ebc <TIM_OC1_SetConfig+0x16c>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d017      	beq.n	8006df8 <TIM_OC1_SetConfig+0xa8>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a3d      	ldr	r2, [pc, #244]	@ (8006ec0 <TIM_OC1_SetConfig+0x170>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d013      	beq.n	8006df8 <TIM_OC1_SetConfig+0xa8>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a3c      	ldr	r2, [pc, #240]	@ (8006ec4 <TIM_OC1_SetConfig+0x174>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d00f      	beq.n	8006df8 <TIM_OC1_SetConfig+0xa8>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a3b      	ldr	r2, [pc, #236]	@ (8006ec8 <TIM_OC1_SetConfig+0x178>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d00b      	beq.n	8006df8 <TIM_OC1_SetConfig+0xa8>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a3a      	ldr	r2, [pc, #232]	@ (8006ecc <TIM_OC1_SetConfig+0x17c>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d007      	beq.n	8006df8 <TIM_OC1_SetConfig+0xa8>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a39      	ldr	r2, [pc, #228]	@ (8006ed0 <TIM_OC1_SetConfig+0x180>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d003      	beq.n	8006df8 <TIM_OC1_SetConfig+0xa8>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a38      	ldr	r2, [pc, #224]	@ (8006ed4 <TIM_OC1_SetConfig+0x184>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d10e      	bne.n	8006e16 <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a1b      	ldr	r3, [r3, #32]
 8006dfc:	f023 0204 	bic.w	r2, r3, #4
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f023 0308 	bic.w	r3, r3, #8
 8006e0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	697a      	ldr	r2, [r7, #20]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a25      	ldr	r2, [pc, #148]	@ (8006eb0 <TIM_OC1_SetConfig+0x160>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d023      	beq.n	8006e66 <TIM_OC1_SetConfig+0x116>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a24      	ldr	r2, [pc, #144]	@ (8006eb4 <TIM_OC1_SetConfig+0x164>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d01f      	beq.n	8006e66 <TIM_OC1_SetConfig+0x116>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4a23      	ldr	r2, [pc, #140]	@ (8006eb8 <TIM_OC1_SetConfig+0x168>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d01b      	beq.n	8006e66 <TIM_OC1_SetConfig+0x116>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a22      	ldr	r2, [pc, #136]	@ (8006ebc <TIM_OC1_SetConfig+0x16c>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d017      	beq.n	8006e66 <TIM_OC1_SetConfig+0x116>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	4a21      	ldr	r2, [pc, #132]	@ (8006ec0 <TIM_OC1_SetConfig+0x170>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d013      	beq.n	8006e66 <TIM_OC1_SetConfig+0x116>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a20      	ldr	r2, [pc, #128]	@ (8006ec4 <TIM_OC1_SetConfig+0x174>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d00f      	beq.n	8006e66 <TIM_OC1_SetConfig+0x116>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	4a1f      	ldr	r2, [pc, #124]	@ (8006ec8 <TIM_OC1_SetConfig+0x178>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d00b      	beq.n	8006e66 <TIM_OC1_SetConfig+0x116>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a1e      	ldr	r2, [pc, #120]	@ (8006ecc <TIM_OC1_SetConfig+0x17c>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d007      	beq.n	8006e66 <TIM_OC1_SetConfig+0x116>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	4a1d      	ldr	r2, [pc, #116]	@ (8006ed0 <TIM_OC1_SetConfig+0x180>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d003      	beq.n	8006e66 <TIM_OC1_SetConfig+0x116>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a1c      	ldr	r2, [pc, #112]	@ (8006ed4 <TIM_OC1_SetConfig+0x184>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d111      	bne.n	8006e8a <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	695b      	ldr	r3, [r3, #20]
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	693a      	ldr	r2, [r7, #16]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	693a      	ldr	r2, [r7, #16]
 8006e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	621a      	str	r2, [r3, #32]
}
 8006ea4:	bf00      	nop
 8006ea6:	371c      	adds	r7, #28
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr
 8006eb0:	40012c00 	.word	0x40012c00
 8006eb4:	50012c00 	.word	0x50012c00
 8006eb8:	40013400 	.word	0x40013400
 8006ebc:	50013400 	.word	0x50013400
 8006ec0:	40014000 	.word	0x40014000
 8006ec4:	50014000 	.word	0x50014000
 8006ec8:	40014400 	.word	0x40014400
 8006ecc:	50014400 	.word	0x50014400
 8006ed0:	40014800 	.word	0x40014800
 8006ed4:	50014800 	.word	0x50014800

08006ed8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b087      	sub	sp, #28
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a1b      	ldr	r3, [r3, #32]
 8006eec:	f023 0210 	bic.w	r2, r3, #16
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	021b      	lsls	r3, r3, #8
 8006f1a:	68fa      	ldr	r2, [r7, #12]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	f023 0320 	bic.w	r3, r3, #32
 8006f26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	011b      	lsls	r3, r3, #4
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a37      	ldr	r2, [pc, #220]	@ (8007014 <TIM_OC2_SetConfig+0x13c>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d00b      	beq.n	8006f54 <TIM_OC2_SetConfig+0x7c>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a36      	ldr	r2, [pc, #216]	@ (8007018 <TIM_OC2_SetConfig+0x140>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d007      	beq.n	8006f54 <TIM_OC2_SetConfig+0x7c>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4a35      	ldr	r2, [pc, #212]	@ (800701c <TIM_OC2_SetConfig+0x144>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d003      	beq.n	8006f54 <TIM_OC2_SetConfig+0x7c>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	4a34      	ldr	r2, [pc, #208]	@ (8007020 <TIM_OC2_SetConfig+0x148>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d10f      	bne.n	8006f74 <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a1b      	ldr	r3, [r3, #32]
 8006f58:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	011b      	lsls	r3, r3, #4
 8006f6e:	697a      	ldr	r2, [r7, #20]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a27      	ldr	r2, [pc, #156]	@ (8007014 <TIM_OC2_SetConfig+0x13c>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d023      	beq.n	8006fc4 <TIM_OC2_SetConfig+0xec>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a26      	ldr	r2, [pc, #152]	@ (8007018 <TIM_OC2_SetConfig+0x140>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d01f      	beq.n	8006fc4 <TIM_OC2_SetConfig+0xec>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a25      	ldr	r2, [pc, #148]	@ (800701c <TIM_OC2_SetConfig+0x144>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d01b      	beq.n	8006fc4 <TIM_OC2_SetConfig+0xec>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a24      	ldr	r2, [pc, #144]	@ (8007020 <TIM_OC2_SetConfig+0x148>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d017      	beq.n	8006fc4 <TIM_OC2_SetConfig+0xec>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a23      	ldr	r2, [pc, #140]	@ (8007024 <TIM_OC2_SetConfig+0x14c>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d013      	beq.n	8006fc4 <TIM_OC2_SetConfig+0xec>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a22      	ldr	r2, [pc, #136]	@ (8007028 <TIM_OC2_SetConfig+0x150>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d00f      	beq.n	8006fc4 <TIM_OC2_SetConfig+0xec>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a21      	ldr	r2, [pc, #132]	@ (800702c <TIM_OC2_SetConfig+0x154>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d00b      	beq.n	8006fc4 <TIM_OC2_SetConfig+0xec>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a20      	ldr	r2, [pc, #128]	@ (8007030 <TIM_OC2_SetConfig+0x158>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d007      	beq.n	8006fc4 <TIM_OC2_SetConfig+0xec>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a1f      	ldr	r2, [pc, #124]	@ (8007034 <TIM_OC2_SetConfig+0x15c>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d003      	beq.n	8006fc4 <TIM_OC2_SetConfig+0xec>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a1e      	ldr	r2, [pc, #120]	@ (8007038 <TIM_OC2_SetConfig+0x160>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d113      	bne.n	8006fec <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006fca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	693a      	ldr	r2, [r7, #16]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	693a      	ldr	r2, [r7, #16]
 8006ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	685a      	ldr	r2, [r3, #4]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	621a      	str	r2, [r3, #32]
}
 8007006:	bf00      	nop
 8007008:	371c      	adds	r7, #28
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	40012c00 	.word	0x40012c00
 8007018:	50012c00 	.word	0x50012c00
 800701c:	40013400 	.word	0x40013400
 8007020:	50013400 	.word	0x50013400
 8007024:	40014000 	.word	0x40014000
 8007028:	50014000 	.word	0x50014000
 800702c:	40014400 	.word	0x40014400
 8007030:	50014400 	.word	0x50014400
 8007034:	40014800 	.word	0x40014800
 8007038:	50014800 	.word	0x50014800

0800703c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800703c:	b480      	push	{r7}
 800703e:	b087      	sub	sp, #28
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a1b      	ldr	r3, [r3, #32]
 8007050:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	69db      	ldr	r3, [r3, #28]
 8007062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800706a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800706e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f023 0303 	bic.w	r3, r3, #3
 8007076:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	4313      	orrs	r3, r2
 8007080:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007088:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	021b      	lsls	r3, r3, #8
 8007090:	697a      	ldr	r2, [r7, #20]
 8007092:	4313      	orrs	r3, r2
 8007094:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a36      	ldr	r2, [pc, #216]	@ (8007174 <TIM_OC3_SetConfig+0x138>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d00b      	beq.n	80070b6 <TIM_OC3_SetConfig+0x7a>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4a35      	ldr	r2, [pc, #212]	@ (8007178 <TIM_OC3_SetConfig+0x13c>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d007      	beq.n	80070b6 <TIM_OC3_SetConfig+0x7a>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a34      	ldr	r2, [pc, #208]	@ (800717c <TIM_OC3_SetConfig+0x140>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d003      	beq.n	80070b6 <TIM_OC3_SetConfig+0x7a>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a33      	ldr	r2, [pc, #204]	@ (8007180 <TIM_OC3_SetConfig+0x144>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d10f      	bne.n	80070d6 <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80070c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	68db      	ldr	r3, [r3, #12]
 80070ce:	021b      	lsls	r3, r3, #8
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a26      	ldr	r2, [pc, #152]	@ (8007174 <TIM_OC3_SetConfig+0x138>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d023      	beq.n	8007126 <TIM_OC3_SetConfig+0xea>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a25      	ldr	r2, [pc, #148]	@ (8007178 <TIM_OC3_SetConfig+0x13c>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d01f      	beq.n	8007126 <TIM_OC3_SetConfig+0xea>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4a24      	ldr	r2, [pc, #144]	@ (800717c <TIM_OC3_SetConfig+0x140>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d01b      	beq.n	8007126 <TIM_OC3_SetConfig+0xea>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4a23      	ldr	r2, [pc, #140]	@ (8007180 <TIM_OC3_SetConfig+0x144>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d017      	beq.n	8007126 <TIM_OC3_SetConfig+0xea>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a22      	ldr	r2, [pc, #136]	@ (8007184 <TIM_OC3_SetConfig+0x148>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d013      	beq.n	8007126 <TIM_OC3_SetConfig+0xea>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4a21      	ldr	r2, [pc, #132]	@ (8007188 <TIM_OC3_SetConfig+0x14c>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d00f      	beq.n	8007126 <TIM_OC3_SetConfig+0xea>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4a20      	ldr	r2, [pc, #128]	@ (800718c <TIM_OC3_SetConfig+0x150>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d00b      	beq.n	8007126 <TIM_OC3_SetConfig+0xea>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a1f      	ldr	r2, [pc, #124]	@ (8007190 <TIM_OC3_SetConfig+0x154>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d007      	beq.n	8007126 <TIM_OC3_SetConfig+0xea>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4a1e      	ldr	r2, [pc, #120]	@ (8007194 <TIM_OC3_SetConfig+0x158>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d003      	beq.n	8007126 <TIM_OC3_SetConfig+0xea>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a1d      	ldr	r2, [pc, #116]	@ (8007198 <TIM_OC3_SetConfig+0x15c>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d113      	bne.n	800714e <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800712c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007134:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	695b      	ldr	r3, [r3, #20]
 800713a:	011b      	lsls	r3, r3, #4
 800713c:	693a      	ldr	r2, [r7, #16]
 800713e:	4313      	orrs	r3, r2
 8007140:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	699b      	ldr	r3, [r3, #24]
 8007146:	011b      	lsls	r3, r3, #4
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	4313      	orrs	r3, r2
 800714c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	693a      	ldr	r2, [r7, #16]
 8007152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	697a      	ldr	r2, [r7, #20]
 8007166:	621a      	str	r2, [r3, #32]
}
 8007168:	bf00      	nop
 800716a:	371c      	adds	r7, #28
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr
 8007174:	40012c00 	.word	0x40012c00
 8007178:	50012c00 	.word	0x50012c00
 800717c:	40013400 	.word	0x40013400
 8007180:	50013400 	.word	0x50013400
 8007184:	40014000 	.word	0x40014000
 8007188:	50014000 	.word	0x50014000
 800718c:	40014400 	.word	0x40014400
 8007190:	50014400 	.word	0x50014400
 8007194:	40014800 	.word	0x40014800
 8007198:	50014800 	.word	0x50014800

0800719c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800719c:	b480      	push	{r7}
 800719e:	b087      	sub	sp, #28
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a1b      	ldr	r3, [r3, #32]
 80071aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a1b      	ldr	r3, [r3, #32]
 80071b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80071ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	021b      	lsls	r3, r3, #8
 80071de:	68fa      	ldr	r2, [r7, #12]
 80071e0:	4313      	orrs	r3, r2
 80071e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80071ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	031b      	lsls	r3, r3, #12
 80071f2:	697a      	ldr	r2, [r7, #20]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a37      	ldr	r2, [pc, #220]	@ (80072d8 <TIM_OC4_SetConfig+0x13c>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d00b      	beq.n	8007218 <TIM_OC4_SetConfig+0x7c>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a36      	ldr	r2, [pc, #216]	@ (80072dc <TIM_OC4_SetConfig+0x140>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d007      	beq.n	8007218 <TIM_OC4_SetConfig+0x7c>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a35      	ldr	r2, [pc, #212]	@ (80072e0 <TIM_OC4_SetConfig+0x144>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d003      	beq.n	8007218 <TIM_OC4_SetConfig+0x7c>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a34      	ldr	r2, [pc, #208]	@ (80072e4 <TIM_OC4_SetConfig+0x148>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d10f      	bne.n	8007238 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6a1b      	ldr	r3, [r3, #32]
 800721c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800722a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	031b      	lsls	r3, r3, #12
 8007232:	697a      	ldr	r2, [r7, #20]
 8007234:	4313      	orrs	r3, r2
 8007236:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a27      	ldr	r2, [pc, #156]	@ (80072d8 <TIM_OC4_SetConfig+0x13c>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d023      	beq.n	8007288 <TIM_OC4_SetConfig+0xec>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a26      	ldr	r2, [pc, #152]	@ (80072dc <TIM_OC4_SetConfig+0x140>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d01f      	beq.n	8007288 <TIM_OC4_SetConfig+0xec>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a25      	ldr	r2, [pc, #148]	@ (80072e0 <TIM_OC4_SetConfig+0x144>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d01b      	beq.n	8007288 <TIM_OC4_SetConfig+0xec>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4a24      	ldr	r2, [pc, #144]	@ (80072e4 <TIM_OC4_SetConfig+0x148>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d017      	beq.n	8007288 <TIM_OC4_SetConfig+0xec>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4a23      	ldr	r2, [pc, #140]	@ (80072e8 <TIM_OC4_SetConfig+0x14c>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d013      	beq.n	8007288 <TIM_OC4_SetConfig+0xec>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4a22      	ldr	r2, [pc, #136]	@ (80072ec <TIM_OC4_SetConfig+0x150>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d00f      	beq.n	8007288 <TIM_OC4_SetConfig+0xec>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a21      	ldr	r2, [pc, #132]	@ (80072f0 <TIM_OC4_SetConfig+0x154>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d00b      	beq.n	8007288 <TIM_OC4_SetConfig+0xec>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4a20      	ldr	r2, [pc, #128]	@ (80072f4 <TIM_OC4_SetConfig+0x158>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d007      	beq.n	8007288 <TIM_OC4_SetConfig+0xec>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a1f      	ldr	r2, [pc, #124]	@ (80072f8 <TIM_OC4_SetConfig+0x15c>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d003      	beq.n	8007288 <TIM_OC4_SetConfig+0xec>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a1e      	ldr	r2, [pc, #120]	@ (80072fc <TIM_OC4_SetConfig+0x160>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d113      	bne.n	80072b0 <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800728e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007296:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	695b      	ldr	r3, [r3, #20]
 800729c:	019b      	lsls	r3, r3, #6
 800729e:	693a      	ldr	r2, [r7, #16]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	699b      	ldr	r3, [r3, #24]
 80072a8:	019b      	lsls	r3, r3, #6
 80072aa:	693a      	ldr	r2, [r7, #16]
 80072ac:	4313      	orrs	r3, r2
 80072ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	693a      	ldr	r2, [r7, #16]
 80072b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	685a      	ldr	r2, [r3, #4]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	621a      	str	r2, [r3, #32]
}
 80072ca:	bf00      	nop
 80072cc:	371c      	adds	r7, #28
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr
 80072d6:	bf00      	nop
 80072d8:	40012c00 	.word	0x40012c00
 80072dc:	50012c00 	.word	0x50012c00
 80072e0:	40013400 	.word	0x40013400
 80072e4:	50013400 	.word	0x50013400
 80072e8:	40014000 	.word	0x40014000
 80072ec:	50014000 	.word	0x50014000
 80072f0:	40014400 	.word	0x40014400
 80072f4:	50014400 	.word	0x50014400
 80072f8:	40014800 	.word	0x40014800
 80072fc:	50014800 	.word	0x50014800

08007300 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007300:	b480      	push	{r7}
 8007302:	b087      	sub	sp, #28
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6a1b      	ldr	r3, [r3, #32]
 8007314:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800732e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	68fa      	ldr	r2, [r7, #12]
 800733a:	4313      	orrs	r3, r2
 800733c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007344:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	041b      	lsls	r3, r3, #16
 800734c:	693a      	ldr	r2, [r7, #16]
 800734e:	4313      	orrs	r3, r2
 8007350:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	4a21      	ldr	r2, [pc, #132]	@ (80073dc <TIM_OC5_SetConfig+0xdc>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d023      	beq.n	80073a2 <TIM_OC5_SetConfig+0xa2>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	4a20      	ldr	r2, [pc, #128]	@ (80073e0 <TIM_OC5_SetConfig+0xe0>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d01f      	beq.n	80073a2 <TIM_OC5_SetConfig+0xa2>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4a1f      	ldr	r2, [pc, #124]	@ (80073e4 <TIM_OC5_SetConfig+0xe4>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d01b      	beq.n	80073a2 <TIM_OC5_SetConfig+0xa2>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4a1e      	ldr	r2, [pc, #120]	@ (80073e8 <TIM_OC5_SetConfig+0xe8>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d017      	beq.n	80073a2 <TIM_OC5_SetConfig+0xa2>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	4a1d      	ldr	r2, [pc, #116]	@ (80073ec <TIM_OC5_SetConfig+0xec>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d013      	beq.n	80073a2 <TIM_OC5_SetConfig+0xa2>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	4a1c      	ldr	r2, [pc, #112]	@ (80073f0 <TIM_OC5_SetConfig+0xf0>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d00f      	beq.n	80073a2 <TIM_OC5_SetConfig+0xa2>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a1b      	ldr	r2, [pc, #108]	@ (80073f4 <TIM_OC5_SetConfig+0xf4>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d00b      	beq.n	80073a2 <TIM_OC5_SetConfig+0xa2>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a1a      	ldr	r2, [pc, #104]	@ (80073f8 <TIM_OC5_SetConfig+0xf8>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d007      	beq.n	80073a2 <TIM_OC5_SetConfig+0xa2>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a19      	ldr	r2, [pc, #100]	@ (80073fc <TIM_OC5_SetConfig+0xfc>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d003      	beq.n	80073a2 <TIM_OC5_SetConfig+0xa2>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a18      	ldr	r2, [pc, #96]	@ (8007400 <TIM_OC5_SetConfig+0x100>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d109      	bne.n	80073b6 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	695b      	ldr	r3, [r3, #20]
 80073ae:	021b      	lsls	r3, r3, #8
 80073b0:	697a      	ldr	r2, [r7, #20]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	697a      	ldr	r2, [r7, #20]
 80073ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	621a      	str	r2, [r3, #32]
}
 80073d0:	bf00      	nop
 80073d2:	371c      	adds	r7, #28
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr
 80073dc:	40012c00 	.word	0x40012c00
 80073e0:	50012c00 	.word	0x50012c00
 80073e4:	40013400 	.word	0x40013400
 80073e8:	50013400 	.word	0x50013400
 80073ec:	40014000 	.word	0x40014000
 80073f0:	50014000 	.word	0x50014000
 80073f4:	40014400 	.word	0x40014400
 80073f8:	50014400 	.word	0x50014400
 80073fc:	40014800 	.word	0x40014800
 8007400:	50014800 	.word	0x50014800

08007404 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007404:	b480      	push	{r7}
 8007406:	b087      	sub	sp, #28
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6a1b      	ldr	r3, [r3, #32]
 8007412:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6a1b      	ldr	r3, [r3, #32]
 8007418:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800742a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007432:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	021b      	lsls	r3, r3, #8
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	4313      	orrs	r3, r2
 8007442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800744a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	051b      	lsls	r3, r3, #20
 8007452:	693a      	ldr	r2, [r7, #16]
 8007454:	4313      	orrs	r3, r2
 8007456:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a22      	ldr	r2, [pc, #136]	@ (80074e4 <TIM_OC6_SetConfig+0xe0>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d023      	beq.n	80074a8 <TIM_OC6_SetConfig+0xa4>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a21      	ldr	r2, [pc, #132]	@ (80074e8 <TIM_OC6_SetConfig+0xe4>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d01f      	beq.n	80074a8 <TIM_OC6_SetConfig+0xa4>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a20      	ldr	r2, [pc, #128]	@ (80074ec <TIM_OC6_SetConfig+0xe8>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d01b      	beq.n	80074a8 <TIM_OC6_SetConfig+0xa4>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a1f      	ldr	r2, [pc, #124]	@ (80074f0 <TIM_OC6_SetConfig+0xec>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d017      	beq.n	80074a8 <TIM_OC6_SetConfig+0xa4>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	4a1e      	ldr	r2, [pc, #120]	@ (80074f4 <TIM_OC6_SetConfig+0xf0>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d013      	beq.n	80074a8 <TIM_OC6_SetConfig+0xa4>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a1d      	ldr	r2, [pc, #116]	@ (80074f8 <TIM_OC6_SetConfig+0xf4>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d00f      	beq.n	80074a8 <TIM_OC6_SetConfig+0xa4>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a1c      	ldr	r2, [pc, #112]	@ (80074fc <TIM_OC6_SetConfig+0xf8>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d00b      	beq.n	80074a8 <TIM_OC6_SetConfig+0xa4>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a1b      	ldr	r2, [pc, #108]	@ (8007500 <TIM_OC6_SetConfig+0xfc>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d007      	beq.n	80074a8 <TIM_OC6_SetConfig+0xa4>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a1a      	ldr	r2, [pc, #104]	@ (8007504 <TIM_OC6_SetConfig+0x100>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d003      	beq.n	80074a8 <TIM_OC6_SetConfig+0xa4>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a19      	ldr	r2, [pc, #100]	@ (8007508 <TIM_OC6_SetConfig+0x104>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d109      	bne.n	80074bc <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80074ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	029b      	lsls	r3, r3, #10
 80074b6:	697a      	ldr	r2, [r7, #20]
 80074b8:	4313      	orrs	r3, r2
 80074ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	697a      	ldr	r2, [r7, #20]
 80074c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	68fa      	ldr	r2, [r7, #12]
 80074c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	685a      	ldr	r2, [r3, #4]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	693a      	ldr	r2, [r7, #16]
 80074d4:	621a      	str	r2, [r3, #32]
}
 80074d6:	bf00      	nop
 80074d8:	371c      	adds	r7, #28
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr
 80074e2:	bf00      	nop
 80074e4:	40012c00 	.word	0x40012c00
 80074e8:	50012c00 	.word	0x50012c00
 80074ec:	40013400 	.word	0x40013400
 80074f0:	50013400 	.word	0x50013400
 80074f4:	40014000 	.word	0x40014000
 80074f8:	50014000 	.word	0x50014000
 80074fc:	40014400 	.word	0x40014400
 8007500:	50014400 	.word	0x50014400
 8007504:	40014800 	.word	0x40014800
 8007508:	50014800 	.word	0x50014800

0800750c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800750c:	b480      	push	{r7}
 800750e:	b085      	sub	sp, #20
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800751c:	2b01      	cmp	r3, #1
 800751e:	d101      	bne.n	8007524 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007520:	2302      	movs	r3, #2
 8007522:	e097      	b.n	8007654 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2202      	movs	r2, #2
 8007530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a45      	ldr	r2, [pc, #276]	@ (8007660 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d00e      	beq.n	800756c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a44      	ldr	r2, [pc, #272]	@ (8007664 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d009      	beq.n	800756c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a42      	ldr	r2, [pc, #264]	@ (8007668 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d004      	beq.n	800756c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a41      	ldr	r2, [pc, #260]	@ (800766c <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d108      	bne.n	800757e <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007572:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	68fa      	ldr	r2, [r7, #12]
 800757a:	4313      	orrs	r3, r2
 800757c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007584:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007588:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	68fa      	ldr	r2, [r7, #12]
 8007590:	4313      	orrs	r3, r2
 8007592:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a2f      	ldr	r2, [pc, #188]	@ (8007660 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d040      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a2e      	ldr	r2, [pc, #184]	@ (8007664 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d03b      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075b8:	d036      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075c2:	d031      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a29      	ldr	r2, [pc, #164]	@ (8007670 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d02c      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a28      	ldr	r2, [pc, #160]	@ (8007674 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d027      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a26      	ldr	r2, [pc, #152]	@ (8007678 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d022      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a25      	ldr	r2, [pc, #148]	@ (800767c <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d01d      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a23      	ldr	r2, [pc, #140]	@ (8007680 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d018      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a22      	ldr	r2, [pc, #136]	@ (8007684 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d013      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a18      	ldr	r2, [pc, #96]	@ (8007668 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d00e      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a17      	ldr	r2, [pc, #92]	@ (800766c <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d009      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a1b      	ldr	r2, [pc, #108]	@ (8007688 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d004      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a1a      	ldr	r2, [pc, #104]	@ (800768c <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d10c      	bne.n	8007642 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800762e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	68ba      	ldr	r2, [r7, #8]
 8007636:	4313      	orrs	r3, r2
 8007638:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68ba      	ldr	r2, [r7, #8]
 8007640:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2201      	movs	r2, #1
 8007646:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2200      	movs	r2, #0
 800764e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	3714      	adds	r7, #20
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr
 8007660:	40012c00 	.word	0x40012c00
 8007664:	50012c00 	.word	0x50012c00
 8007668:	40013400 	.word	0x40013400
 800766c:	50013400 	.word	0x50013400
 8007670:	40000400 	.word	0x40000400
 8007674:	50000400 	.word	0x50000400
 8007678:	40000800 	.word	0x40000800
 800767c:	50000800 	.word	0x50000800
 8007680:	40000c00 	.word	0x40000c00
 8007684:	50000c00 	.word	0x50000c00
 8007688:	40014000 	.word	0x40014000
 800768c:	50014000 	.word	0x50014000

08007690 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007690:	b084      	sub	sp, #16
 8007692:	b580      	push	{r7, lr}
 8007694:	b084      	sub	sp, #16
 8007696:	af00      	add	r7, sp, #0
 8007698:	6078      	str	r0, [r7, #4]
 800769a:	f107 001c 	add.w	r0, r7, #28
 800769e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80076a2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80076a6:	2b03      	cmp	r3, #3
 80076a8:	d105      	bne.n	80076b6 <USB_CoreInit+0x26>
  {
    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	60da      	str	r2, [r3, #12]
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f001 fa24 	bl	8008b04 <USB_CoreReset>
 80076bc:	4603      	mov	r3, r0
 80076be:	73fb      	strb	r3, [r7, #15]

  if (cfg.dma_enable == 1U)
 80076c0:	7fbb      	ldrb	r3, [r7, #30]
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d111      	bne.n	80076ea <USB_CoreInit+0x5a>
  {
    USBx->GAHBCFG &= ~(USB_OTG_GAHBCFG_HBSTLEN);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	f023 021e 	bic.w	r2, r3, #30
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_INCR4;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f043 0206 	orr.w	r2, r3, #6
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f043 0220 	orr.w	r2, r3, #32
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	609a      	str	r2, [r3, #8]
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 80076ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3710      	adds	r7, #16
 80076f0:	46bd      	mov	sp, r7
 80076f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076f6:	b004      	add	sp, #16
 80076f8:	4770      	bx	lr
	...

080076fc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b087      	sub	sp, #28
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	4613      	mov	r3, r2
 8007708:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800770a:	79fb      	ldrb	r3, [r7, #7]
 800770c:	2b02      	cmp	r3, #2
 800770e:	d165      	bne.n	80077dc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	4a41      	ldr	r2, [pc, #260]	@ (8007818 <USB_SetTurnaroundTime+0x11c>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d906      	bls.n	8007726 <USB_SetTurnaroundTime+0x2a>
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	4a40      	ldr	r2, [pc, #256]	@ (800781c <USB_SetTurnaroundTime+0x120>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d202      	bcs.n	8007726 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007720:	230f      	movs	r3, #15
 8007722:	617b      	str	r3, [r7, #20]
 8007724:	e062      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	4a3c      	ldr	r2, [pc, #240]	@ (800781c <USB_SetTurnaroundTime+0x120>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d306      	bcc.n	800773c <USB_SetTurnaroundTime+0x40>
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	4a3b      	ldr	r2, [pc, #236]	@ (8007820 <USB_SetTurnaroundTime+0x124>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d202      	bcs.n	800773c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007736:	230e      	movs	r3, #14
 8007738:	617b      	str	r3, [r7, #20]
 800773a:	e057      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	4a38      	ldr	r2, [pc, #224]	@ (8007820 <USB_SetTurnaroundTime+0x124>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d306      	bcc.n	8007752 <USB_SetTurnaroundTime+0x56>
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	4a37      	ldr	r2, [pc, #220]	@ (8007824 <USB_SetTurnaroundTime+0x128>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d202      	bcs.n	8007752 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800774c:	230d      	movs	r3, #13
 800774e:	617b      	str	r3, [r7, #20]
 8007750:	e04c      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	4a33      	ldr	r2, [pc, #204]	@ (8007824 <USB_SetTurnaroundTime+0x128>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d306      	bcc.n	8007768 <USB_SetTurnaroundTime+0x6c>
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	4a32      	ldr	r2, [pc, #200]	@ (8007828 <USB_SetTurnaroundTime+0x12c>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d802      	bhi.n	8007768 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007762:	230c      	movs	r3, #12
 8007764:	617b      	str	r3, [r7, #20]
 8007766:	e041      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	4a2f      	ldr	r2, [pc, #188]	@ (8007828 <USB_SetTurnaroundTime+0x12c>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d906      	bls.n	800777e <USB_SetTurnaroundTime+0x82>
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	4a2e      	ldr	r2, [pc, #184]	@ (800782c <USB_SetTurnaroundTime+0x130>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d802      	bhi.n	800777e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007778:	230b      	movs	r3, #11
 800777a:	617b      	str	r3, [r7, #20]
 800777c:	e036      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	4a2a      	ldr	r2, [pc, #168]	@ (800782c <USB_SetTurnaroundTime+0x130>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d906      	bls.n	8007794 <USB_SetTurnaroundTime+0x98>
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	4a29      	ldr	r2, [pc, #164]	@ (8007830 <USB_SetTurnaroundTime+0x134>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d802      	bhi.n	8007794 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800778e:	230a      	movs	r3, #10
 8007790:	617b      	str	r3, [r7, #20]
 8007792:	e02b      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	4a26      	ldr	r2, [pc, #152]	@ (8007830 <USB_SetTurnaroundTime+0x134>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d906      	bls.n	80077aa <USB_SetTurnaroundTime+0xae>
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	4a25      	ldr	r2, [pc, #148]	@ (8007834 <USB_SetTurnaroundTime+0x138>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d202      	bcs.n	80077aa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80077a4:	2309      	movs	r3, #9
 80077a6:	617b      	str	r3, [r7, #20]
 80077a8:	e020      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	4a21      	ldr	r2, [pc, #132]	@ (8007834 <USB_SetTurnaroundTime+0x138>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d306      	bcc.n	80077c0 <USB_SetTurnaroundTime+0xc4>
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	4a20      	ldr	r2, [pc, #128]	@ (8007838 <USB_SetTurnaroundTime+0x13c>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d802      	bhi.n	80077c0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80077ba:	2308      	movs	r3, #8
 80077bc:	617b      	str	r3, [r7, #20]
 80077be:	e015      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	4a1d      	ldr	r2, [pc, #116]	@ (8007838 <USB_SetTurnaroundTime+0x13c>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d906      	bls.n	80077d6 <USB_SetTurnaroundTime+0xda>
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	4a1c      	ldr	r2, [pc, #112]	@ (800783c <USB_SetTurnaroundTime+0x140>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d202      	bcs.n	80077d6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80077d0:	2307      	movs	r3, #7
 80077d2:	617b      	str	r3, [r7, #20]
 80077d4:	e00a      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80077d6:	2306      	movs	r3, #6
 80077d8:	617b      	str	r3, [r7, #20]
 80077da:	e007      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80077dc:	79fb      	ldrb	r3, [r7, #7]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d102      	bne.n	80077e8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80077e2:	2309      	movs	r3, #9
 80077e4:	617b      	str	r3, [r7, #20]
 80077e6:	e001      	b.n	80077ec <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80077e8:	2309      	movs	r3, #9
 80077ea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	68da      	ldr	r2, [r3, #12]
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	029b      	lsls	r3, r3, #10
 8007800:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007804:	431a      	orrs	r2, r3
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800780a:	2300      	movs	r3, #0
}
 800780c:	4618      	mov	r0, r3
 800780e:	371c      	adds	r7, #28
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr
 8007818:	00d8acbf 	.word	0x00d8acbf
 800781c:	00e4e1c0 	.word	0x00e4e1c0
 8007820:	00f42400 	.word	0x00f42400
 8007824:	01067380 	.word	0x01067380
 8007828:	011a499f 	.word	0x011a499f
 800782c:	01312cff 	.word	0x01312cff
 8007830:	014ca43f 	.word	0x014ca43f
 8007834:	016e3600 	.word	0x016e3600
 8007838:	01a6ab1f 	.word	0x01a6ab1f
 800783c:	01e84800 	.word	0x01e84800

08007840 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007840:	b480      	push	{r7}
 8007842:	b083      	sub	sp, #12
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	689b      	ldr	r3, [r3, #8]
 800784c:	f023 0201 	bic.w	r2, r3, #1
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007854:	2300      	movs	r3, #0
}
 8007856:	4618      	mov	r0, r3
 8007858:	370c      	adds	r7, #12
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr

08007862 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007862:	b580      	push	{r7, lr}
 8007864:	b084      	sub	sp, #16
 8007866:	af00      	add	r7, sp, #0
 8007868:	6078      	str	r0, [r7, #4]
 800786a:	460b      	mov	r3, r1
 800786c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800786e:	2300      	movs	r3, #0
 8007870:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800787e:	78fb      	ldrb	r3, [r7, #3]
 8007880:	2b01      	cmp	r3, #1
 8007882:	d115      	bne.n	80078b0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007890:	200a      	movs	r0, #10
 8007892:	f7fa fe11 	bl	80024b8 <HAL_Delay>
      ms += 10U;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	330a      	adds	r3, #10
 800789a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f001 f8a1 	bl	80089e4 <USB_GetMode>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d01e      	beq.n	80078e6 <USB_SetCurrentMode+0x84>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2bc7      	cmp	r3, #199	@ 0xc7
 80078ac:	d9f0      	bls.n	8007890 <USB_SetCurrentMode+0x2e>
 80078ae:	e01a      	b.n	80078e6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80078b0:	78fb      	ldrb	r3, [r7, #3]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d115      	bne.n	80078e2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80078c2:	200a      	movs	r0, #10
 80078c4:	f7fa fdf8 	bl	80024b8 <HAL_Delay>
      ms += 10U;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	330a      	adds	r3, #10
 80078cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f001 f888 	bl	80089e4 <USB_GetMode>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d005      	beq.n	80078e6 <USB_SetCurrentMode+0x84>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2bc7      	cmp	r3, #199	@ 0xc7
 80078de:	d9f0      	bls.n	80078c2 <USB_SetCurrentMode+0x60>
 80078e0:	e001      	b.n	80078e6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e005      	b.n	80078f2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2bc8      	cmp	r3, #200	@ 0xc8
 80078ea:	d101      	bne.n	80078f0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e000      	b.n	80078f2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80078f0:	2300      	movs	r3, #0
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3710      	adds	r7, #16
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
	...

080078fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80078fc:	b084      	sub	sp, #16
 80078fe:	b580      	push	{r7, lr}
 8007900:	b086      	sub	sp, #24
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
 8007906:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800790a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800790e:	2300      	movs	r3, #0
 8007910:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007916:	2300      	movs	r3, #0
 8007918:	613b      	str	r3, [r7, #16]
 800791a:	e009      	b.n	8007930 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800791c:	687a      	ldr	r2, [r7, #4]
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	3340      	adds	r3, #64	@ 0x40
 8007922:	009b      	lsls	r3, r3, #2
 8007924:	4413      	add	r3, r2
 8007926:	2200      	movs	r2, #0
 8007928:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	3301      	adds	r3, #1
 800792e:	613b      	str	r3, [r7, #16]
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	2b0e      	cmp	r3, #14
 8007934:	d9f2      	bls.n	800791c <USB_DevInit+0x20>
  }

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  /* Disable USB PHY pulldown resistors */
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800793a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007942:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007946:	2b00      	cmp	r3, #0
 8007948:	d11c      	bne.n	8007984 <USB_DevInit+0x88>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007958:	f043 0302 	orr.w	r3, r3, #2
 800795c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007962:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800796e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800797a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	639a      	str	r2, [r3, #56]	@ 0x38
 8007982:	e011      	b.n	80079a8 <USB_DevInit+0xac>
  else
  {
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    /* B-peripheral session valid override disable */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007988:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007994:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80079ae:	461a      	mov	r2, r3
 80079b0:	2300      	movs	r3, #0
 80079b2:	6013      	str	r3, [r2, #0]

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80079b4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80079b8:	2b03      	cmp	r3, #3
 80079ba:	d10d      	bne.n	80079d8 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80079bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d104      	bne.n	80079ce <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80079c4:	2100      	movs	r1, #0
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f000 f968 	bl	8007c9c <USB_SetDevSpeed>
 80079cc:	e008      	b.n	80079e0 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80079ce:	2101      	movs	r1, #1
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 f963 	bl	8007c9c <USB_SetDevSpeed>
 80079d6:	e003      	b.n	80079e0 <USB_DevInit+0xe4>
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80079d8:	2103      	movs	r1, #3
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f95e 	bl	8007c9c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80079e0:	2110      	movs	r1, #16
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 f8fa 	bl	8007bdc <USB_FlushTxFifo>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d001      	beq.n	80079f2 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 80079ee:	2301      	movs	r3, #1
 80079f0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 f924 	bl	8007c40 <USB_FlushRxFifo>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d001      	beq.n	8007a02 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a08:	461a      	mov	r2, r3
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a14:	461a      	mov	r2, r3
 8007a16:	2300      	movs	r3, #0
 8007a18:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a20:	461a      	mov	r2, r3
 8007a22:	2300      	movs	r3, #0
 8007a24:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a26:	2300      	movs	r3, #0
 8007a28:	613b      	str	r3, [r7, #16]
 8007a2a:	e043      	b.n	8007ab4 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	015a      	lsls	r2, r3, #5
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	4413      	add	r3, r2
 8007a34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a42:	d118      	bne.n	8007a76 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d10a      	bne.n	8007a60 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	015a      	lsls	r2, r3, #5
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	4413      	add	r3, r2
 8007a52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a56:	461a      	mov	r2, r3
 8007a58:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007a5c:	6013      	str	r3, [r2, #0]
 8007a5e:	e013      	b.n	8007a88 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	015a      	lsls	r2, r3, #5
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	4413      	add	r3, r2
 8007a68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007a72:	6013      	str	r3, [r2, #0]
 8007a74:	e008      	b.n	8007a88 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	015a      	lsls	r2, r3, #5
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a82:	461a      	mov	r2, r3
 8007a84:	2300      	movs	r3, #0
 8007a86:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	015a      	lsls	r2, r3, #5
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	4413      	add	r3, r2
 8007a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a94:	461a      	mov	r2, r3
 8007a96:	2300      	movs	r3, #0
 8007a98:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	015a      	lsls	r2, r3, #5
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007aac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	613b      	str	r3, [r7, #16]
 8007ab4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007ab8:	461a      	mov	r2, r3
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d3b5      	bcc.n	8007a2c <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	613b      	str	r3, [r7, #16]
 8007ac4:	e043      	b.n	8007b4e <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ad8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007adc:	d118      	bne.n	8007b10 <USB_DevInit+0x214>
    {
      if (i == 0U)
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d10a      	bne.n	8007afa <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	015a      	lsls	r2, r3, #5
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	4413      	add	r3, r2
 8007aec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007af0:	461a      	mov	r2, r3
 8007af2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007af6:	6013      	str	r3, [r2, #0]
 8007af8:	e013      	b.n	8007b22 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	015a      	lsls	r2, r3, #5
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	4413      	add	r3, r2
 8007b02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b06:	461a      	mov	r2, r3
 8007b08:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007b0c:	6013      	str	r3, [r2, #0]
 8007b0e:	e008      	b.n	8007b22 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	015a      	lsls	r2, r3, #5
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	4413      	add	r3, r2
 8007b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	2300      	movs	r3, #0
 8007b20:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b2e:	461a      	mov	r2, r3
 8007b30:	2300      	movs	r3, #0
 8007b32:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	015a      	lsls	r2, r3, #5
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	4413      	add	r3, r2
 8007b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b40:	461a      	mov	r2, r3
 8007b42:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007b46:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	613b      	str	r3, [r7, #16]
 8007b4e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007b52:	461a      	mov	r2, r3
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d3b5      	bcc.n	8007ac6 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b60:	691b      	ldr	r3, [r3, #16]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b6c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007b7a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007b7c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d105      	bne.n	8007b90 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	699b      	ldr	r3, [r3, #24]
 8007b88:	f043 0210 	orr.w	r2, r3, #16
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	699a      	ldr	r2, [r3, #24]
 8007b94:	4b10      	ldr	r3, [pc, #64]	@ (8007bd8 <USB_DevInit+0x2dc>)
 8007b96:	4313      	orrs	r3, r2
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007b9c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d005      	beq.n	8007bb0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	699b      	ldr	r3, [r3, #24]
 8007ba8:	f043 0208 	orr.w	r2, r3, #8
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007bb0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d107      	bne.n	8007bc8 <USB_DevInit+0x2cc>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bc0:	f043 0304 	orr.w	r3, r3, #4
 8007bc4:	687a      	ldr	r2, [r7, #4]
 8007bc6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007bc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3718      	adds	r7, #24
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007bd4:	b004      	add	sp, #16
 8007bd6:	4770      	bx	lr
 8007bd8:	803c3800 	.word	0x803c3800

08007bdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b085      	sub	sp, #20
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007be6:	2300      	movs	r3, #0
 8007be8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	3301      	adds	r3, #1
 8007bee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bf6:	d901      	bls.n	8007bfc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	e01b      	b.n	8007c34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	691b      	ldr	r3, [r3, #16]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	daf2      	bge.n	8007bea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007c04:	2300      	movs	r3, #0
 8007c06:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	019b      	lsls	r3, r3, #6
 8007c0c:	f043 0220 	orr.w	r2, r3, #32
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	3301      	adds	r3, #1
 8007c18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c20:	d901      	bls.n	8007c26 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c22:	2303      	movs	r3, #3
 8007c24:	e006      	b.n	8007c34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	f003 0320 	and.w	r3, r3, #32
 8007c2e:	2b20      	cmp	r3, #32
 8007c30:	d0f0      	beq.n	8007c14 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3714      	adds	r7, #20
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b085      	sub	sp, #20
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c58:	d901      	bls.n	8007c5e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007c5a:	2303      	movs	r3, #3
 8007c5c:	e018      	b.n	8007c90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	daf2      	bge.n	8007c4c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2210      	movs	r2, #16
 8007c6e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	3301      	adds	r3, #1
 8007c74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c7c:	d901      	bls.n	8007c82 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e006      	b.n	8007c90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	f003 0310 	and.w	r3, r3, #16
 8007c8a:	2b10      	cmp	r3, #16
 8007c8c:	d0f0      	beq.n	8007c70 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007c8e:	2300      	movs	r3, #0
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3714      	adds	r7, #20
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	78fb      	ldrb	r3, [r7, #3]
 8007cb6:	68f9      	ldr	r1, [r7, #12]
 8007cb8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3714      	adds	r7, #20
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr

08007cce <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007cce:	b480      	push	{r7}
 8007cd0:	b087      	sub	sp, #28
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f003 0306 	and.w	r3, r3, #6
 8007ce6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d102      	bne.n	8007cf4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	75fb      	strb	r3, [r7, #23]
 8007cf2:	e00a      	b.n	8007d0a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2b02      	cmp	r3, #2
 8007cf8:	d002      	beq.n	8007d00 <USB_GetDevSpeed+0x32>
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2b06      	cmp	r3, #6
 8007cfe:	d102      	bne.n	8007d06 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007d00:	2302      	movs	r3, #2
 8007d02:	75fb      	strb	r3, [r7, #23]
 8007d04:	e001      	b.n	8007d0a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007d06:	230f      	movs	r3, #15
 8007d08:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007d0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	371c      	adds	r7, #28
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	785b      	ldrb	r3, [r3, #1]
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d13a      	bne.n	8007daa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d3a:	69da      	ldr	r2, [r3, #28]
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	f003 030f 	and.w	r3, r3, #15
 8007d44:	2101      	movs	r1, #1
 8007d46:	fa01 f303 	lsl.w	r3, r1, r3
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	68f9      	ldr	r1, [r7, #12]
 8007d4e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d52:	4313      	orrs	r3, r2
 8007d54:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	015a      	lsls	r2, r3, #5
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	4413      	add	r3, r2
 8007d5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d155      	bne.n	8007e18 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	015a      	lsls	r2, r3, #5
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	4413      	add	r3, r2
 8007d74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	791b      	ldrb	r3, [r3, #4]
 8007d86:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d88:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	059b      	lsls	r3, r3, #22
 8007d8e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d90:	4313      	orrs	r3, r2
 8007d92:	68ba      	ldr	r2, [r7, #8]
 8007d94:	0151      	lsls	r1, r2, #5
 8007d96:	68fa      	ldr	r2, [r7, #12]
 8007d98:	440a      	add	r2, r1
 8007d9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007da2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007da6:	6013      	str	r3, [r2, #0]
 8007da8:	e036      	b.n	8007e18 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007db0:	69da      	ldr	r2, [r3, #28]
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	f003 030f 	and.w	r3, r3, #15
 8007dba:	2101      	movs	r1, #1
 8007dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc0:	041b      	lsls	r3, r3, #16
 8007dc2:	68f9      	ldr	r1, [r7, #12]
 8007dc4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	015a      	lsls	r2, r3, #5
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	4413      	add	r3, r2
 8007dd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d11a      	bne.n	8007e18 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	015a      	lsls	r2, r3, #5
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	4413      	add	r3, r2
 8007dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	791b      	ldrb	r3, [r3, #4]
 8007dfc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007dfe:	430b      	orrs	r3, r1
 8007e00:	4313      	orrs	r3, r2
 8007e02:	68ba      	ldr	r2, [r7, #8]
 8007e04:	0151      	lsls	r1, r2, #5
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	440a      	add	r2, r1
 8007e0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e16:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3714      	adds	r7, #20
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
	...

08007e28 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b08a      	sub	sp, #40	@ 0x28
 8007e2c:	af02      	add	r7, sp, #8
 8007e2e:	60f8      	str	r0, [r7, #12]
 8007e30:	60b9      	str	r1, [r7, #8]
 8007e32:	4613      	mov	r3, r2
 8007e34:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	785b      	ldrb	r3, [r3, #1]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	f040 817f 	bne.w	8008148 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	691b      	ldr	r3, [r3, #16]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d132      	bne.n	8007eb8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007e52:	69bb      	ldr	r3, [r7, #24]
 8007e54:	015a      	lsls	r2, r3, #5
 8007e56:	69fb      	ldr	r3, [r7, #28]
 8007e58:	4413      	add	r3, r2
 8007e5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	69ba      	ldr	r2, [r7, #24]
 8007e62:	0151      	lsls	r1, r2, #5
 8007e64:	69fa      	ldr	r2, [r7, #28]
 8007e66:	440a      	add	r2, r1
 8007e68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e6c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007e70:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007e74:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	015a      	lsls	r2, r3, #5
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e82:	691b      	ldr	r3, [r3, #16]
 8007e84:	69ba      	ldr	r2, [r7, #24]
 8007e86:	0151      	lsls	r1, r2, #5
 8007e88:	69fa      	ldr	r2, [r7, #28]
 8007e8a:	440a      	add	r2, r1
 8007e8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e90:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e94:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	015a      	lsls	r2, r3, #5
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	4413      	add	r3, r2
 8007e9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ea2:	691b      	ldr	r3, [r3, #16]
 8007ea4:	69ba      	ldr	r2, [r7, #24]
 8007ea6:	0151      	lsls	r1, r2, #5
 8007ea8:	69fa      	ldr	r2, [r7, #28]
 8007eaa:	440a      	add	r2, r1
 8007eac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007eb0:	0cdb      	lsrs	r3, r3, #19
 8007eb2:	04db      	lsls	r3, r3, #19
 8007eb4:	6113      	str	r3, [r2, #16]
 8007eb6:	e097      	b.n	8007fe8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007eb8:	69bb      	ldr	r3, [r7, #24]
 8007eba:	015a      	lsls	r2, r3, #5
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ec4:	691b      	ldr	r3, [r3, #16]
 8007ec6:	69ba      	ldr	r2, [r7, #24]
 8007ec8:	0151      	lsls	r1, r2, #5
 8007eca:	69fa      	ldr	r2, [r7, #28]
 8007ecc:	440a      	add	r2, r1
 8007ece:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ed2:	0cdb      	lsrs	r3, r3, #19
 8007ed4:	04db      	lsls	r3, r3, #19
 8007ed6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007ed8:	69bb      	ldr	r3, [r7, #24]
 8007eda:	015a      	lsls	r2, r3, #5
 8007edc:	69fb      	ldr	r3, [r7, #28]
 8007ede:	4413      	add	r3, r2
 8007ee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	69ba      	ldr	r2, [r7, #24]
 8007ee8:	0151      	lsls	r1, r2, #5
 8007eea:	69fa      	ldr	r2, [r7, #28]
 8007eec:	440a      	add	r2, r1
 8007eee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ef2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007ef6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007efa:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007efc:	69bb      	ldr	r3, [r7, #24]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d11a      	bne.n	8007f38 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	691a      	ldr	r2, [r3, #16]
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d903      	bls.n	8007f16 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	689a      	ldr	r2, [r3, #8]
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	015a      	lsls	r2, r3, #5
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f22:	691b      	ldr	r3, [r3, #16]
 8007f24:	69ba      	ldr	r2, [r7, #24]
 8007f26:	0151      	lsls	r1, r2, #5
 8007f28:	69fa      	ldr	r2, [r7, #28]
 8007f2a:	440a      	add	r2, r1
 8007f2c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f30:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007f34:	6113      	str	r3, [r2, #16]
 8007f36:	e044      	b.n	8007fc2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	691a      	ldr	r2, [r3, #16]
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	4413      	add	r3, r2
 8007f42:	1e5a      	subs	r2, r3, #1
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f4c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	015a      	lsls	r2, r3, #5
 8007f52:	69fb      	ldr	r3, [r7, #28]
 8007f54:	4413      	add	r3, r2
 8007f56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f5a:	691a      	ldr	r2, [r3, #16]
 8007f5c:	8afb      	ldrh	r3, [r7, #22]
 8007f5e:	04d9      	lsls	r1, r3, #19
 8007f60:	4ba4      	ldr	r3, [pc, #656]	@ (80081f4 <USB_EPStartXfer+0x3cc>)
 8007f62:	400b      	ands	r3, r1
 8007f64:	69b9      	ldr	r1, [r7, #24]
 8007f66:	0148      	lsls	r0, r1, #5
 8007f68:	69f9      	ldr	r1, [r7, #28]
 8007f6a:	4401      	add	r1, r0
 8007f6c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007f70:	4313      	orrs	r3, r2
 8007f72:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	791b      	ldrb	r3, [r3, #4]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d122      	bne.n	8007fc2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f88:	691b      	ldr	r3, [r3, #16]
 8007f8a:	69ba      	ldr	r2, [r7, #24]
 8007f8c:	0151      	lsls	r1, r2, #5
 8007f8e:	69fa      	ldr	r2, [r7, #28]
 8007f90:	440a      	add	r2, r1
 8007f92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f96:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007f9a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fa8:	691a      	ldr	r2, [r3, #16]
 8007faa:	8afb      	ldrh	r3, [r7, #22]
 8007fac:	075b      	lsls	r3, r3, #29
 8007fae:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007fb2:	69b9      	ldr	r1, [r7, #24]
 8007fb4:	0148      	lsls	r0, r1, #5
 8007fb6:	69f9      	ldr	r1, [r7, #28]
 8007fb8:	4401      	add	r1, r0
 8007fba:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	015a      	lsls	r2, r3, #5
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	4413      	add	r3, r2
 8007fca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fce:	691a      	ldr	r2, [r3, #16]
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	691b      	ldr	r3, [r3, #16]
 8007fd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fd8:	69b9      	ldr	r1, [r7, #24]
 8007fda:	0148      	lsls	r0, r1, #5
 8007fdc:	69f9      	ldr	r1, [r7, #28]
 8007fde:	4401      	add	r1, r0
 8007fe0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007fe8:	79fb      	ldrb	r3, [r7, #7]
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d14b      	bne.n	8008086 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	69db      	ldr	r3, [r3, #28]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d009      	beq.n	800800a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	015a      	lsls	r2, r3, #5
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008002:	461a      	mov	r2, r3
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	69db      	ldr	r3, [r3, #28]
 8008008:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	791b      	ldrb	r3, [r3, #4]
 800800e:	2b01      	cmp	r3, #1
 8008010:	d128      	bne.n	8008064 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800801e:	2b00      	cmp	r3, #0
 8008020:	d110      	bne.n	8008044 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	015a      	lsls	r2, r3, #5
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	4413      	add	r3, r2
 800802a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	69ba      	ldr	r2, [r7, #24]
 8008032:	0151      	lsls	r1, r2, #5
 8008034:	69fa      	ldr	r2, [r7, #28]
 8008036:	440a      	add	r2, r1
 8008038:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800803c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008040:	6013      	str	r3, [r2, #0]
 8008042:	e00f      	b.n	8008064 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	015a      	lsls	r2, r3, #5
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	4413      	add	r3, r2
 800804c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	69ba      	ldr	r2, [r7, #24]
 8008054:	0151      	lsls	r1, r2, #5
 8008056:	69fa      	ldr	r2, [r7, #28]
 8008058:	440a      	add	r2, r1
 800805a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800805e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008062:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	015a      	lsls	r2, r3, #5
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	4413      	add	r3, r2
 800806c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	69ba      	ldr	r2, [r7, #24]
 8008074:	0151      	lsls	r1, r2, #5
 8008076:	69fa      	ldr	r2, [r7, #28]
 8008078:	440a      	add	r2, r1
 800807a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800807e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008082:	6013      	str	r3, [r2, #0]
 8008084:	e166      	b.n	8008354 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	015a      	lsls	r2, r3, #5
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	4413      	add	r3, r2
 800808e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	69ba      	ldr	r2, [r7, #24]
 8008096:	0151      	lsls	r1, r2, #5
 8008098:	69fa      	ldr	r2, [r7, #28]
 800809a:	440a      	add	r2, r1
 800809c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080a0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80080a4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	791b      	ldrb	r3, [r3, #4]
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d015      	beq.n	80080da <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f000 814e 	beq.w	8008354 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	f003 030f 	and.w	r3, r3, #15
 80080c8:	2101      	movs	r1, #1
 80080ca:	fa01 f303 	lsl.w	r3, r1, r3
 80080ce:	69f9      	ldr	r1, [r7, #28]
 80080d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80080d4:	4313      	orrs	r3, r2
 80080d6:	634b      	str	r3, [r1, #52]	@ 0x34
 80080d8:	e13c      	b.n	8008354 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 80080da:	69fb      	ldr	r3, [r7, #28]
 80080dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d110      	bne.n	800810c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	015a      	lsls	r2, r3, #5
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	4413      	add	r3, r2
 80080f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	69ba      	ldr	r2, [r7, #24]
 80080fa:	0151      	lsls	r1, r2, #5
 80080fc:	69fa      	ldr	r2, [r7, #28]
 80080fe:	440a      	add	r2, r1
 8008100:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008104:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008108:	6013      	str	r3, [r2, #0]
 800810a:	e00f      	b.n	800812c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800810c:	69bb      	ldr	r3, [r7, #24]
 800810e:	015a      	lsls	r2, r3, #5
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	4413      	add	r3, r2
 8008114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	69ba      	ldr	r2, [r7, #24]
 800811c:	0151      	lsls	r1, r2, #5
 800811e:	69fa      	ldr	r2, [r7, #28]
 8008120:	440a      	add	r2, r1
 8008122:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008126:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800812a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	68d9      	ldr	r1, [r3, #12]
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	781a      	ldrb	r2, [r3, #0]
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	691b      	ldr	r3, [r3, #16]
 8008138:	b298      	uxth	r0, r3
 800813a:	79fb      	ldrb	r3, [r7, #7]
 800813c:	9300      	str	r3, [sp, #0]
 800813e:	4603      	mov	r3, r0
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	f000 fadf 	bl	8008704 <USB_WritePacket>
 8008146:	e105      	b.n	8008354 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	015a      	lsls	r2, r3, #5
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	4413      	add	r3, r2
 8008150:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	69ba      	ldr	r2, [r7, #24]
 8008158:	0151      	lsls	r1, r2, #5
 800815a:	69fa      	ldr	r2, [r7, #28]
 800815c:	440a      	add	r2, r1
 800815e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008162:	0cdb      	lsrs	r3, r3, #19
 8008164:	04db      	lsls	r3, r3, #19
 8008166:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	015a      	lsls	r2, r3, #5
 800816c:	69fb      	ldr	r3, [r7, #28]
 800816e:	4413      	add	r3, r2
 8008170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	69ba      	ldr	r2, [r7, #24]
 8008178:	0151      	lsls	r1, r2, #5
 800817a:	69fa      	ldr	r2, [r7, #28]
 800817c:	440a      	add	r2, r1
 800817e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008182:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008186:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800818a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d132      	bne.n	80081f8 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d003      	beq.n	80081a2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	689a      	ldr	r2, [r3, #8]
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	689a      	ldr	r2, [r3, #8]
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	015a      	lsls	r2, r3, #5
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	4413      	add	r3, r2
 80081b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b6:	691a      	ldr	r2, [r3, #16]
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	6a1b      	ldr	r3, [r3, #32]
 80081bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081c0:	69b9      	ldr	r1, [r7, #24]
 80081c2:	0148      	lsls	r0, r1, #5
 80081c4:	69f9      	ldr	r1, [r7, #28]
 80081c6:	4401      	add	r1, r0
 80081c8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80081cc:	4313      	orrs	r3, r2
 80081ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 80081d0:	69bb      	ldr	r3, [r7, #24]
 80081d2:	015a      	lsls	r2, r3, #5
 80081d4:	69fb      	ldr	r3, [r7, #28]
 80081d6:	4413      	add	r3, r2
 80081d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081dc:	691b      	ldr	r3, [r3, #16]
 80081de:	69ba      	ldr	r2, [r7, #24]
 80081e0:	0151      	lsls	r1, r2, #5
 80081e2:	69fa      	ldr	r2, [r7, #28]
 80081e4:	440a      	add	r2, r1
 80081e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80081ee:	6113      	str	r3, [r2, #16]
 80081f0:	e062      	b.n	80082b8 <USB_EPStartXfer+0x490>
 80081f2:	bf00      	nop
 80081f4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	691b      	ldr	r3, [r3, #16]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d123      	bne.n	8008248 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	015a      	lsls	r2, r3, #5
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	4413      	add	r3, r2
 8008208:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800820c:	691a      	ldr	r2, [r3, #16]
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008216:	69b9      	ldr	r1, [r7, #24]
 8008218:	0148      	lsls	r0, r1, #5
 800821a:	69f9      	ldr	r1, [r7, #28]
 800821c:	4401      	add	r1, r0
 800821e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008222:	4313      	orrs	r3, r2
 8008224:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 8008226:	69bb      	ldr	r3, [r7, #24]
 8008228:	015a      	lsls	r2, r3, #5
 800822a:	69fb      	ldr	r3, [r7, #28]
 800822c:	4413      	add	r3, r2
 800822e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008232:	691b      	ldr	r3, [r3, #16]
 8008234:	69ba      	ldr	r2, [r7, #24]
 8008236:	0151      	lsls	r1, r2, #5
 8008238:	69fa      	ldr	r2, [r7, #28]
 800823a:	440a      	add	r2, r1
 800823c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008240:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008244:	6113      	str	r3, [r2, #16]
 8008246:	e037      	b.n	80082b8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	691a      	ldr	r2, [r3, #16]
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	4413      	add	r3, r2
 8008252:	1e5a      	subs	r2, r3, #1
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	fbb2 f3f3 	udiv	r3, r2, r3
 800825c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	8afa      	ldrh	r2, [r7, #22]
 8008264:	fb03 f202 	mul.w	r2, r3, r2
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	015a      	lsls	r2, r3, #5
 8008270:	69fb      	ldr	r3, [r7, #28]
 8008272:	4413      	add	r3, r2
 8008274:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008278:	691a      	ldr	r2, [r3, #16]
 800827a:	8afb      	ldrh	r3, [r7, #22]
 800827c:	04d9      	lsls	r1, r3, #19
 800827e:	4b38      	ldr	r3, [pc, #224]	@ (8008360 <USB_EPStartXfer+0x538>)
 8008280:	400b      	ands	r3, r1
 8008282:	69b9      	ldr	r1, [r7, #24]
 8008284:	0148      	lsls	r0, r1, #5
 8008286:	69f9      	ldr	r1, [r7, #28]
 8008288:	4401      	add	r1, r0
 800828a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800828e:	4313      	orrs	r3, r2
 8008290:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	015a      	lsls	r2, r3, #5
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	4413      	add	r3, r2
 800829a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800829e:	691a      	ldr	r2, [r3, #16]
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	6a1b      	ldr	r3, [r3, #32]
 80082a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082a8:	69b9      	ldr	r1, [r7, #24]
 80082aa:	0148      	lsls	r0, r1, #5
 80082ac:	69f9      	ldr	r1, [r7, #28]
 80082ae:	4401      	add	r1, r0
 80082b0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80082b4:	4313      	orrs	r3, r2
 80082b6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80082b8:	79fb      	ldrb	r3, [r7, #7]
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d10d      	bne.n	80082da <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	68db      	ldr	r3, [r3, #12]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d009      	beq.n	80082da <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	68d9      	ldr	r1, [r3, #12]
 80082ca:	69bb      	ldr	r3, [r7, #24]
 80082cc:	015a      	lsls	r2, r3, #5
 80082ce:	69fb      	ldr	r3, [r7, #28]
 80082d0:	4413      	add	r3, r2
 80082d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082d6:	460a      	mov	r2, r1
 80082d8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	791b      	ldrb	r3, [r3, #4]
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d128      	bne.n	8008334 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082e8:	689b      	ldr	r3, [r3, #8]
 80082ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d110      	bne.n	8008314 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	015a      	lsls	r2, r3, #5
 80082f6:	69fb      	ldr	r3, [r7, #28]
 80082f8:	4413      	add	r3, r2
 80082fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	69ba      	ldr	r2, [r7, #24]
 8008302:	0151      	lsls	r1, r2, #5
 8008304:	69fa      	ldr	r2, [r7, #28]
 8008306:	440a      	add	r2, r1
 8008308:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800830c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008310:	6013      	str	r3, [r2, #0]
 8008312:	e00f      	b.n	8008334 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008314:	69bb      	ldr	r3, [r7, #24]
 8008316:	015a      	lsls	r2, r3, #5
 8008318:	69fb      	ldr	r3, [r7, #28]
 800831a:	4413      	add	r3, r2
 800831c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	69ba      	ldr	r2, [r7, #24]
 8008324:	0151      	lsls	r1, r2, #5
 8008326:	69fa      	ldr	r2, [r7, #28]
 8008328:	440a      	add	r2, r1
 800832a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800832e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008332:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	015a      	lsls	r2, r3, #5
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	4413      	add	r3, r2
 800833c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	69ba      	ldr	r2, [r7, #24]
 8008344:	0151      	lsls	r1, r2, #5
 8008346:	69fa      	ldr	r2, [r7, #28]
 8008348:	440a      	add	r2, r1
 800834a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800834e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008352:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008354:	2300      	movs	r3, #0
}
 8008356:	4618      	mov	r0, r3
 8008358:	3720      	adds	r7, #32
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}
 800835e:	bf00      	nop
 8008360:	1ff80000 	.word	0x1ff80000

08008364 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008364:	b480      	push	{r7}
 8008366:	b089      	sub	sp, #36	@ 0x24
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800836e:	2300      	movs	r3, #0
 8008370:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008372:	2300      	movs	r3, #0
 8008374:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	61bb      	str	r3, [r7, #24]
  uint32_t dma_enable = (USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) >> 0x5U;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	095b      	lsrs	r3, r3, #5
 8008380:	f003 0301 	and.w	r3, r3, #1
 8008384:	617b      	str	r3, [r7, #20]
  uint32_t RegVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	785b      	ldrb	r3, [r3, #1]
 800838a:	2b01      	cmp	r3, #1
 800838c:	d149      	bne.n	8008422 <USB_EPStopXfer+0xbe>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	015a      	lsls	r2, r3, #5
 8008394:	69bb      	ldr	r3, [r7, #24]
 8008396:	4413      	add	r3, r2
 8008398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083a6:	f040 80d2 	bne.w	800854e <USB_EPStopXfer+0x1ea>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	015a      	lsls	r2, r3, #5
 80083b0:	69bb      	ldr	r3, [r7, #24]
 80083b2:	4413      	add	r3, r2
 80083b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	683a      	ldr	r2, [r7, #0]
 80083bc:	7812      	ldrb	r2, [r2, #0]
 80083be:	0151      	lsls	r1, r2, #5
 80083c0:	69ba      	ldr	r2, [r7, #24]
 80083c2:	440a      	add	r2, r1
 80083c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083c8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80083cc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	015a      	lsls	r2, r3, #5
 80083d4:	69bb      	ldr	r3, [r7, #24]
 80083d6:	4413      	add	r3, r2
 80083d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	683a      	ldr	r2, [r7, #0]
 80083e0:	7812      	ldrb	r2, [r2, #0]
 80083e2:	0151      	lsls	r1, r2, #5
 80083e4:	69ba      	ldr	r2, [r7, #24]
 80083e6:	440a      	add	r2, r1
 80083e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083f0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	3301      	adds	r3, #1
 80083f6:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 80083fe:	d902      	bls.n	8008406 <USB_EPStopXfer+0xa2>
        {
          ret = HAL_ERROR;
 8008400:	2301      	movs	r3, #1
 8008402:	77fb      	strb	r3, [r7, #31]
          break;
 8008404:	e0a3      	b.n	800854e <USB_EPStopXfer+0x1ea>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA);
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	015a      	lsls	r2, r3, #5
 800840c:	69bb      	ldr	r3, [r7, #24]
 800840e:	4413      	add	r3, r2
 8008410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800841a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800841e:	d0e8      	beq.n	80083f2 <USB_EPStopXfer+0x8e>
 8008420:	e095      	b.n	800854e <USB_EPStopXfer+0x1ea>
    }
  }
  else /* OUT endpoint */
  {
    USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	619a      	str	r2, [r3, #24]

    if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	695b      	ldr	r3, [r3, #20]
 8008432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008436:	2b00      	cmp	r3, #0
 8008438:	d109      	bne.n	800844e <USB_EPStopXfer+0xea>
    {
      USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	69ba      	ldr	r2, [r7, #24]
 8008444:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008448:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800844c:	6053      	str	r3, [r2, #4]
    }

    if (dma_enable == 0U)
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d112      	bne.n	800847a <USB_EPStopXfer+0x116>
    {
      do
      {
        count++;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	3301      	adds	r3, #1
 8008458:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 8008460:	d902      	bls.n	8008468 <USB_EPStopXfer+0x104>
        {
          ret = HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	77fb      	strb	r3, [r7, #31]
          break;
 8008466:	e005      	b.n	8008474 <USB_EPStopXfer+0x110>
        }
      } while (((USBx->GINTSTS & USB_OTG_GINTSTS_RXFLVL) & USB_OTG_GINTSTS_RXFLVL) != USB_OTG_GINTSTS_RXFLVL);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	695b      	ldr	r3, [r3, #20]
 800846c:	f003 0310 	and.w	r3, r3, #16
 8008470:	2b10      	cmp	r3, #16
 8008472:	d1ef      	bne.n	8008454 <USB_EPStopXfer+0xf0>

      /* POP the RX status register to generate the NAK Effective interrupt */
      RegVal = USBx->GRXSTSP;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6a1b      	ldr	r3, [r3, #32]
 8008478:	613b      	str	r3, [r7, #16]
      UNUSED(RegVal);
    }

    /* Wait for Global NAK effective to be set */
    count = 0U;
 800847a:	2300      	movs	r3, #0
 800847c:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	3301      	adds	r3, #1
 8008482:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800848a:	d902      	bls.n	8008492 <USB_EPStopXfer+0x12e>
      {
        ret = HAL_ERROR;
 800848c:	2301      	movs	r3, #1
 800848e:	77fb      	strb	r3, [r7, #31]
        break;
 8008490:	e005      	b.n	800849e <USB_EPStopXfer+0x13a>
      }
    } while (((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	695b      	ldr	r3, [r3, #20]
              & USB_OTG_GINTSTS_BOUTNAKEFF) != USB_OTG_GINTSTS_BOUTNAKEFF);
 8008496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800849a:	2b80      	cmp	r3, #128	@ 0x80
 800849c:	d1ef      	bne.n	800847e <USB_EPStopXfer+0x11a>

    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	015a      	lsls	r2, r3, #5
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	4413      	add	r3, r2
 80084a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	683a      	ldr	r2, [r7, #0]
 80084b0:	7812      	ldrb	r2, [r2, #0]
 80084b2:	0151      	lsls	r1, r2, #5
 80084b4:	69ba      	ldr	r2, [r7, #24]
 80084b6:	440a      	add	r2, r1
 80084b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80084c0:	6013      	str	r3, [r2, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	015a      	lsls	r2, r3, #5
 80084c8:	69bb      	ldr	r3, [r7, #24]
 80084ca:	4413      	add	r3, r2
 80084cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	683a      	ldr	r2, [r7, #0]
 80084d4:	7812      	ldrb	r2, [r2, #0]
 80084d6:	0151      	lsls	r1, r2, #5
 80084d8:	69ba      	ldr	r2, [r7, #24]
 80084da:	440a      	add	r2, r1
 80084dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084e4:	6013      	str	r3, [r2, #0]

    /* Wait for EP disable to take effect */
    count = 0U;
 80084e6:	2300      	movs	r3, #0
 80084e8:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	3301      	adds	r3, #1
 80084ee:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 80084f6:	d902      	bls.n	80084fe <USB_EPStopXfer+0x19a>
      {
        ret = HAL_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	77fb      	strb	r3, [r7, #31]
        break;
 80084fc:	e00b      	b.n	8008516 <USB_EPStopXfer+0x1b2>
      }
    } while (((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_EPDISD)
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	015a      	lsls	r2, r3, #5
 8008504:	69bb      	ldr	r3, [r7, #24]
 8008506:	4413      	add	r3, r2
 8008508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800850c:	689b      	ldr	r3, [r3, #8]
              & USB_OTG_DOEPINT_EPDISD) != USB_OTG_DOEPINT_EPDISD);
 800850e:	f003 0302 	and.w	r3, r3, #2
 8008512:	2b02      	cmp	r3, #2
 8008514:	d1e9      	bne.n	80084ea <USB_EPStopXfer+0x186>

    /* Clear OUT EP disable interrupt */
    USBx_OUTEP(ep->num)->DOEPINT |= USB_OTG_DOEPINT_EPDISD;
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	015a      	lsls	r2, r3, #5
 800851c:	69bb      	ldr	r3, [r7, #24]
 800851e:	4413      	add	r3, r2
 8008520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	683a      	ldr	r2, [r7, #0]
 8008528:	7812      	ldrb	r2, [r2, #0]
 800852a:	0151      	lsls	r1, r2, #5
 800852c:	69ba      	ldr	r2, [r7, #24]
 800852e:	440a      	add	r2, r1
 8008530:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008534:	f043 0302 	orr.w	r3, r3, #2
 8008538:	6093      	str	r3, [r2, #8]

    /* Clear Global OUT NAK */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	69ba      	ldr	r2, [r7, #24]
 8008544:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008548:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800854c:	6053      	str	r3, [r2, #4]
  }

  return ret;
 800854e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008550:	4618      	mov	r0, r3
 8008552:	3724      	adds	r7, #36	@ 0x24
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800855c:	b480      	push	{r7}
 800855e:	b085      	sub	sp, #20
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	785b      	ldrb	r3, [r3, #1]
 8008574:	2b01      	cmp	r3, #1
 8008576:	d12c      	bne.n	80085d2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	015a      	lsls	r2, r3, #5
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	4413      	add	r3, r2
 8008580:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	db12      	blt.n	80085b0 <USB_EPSetStall+0x54>
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d00f      	beq.n	80085b0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	015a      	lsls	r2, r3, #5
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	4413      	add	r3, r2
 8008598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	68ba      	ldr	r2, [r7, #8]
 80085a0:	0151      	lsls	r1, r2, #5
 80085a2:	68fa      	ldr	r2, [r7, #12]
 80085a4:	440a      	add	r2, r1
 80085a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085aa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80085ae:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	015a      	lsls	r2, r3, #5
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	4413      	add	r3, r2
 80085b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	68ba      	ldr	r2, [r7, #8]
 80085c0:	0151      	lsls	r1, r2, #5
 80085c2:	68fa      	ldr	r2, [r7, #12]
 80085c4:	440a      	add	r2, r1
 80085c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80085ce:	6013      	str	r3, [r2, #0]
 80085d0:	e02b      	b.n	800862a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	015a      	lsls	r2, r3, #5
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	4413      	add	r3, r2
 80085da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	db12      	blt.n	800860a <USB_EPSetStall+0xae>
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d00f      	beq.n	800860a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	015a      	lsls	r2, r3, #5
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	4413      	add	r3, r2
 80085f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	68ba      	ldr	r2, [r7, #8]
 80085fa:	0151      	lsls	r1, r2, #5
 80085fc:	68fa      	ldr	r2, [r7, #12]
 80085fe:	440a      	add	r2, r1
 8008600:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008604:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008608:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	015a      	lsls	r2, r3, #5
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	4413      	add	r3, r2
 8008612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	68ba      	ldr	r2, [r7, #8]
 800861a:	0151      	lsls	r1, r2, #5
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	440a      	add	r2, r1
 8008620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008624:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008628:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800862a:	2300      	movs	r3, #0
}
 800862c:	4618      	mov	r0, r3
 800862e:	3714      	adds	r7, #20
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008638:	b480      	push	{r7}
 800863a:	b085      	sub	sp, #20
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	781b      	ldrb	r3, [r3, #0]
 800864a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	785b      	ldrb	r3, [r3, #1]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d128      	bne.n	80086a6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	015a      	lsls	r2, r3, #5
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	4413      	add	r3, r2
 800865c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	68ba      	ldr	r2, [r7, #8]
 8008664:	0151      	lsls	r1, r2, #5
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	440a      	add	r2, r1
 800866a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800866e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008672:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	791b      	ldrb	r3, [r3, #4]
 8008678:	2b03      	cmp	r3, #3
 800867a:	d003      	beq.n	8008684 <USB_EPClearStall+0x4c>
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	791b      	ldrb	r3, [r3, #4]
 8008680:	2b02      	cmp	r3, #2
 8008682:	d138      	bne.n	80086f6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	015a      	lsls	r2, r3, #5
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	4413      	add	r3, r2
 800868c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	68ba      	ldr	r2, [r7, #8]
 8008694:	0151      	lsls	r1, r2, #5
 8008696:	68fa      	ldr	r2, [r7, #12]
 8008698:	440a      	add	r2, r1
 800869a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800869e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086a2:	6013      	str	r3, [r2, #0]
 80086a4:	e027      	b.n	80086f6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	015a      	lsls	r2, r3, #5
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	4413      	add	r3, r2
 80086ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	68ba      	ldr	r2, [r7, #8]
 80086b6:	0151      	lsls	r1, r2, #5
 80086b8:	68fa      	ldr	r2, [r7, #12]
 80086ba:	440a      	add	r2, r1
 80086bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086c0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80086c4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	791b      	ldrb	r3, [r3, #4]
 80086ca:	2b03      	cmp	r3, #3
 80086cc:	d003      	beq.n	80086d6 <USB_EPClearStall+0x9e>
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	791b      	ldrb	r3, [r3, #4]
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	d10f      	bne.n	80086f6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	015a      	lsls	r2, r3, #5
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	4413      	add	r3, r2
 80086de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	68ba      	ldr	r2, [r7, #8]
 80086e6:	0151      	lsls	r1, r2, #5
 80086e8:	68fa      	ldr	r2, [r7, #12]
 80086ea:	440a      	add	r2, r1
 80086ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086f4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80086f6:	2300      	movs	r3, #0
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3714      	adds	r7, #20
 80086fc:	46bd      	mov	sp, r7
 80086fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008702:	4770      	bx	lr

08008704 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008704:	b480      	push	{r7}
 8008706:	b089      	sub	sp, #36	@ 0x24
 8008708:	af00      	add	r7, sp, #0
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	4611      	mov	r1, r2
 8008710:	461a      	mov	r2, r3
 8008712:	460b      	mov	r3, r1
 8008714:	71fb      	strb	r3, [r7, #7]
 8008716:	4613      	mov	r3, r2
 8008718:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008722:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008726:	2b00      	cmp	r3, #0
 8008728:	d123      	bne.n	8008772 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800872a:	88bb      	ldrh	r3, [r7, #4]
 800872c:	3303      	adds	r3, #3
 800872e:	089b      	lsrs	r3, r3, #2
 8008730:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008732:	2300      	movs	r3, #0
 8008734:	61bb      	str	r3, [r7, #24]
 8008736:	e018      	b.n	800876a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008738:	79fb      	ldrb	r3, [r7, #7]
 800873a:	031a      	lsls	r2, r3, #12
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	4413      	add	r3, r2
 8008740:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008744:	461a      	mov	r2, r3
 8008746:	69fb      	ldr	r3, [r7, #28]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	3301      	adds	r3, #1
 8008750:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	3301      	adds	r3, #1
 8008756:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	3301      	adds	r3, #1
 800875c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800875e:	69fb      	ldr	r3, [r7, #28]
 8008760:	3301      	adds	r3, #1
 8008762:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008764:	69bb      	ldr	r3, [r7, #24]
 8008766:	3301      	adds	r3, #1
 8008768:	61bb      	str	r3, [r7, #24]
 800876a:	69ba      	ldr	r2, [r7, #24]
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	429a      	cmp	r2, r3
 8008770:	d3e2      	bcc.n	8008738 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008772:	2300      	movs	r3, #0
}
 8008774:	4618      	mov	r0, r3
 8008776:	3724      	adds	r7, #36	@ 0x24
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr

08008780 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008780:	b480      	push	{r7}
 8008782:	b08b      	sub	sp, #44	@ 0x2c
 8008784:	af00      	add	r7, sp, #0
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	4613      	mov	r3, r2
 800878c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008796:	88fb      	ldrh	r3, [r7, #6]
 8008798:	089b      	lsrs	r3, r3, #2
 800879a:	b29b      	uxth	r3, r3
 800879c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800879e:	88fb      	ldrh	r3, [r7, #6]
 80087a0:	f003 0303 	and.w	r3, r3, #3
 80087a4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80087a6:	2300      	movs	r3, #0
 80087a8:	623b      	str	r3, [r7, #32]
 80087aa:	e014      	b.n	80087d6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80087ac:	69bb      	ldr	r3, [r7, #24]
 80087ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b6:	601a      	str	r2, [r3, #0]
    pDest++;
 80087b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ba:	3301      	adds	r3, #1
 80087bc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80087be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c0:	3301      	adds	r3, #1
 80087c2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80087c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c6:	3301      	adds	r3, #1
 80087c8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80087ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087cc:	3301      	adds	r3, #1
 80087ce:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80087d0:	6a3b      	ldr	r3, [r7, #32]
 80087d2:	3301      	adds	r3, #1
 80087d4:	623b      	str	r3, [r7, #32]
 80087d6:	6a3a      	ldr	r2, [r7, #32]
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	429a      	cmp	r2, r3
 80087dc:	d3e6      	bcc.n	80087ac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80087de:	8bfb      	ldrh	r3, [r7, #30]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d01e      	beq.n	8008822 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80087e4:	2300      	movs	r3, #0
 80087e6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087ee:	461a      	mov	r2, r3
 80087f0:	f107 0310 	add.w	r3, r7, #16
 80087f4:	6812      	ldr	r2, [r2, #0]
 80087f6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80087f8:	693a      	ldr	r2, [r7, #16]
 80087fa:	6a3b      	ldr	r3, [r7, #32]
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	00db      	lsls	r3, r3, #3
 8008800:	fa22 f303 	lsr.w	r3, r2, r3
 8008804:	b2da      	uxtb	r2, r3
 8008806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008808:	701a      	strb	r2, [r3, #0]
      i++;
 800880a:	6a3b      	ldr	r3, [r7, #32]
 800880c:	3301      	adds	r3, #1
 800880e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008812:	3301      	adds	r3, #1
 8008814:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008816:	8bfb      	ldrh	r3, [r7, #30]
 8008818:	3b01      	subs	r3, #1
 800881a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800881c:	8bfb      	ldrh	r3, [r7, #30]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d1ea      	bne.n	80087f8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008824:	4618      	mov	r0, r3
 8008826:	372c      	adds	r7, #44	@ 0x2c
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008830:	b480      	push	{r7}
 8008832:	b085      	sub	sp, #20
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	460b      	mov	r3, r1
 800883a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800884e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008852:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800885a:	681a      	ldr	r2, [r3, #0]
 800885c:	78fb      	ldrb	r3, [r7, #3]
 800885e:	011b      	lsls	r3, r3, #4
 8008860:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008864:	68f9      	ldr	r1, [r7, #12]
 8008866:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800886a:	4313      	orrs	r3, r2
 800886c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800886e:	2300      	movs	r3, #0
}
 8008870:	4618      	mov	r0, r3
 8008872:	3714      	adds	r7, #20
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr

0800887c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800887c:	b480      	push	{r7}
 800887e:	b085      	sub	sp, #20
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	68fa      	ldr	r2, [r7, #12]
 8008892:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008896:	f023 0303 	bic.w	r3, r3, #3
 800889a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	68fa      	ldr	r2, [r7, #12]
 80088a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088aa:	f043 0302 	orr.w	r3, r3, #2
 80088ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3714      	adds	r7, #20
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr

080088be <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80088be:	b480      	push	{r7}
 80088c0:	b085      	sub	sp, #20
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	695b      	ldr	r3, [r3, #20]
 80088ca:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	699b      	ldr	r3, [r3, #24]
 80088d0:	68fa      	ldr	r2, [r7, #12]
 80088d2:	4013      	ands	r3, r2
 80088d4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80088d6:	68fb      	ldr	r3, [r7, #12]
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3714      	adds	r7, #20
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b085      	sub	sp, #20
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088f6:	699b      	ldr	r3, [r3, #24]
 80088f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008900:	69db      	ldr	r3, [r3, #28]
 8008902:	68ba      	ldr	r2, [r7, #8]
 8008904:	4013      	ands	r3, r2
 8008906:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	0c1b      	lsrs	r3, r3, #16
}
 800890c:	4618      	mov	r0, r3
 800890e:	3714      	adds	r7, #20
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800892a:	699b      	ldr	r3, [r3, #24]
 800892c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008934:	69db      	ldr	r3, [r3, #28]
 8008936:	68ba      	ldr	r2, [r7, #8]
 8008938:	4013      	ands	r3, r2
 800893a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	b29b      	uxth	r3, r3
}
 8008940:	4618      	mov	r0, r3
 8008942:	3714      	adds	r7, #20
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800894c:	b480      	push	{r7}
 800894e:	b085      	sub	sp, #20
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	460b      	mov	r3, r1
 8008956:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800895c:	78fb      	ldrb	r3, [r7, #3]
 800895e:	015a      	lsls	r2, r3, #5
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	4413      	add	r3, r2
 8008964:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008972:	695b      	ldr	r3, [r3, #20]
 8008974:	68ba      	ldr	r2, [r7, #8]
 8008976:	4013      	ands	r3, r2
 8008978:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800897a:	68bb      	ldr	r3, [r7, #8]
}
 800897c:	4618      	mov	r0, r3
 800897e:	3714      	adds	r7, #20
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr

08008988 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008988:	b480      	push	{r7}
 800898a:	b087      	sub	sp, #28
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
 8008990:	460b      	mov	r3, r1
 8008992:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800899e:	691b      	ldr	r3, [r3, #16]
 80089a0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089aa:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80089ac:	78fb      	ldrb	r3, [r7, #3]
 80089ae:	f003 030f 	and.w	r3, r3, #15
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	fa22 f303 	lsr.w	r3, r2, r3
 80089b8:	01db      	lsls	r3, r3, #7
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	693a      	ldr	r2, [r7, #16]
 80089be:	4313      	orrs	r3, r2
 80089c0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80089c2:	78fb      	ldrb	r3, [r7, #3]
 80089c4:	015a      	lsls	r2, r3, #5
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	4413      	add	r3, r2
 80089ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089ce:	689b      	ldr	r3, [r3, #8]
 80089d0:	693a      	ldr	r2, [r7, #16]
 80089d2:	4013      	ands	r3, r2
 80089d4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089d6:	68bb      	ldr	r3, [r7, #8]
}
 80089d8:	4618      	mov	r0, r3
 80089da:	371c      	adds	r7, #28
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	695b      	ldr	r3, [r3, #20]
 80089f0:	f003 0301 	and.w	r3, r3, #1
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	68fa      	ldr	r2, [r7, #12]
 8008a16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a1a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008a1e:	f023 0307 	bic.w	r3, r3, #7
 8008a22:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a36:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3714      	adds	r7, #20
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
	...

08008a48 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b087      	sub	sp, #28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	460b      	mov	r3, r1
 8008a52:	607a      	str	r2, [r7, #4]
 8008a54:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	333c      	adds	r3, #60	@ 0x3c
 8008a5e:	3304      	adds	r3, #4
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	4a26      	ldr	r2, [pc, #152]	@ (8008b00 <USB_EP0_OutStart+0xb8>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d90a      	bls.n	8008a82 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a7c:	d101      	bne.n	8008a82 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	e037      	b.n	8008af2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a88:	461a      	mov	r2, r3
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a94:	691b      	ldr	r3, [r3, #16]
 8008a96:	697a      	ldr	r2, [r7, #20]
 8008a98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008aa0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	697a      	ldr	r2, [r7, #20]
 8008aac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ab0:	f043 0318 	orr.w	r3, r3, #24
 8008ab4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008abc:	691b      	ldr	r3, [r3, #16]
 8008abe:	697a      	ldr	r2, [r7, #20]
 8008ac0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ac4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008ac8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008aca:	7afb      	ldrb	r3, [r7, #11]
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d10f      	bne.n	8008af0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	697a      	ldr	r2, [r7, #20]
 8008ae6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008aea:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008aee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008af0:	2300      	movs	r3, #0
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	371c      	adds	r7, #28
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop
 8008b00:	4f54300a 	.word	0x4f54300a

08008b04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b085      	sub	sp, #20
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	3301      	adds	r3, #1
 8008b14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b1c:	d901      	bls.n	8008b22 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b1e:	2303      	movs	r3, #3
 8008b20:	e022      	b.n	8008b68 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	691b      	ldr	r3, [r3, #16]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	daf2      	bge.n	8008b10 <USB_CoreReset+0xc>

  count = 10U;
 8008b2a:	230a      	movs	r3, #10
 8008b2c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008b2e:	e002      	b.n	8008b36 <USB_CoreReset+0x32>
  {
    count--;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	3b01      	subs	r3, #1
 8008b34:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d1f9      	bne.n	8008b30 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	691b      	ldr	r3, [r3, #16]
 8008b40:	f043 0201 	orr.w	r2, r3, #1
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b54:	d901      	bls.n	8008b5a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008b56:	2303      	movs	r3, #3
 8008b58:	e006      	b.n	8008b68 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	691b      	ldr	r3, [r3, #16]
 8008b5e:	f003 0301 	and.w	r3, r3, #1
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d0f0      	beq.n	8008b48 <USB_CoreReset+0x44>

  return HAL_OK;
 8008b66:	2300      	movs	r3, #0
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <memset>:
 8008b74:	4402      	add	r2, r0
 8008b76:	4603      	mov	r3, r0
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d100      	bne.n	8008b7e <memset+0xa>
 8008b7c:	4770      	bx	lr
 8008b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8008b82:	e7f9      	b.n	8008b78 <memset+0x4>

08008b84 <__libc_init_array>:
 8008b84:	b570      	push	{r4, r5, r6, lr}
 8008b86:	4d0d      	ldr	r5, [pc, #52]	@ (8008bbc <__libc_init_array+0x38>)
 8008b88:	2600      	movs	r6, #0
 8008b8a:	4c0d      	ldr	r4, [pc, #52]	@ (8008bc0 <__libc_init_array+0x3c>)
 8008b8c:	1b64      	subs	r4, r4, r5
 8008b8e:	10a4      	asrs	r4, r4, #2
 8008b90:	42a6      	cmp	r6, r4
 8008b92:	d109      	bne.n	8008ba8 <__libc_init_array+0x24>
 8008b94:	4d0b      	ldr	r5, [pc, #44]	@ (8008bc4 <__libc_init_array+0x40>)
 8008b96:	2600      	movs	r6, #0
 8008b98:	4c0b      	ldr	r4, [pc, #44]	@ (8008bc8 <__libc_init_array+0x44>)
 8008b9a:	f000 f817 	bl	8008bcc <_init>
 8008b9e:	1b64      	subs	r4, r4, r5
 8008ba0:	10a4      	asrs	r4, r4, #2
 8008ba2:	42a6      	cmp	r6, r4
 8008ba4:	d105      	bne.n	8008bb2 <__libc_init_array+0x2e>
 8008ba6:	bd70      	pop	{r4, r5, r6, pc}
 8008ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bac:	3601      	adds	r6, #1
 8008bae:	4798      	blx	r3
 8008bb0:	e7ee      	b.n	8008b90 <__libc_init_array+0xc>
 8008bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bb6:	3601      	adds	r6, #1
 8008bb8:	4798      	blx	r3
 8008bba:	e7f2      	b.n	8008ba2 <__libc_init_array+0x1e>
 8008bbc:	08008cb4 	.word	0x08008cb4
 8008bc0:	08008cb4 	.word	0x08008cb4
 8008bc4:	08008cb4 	.word	0x08008cb4
 8008bc8:	08008cb8 	.word	0x08008cb8

08008bcc <_init>:
 8008bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bce:	bf00      	nop
 8008bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bd2:	bc08      	pop	{r3}
 8008bd4:	469e      	mov	lr, r3
 8008bd6:	4770      	bx	lr

08008bd8 <_fini>:
 8008bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bda:	bf00      	nop
 8008bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bde:	bc08      	pop	{r3}
 8008be0:	469e      	mov	lr, r3
 8008be2:	4770      	bx	lr
