$date
	Sat Oct 12 13:20:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module testee $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1!
1#
#2
1"
1!
0#
#3
0!
1#
#4
0"
0!
0#
#5
1!
1#
