State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100001000100000000000000000
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100011001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	10001100101001100000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000000100
EX.Rs:	00011
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100111010000000000000010000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000001000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	X
MEM.Rs:	00011
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000001
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10001101001010100000000000010100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000010000
EX.Rs:	00111
EX.Rt:	01000
EX.Wrt_reg_addr:	01000
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00011
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	10001101011011000000000000011000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000010100
EX.Rs:	01001
EX.Rt:	01010
EX.Wrt_reg_addr:	01010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010000
MEM.Store_data:	X
MEM.Rs:	00111
MEM.Rt:	01000
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	10001101101011100000000000011100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000011000
EX.Rs:	01011
EX.Rt:	01100
EX.Wrt_reg_addr:	01100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	X
MEM.Rs:	01001
MEM.Rt:	01010
MEM.Wrt_reg_addr:	01010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000010000
WB.Rs:	00111
WB.Rt:	01000
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10001101111100000000000000100000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000011100
EX.Rs:	01101
EX.Rt:	01110
EX.Wrt_reg_addr:	01110
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011000
MEM.Store_data:	X
MEM.Rs:	01011
MEM.Rt:	01100
MEM.Wrt_reg_addr:	01100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000100000
WB.Rs:	01001
WB.Rt:	01010
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000100000
EX.Rs:	01111
EX.Rt:	10000
EX.Wrt_reg_addr:	10000
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011100
MEM.Store_data:	X
MEM.Rs:	01101
MEM.Rt:	01110
MEM.Wrt_reg_addr:	01110
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000001000000
WB.Rs:	01011
WB.Rt:	01100
WB.Wrt_reg_addr:	01100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	40
IF.nop:	0
ID.Instr:	00000000010001001000100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000100000
MEM.Store_data:	X
MEM.Rs:	01111
MEM.Rt:	10000
MEM.Wrt_reg_addr:	10000
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000010000000
WB.Rs:	01101
WB.Rt:	01110
WB.Wrt_reg_addr:	01110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	44
IF.nop:	0
ID.Instr:	00000000110010001001000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000001
EX.Read_data2:	00000000000000000000000000000010
EX.Imm:	X
EX.Rs:	00010
EX.Rt:	00100
EX.Wrt_reg_addr:	10001
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	01111
WB.Rt:	10000
WB.Wrt_reg_addr:	10000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	11
IF.PC:	48
IF.nop:	0
ID.Instr:	00000001010011001001100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000100
EX.Read_data2:	00000000000000000000000000010000
EX.Imm:	X
EX.Rs:	00110
EX.Rt:	01000
EX.Wrt_reg_addr:	10010
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	X
MEM.Rs:	00010
MEM.Rt:	00100
MEM.Wrt_reg_addr:	10001
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	12
IF.PC:	52
IF.nop:	0
ID.Instr:	00000001110100001010000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000100000
EX.Read_data2:	00000000000000000000000001000000
EX.Imm:	X
EX.Rs:	01010
EX.Rt:	01100
EX.Wrt_reg_addr:	10011
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	01000
MEM.Wrt_reg_addr:	10010
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00010
WB.Rt:	00100
WB.Wrt_reg_addr:	10001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	13
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000010000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	01110
EX.Rt:	10000
EX.Wrt_reg_addr:	10100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000001100000
MEM.Store_data:	X
MEM.Rs:	01010
MEM.Rt:	01100
MEM.Wrt_reg_addr:	10011
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000010100
WB.Rs:	00110
WB.Rt:	01000
WB.Wrt_reg_addr:	10010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	14
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000010000000
MEM.Store_data:	X
MEM.Rs:	01110
MEM.Rt:	10000
MEM.Wrt_reg_addr:	10100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000001100000
WB.Rs:	01010
WB.Rt:	01100
WB.Wrt_reg_addr:	10011
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	15
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000010000000
WB.Rs:	01110
WB.Rt:	10000
WB.Wrt_reg_addr:	10100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	16
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	17
IF.PC:	72
IF.nop:	0
ID.Instr:	00000010100100111010000000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	18
IF.PC:	76
IF.nop:	0
ID.Instr:	00000010010100011001000000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000010000000
EX.Read_data2:	00000000000000000000000001100000
EX.Imm:	X
EX.Rs:	10100
EX.Rt:	10011
EX.Wrt_reg_addr:	10100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	19
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011011110111101100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000010100
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	X
EX.Rs:	10010
EX.Rt:	10001
EX.Wrt_reg_addr:	10010
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000100000
MEM.Store_data:	X
MEM.Rs:	10100
MEM.Rt:	10011
MEM.Wrt_reg_addr:	10100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	20
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011010110101101000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11011
EX.Rt:	11011
EX.Wrt_reg_addr:	11011
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010001
MEM.Store_data:	X
MEM.Rs:	10010
MEM.Rt:	10001
MEM.Wrt_reg_addr:	10010
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000100000
WB.Rs:	10100
WB.Rt:	10011
WB.Wrt_reg_addr:	10100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	21
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011001110011100100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11010
EX.Rt:	11010
EX.Wrt_reg_addr:	11010
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11011
MEM.Rt:	11011
MEM.Wrt_reg_addr:	11011
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000010001
WB.Rs:	10010
WB.Rt:	10001
WB.Wrt_reg_addr:	10010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	22
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011000110001100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11001
EX.Rt:	11001
EX.Wrt_reg_addr:	11001
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11010
MEM.Rt:	11010
MEM.Wrt_reg_addr:	11010
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11011
WB.Rt:	11011
WB.Wrt_reg_addr:	11011
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	23
IF.PC:	96
IF.nop:	0
ID.Instr:	00000010100100101010000000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11000
EX.Rt:	11000
EX.Wrt_reg_addr:	11000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11001
MEM.Rt:	11001
MEM.Wrt_reg_addr:	11001
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11010
WB.Rt:	11010
WB.Wrt_reg_addr:	11010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	24
IF.PC:	X
IF.nop:	1
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	00000000000000000000000000100000
EX.Read_data2:	00000000000000000000000000010001
EX.Imm:	X
EX.Rs:	10100
EX.Rt:	10010
EX.Wrt_reg_addr:	10100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11000
MEM.Rt:	11000
MEM.Wrt_reg_addr:	11000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11001
WB.Rt:	11001
WB.Wrt_reg_addr:	11001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	25
IF.PC:	X
IF.nop:	1
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001111
MEM.Store_data:	X
MEM.Rs:	10100
MEM.Rt:	10010
MEM.Wrt_reg_addr:	10100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11000
WB.Rt:	11000
WB.Wrt_reg_addr:	11000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	26
IF.PC:	X
IF.nop:	1
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001111
WB.Rs:	10100
WB.Rt:	10010
WB.Wrt_reg_addr:	10100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	27
IF.PC:	X
IF.nop:	1
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
