Library {
  Name			  "casper_library"
  Version		  6.2
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  PostLoadFcn		  "% Stub definitions for mask variables\ndelay_depth="
"16;\nn_bits=8;\nbin_pt=7;"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Mon Aug 21 14:15:01 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "lspitler"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Sep 02 11:28:58 2009"
  ModelVersionFormat	  "1.%<AutoIncrement:698>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "casper_library"
    Location		    [88, 103, 671, 512]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Accumulators"
      Ports		      []
      Position		      [95, 290, 147, 341]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Accumulators"
	Location		[76, 146, 708, 621]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "dram_vacc"
	  Ports			  [4, 4]
	  Position		  [220, 32, 315, 133]
	  BackgroundColor	  "[1.000000, 0.501961, 0.501961]"
	  AttributesFormatString  "Vector Length: 18432"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "dram_vacc"
	  MaskDescription	  "A vector accumulator for very large vector "
"lengths using the BEE2's DRAM."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\dram_vacc\\dram_vacc.html''])')"
	  MaskPromptString	  "Vector length??(# cycles)|Use DIMM number|S"
"imulation (disables startup delay)"
	  MaskStyleString	  "edit,popup(1|2|3|4),checkbox"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "acc_length=@1;dimm_sel=@2;sim_sel=@3;"
	  MaskInitialization	  "valid_length = 36;\nset_param([gcb,'/dram']"
",'dimm',num2str(dimm_sel))\nif (sim_sel)\n    fprintf('DRAM_VACC in SIMULATIO"
"N-ONLY mode\\n\\n')\n    set_param([gcb,'/startup_delay'],'const','400')\nels"
"e \n    set_param([gcb,'/startup_delay'],'const','(2^28-1)')\nend\nfmtstr = s"
"printf('Vector Length: %d', acc_length);\nset_param(gcb, 'AttributesFormatStr"
"ing', fmtstr);\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18432|1|off"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "dram_vacc"
	    Location		    [2, 74, 1174, 704]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [15, 168, 45, 182]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [15, 208, 45, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_data"
	      Position		      [20, 273, 50, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack_RB"
	      Position		      [2195, 288, 2225, 302]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Adder"
	      Ports		      [6, 6]
	      Position		      [755, 163, 940, 357]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"Adder"
		Location		[2, 74, 1158, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "FIFO_data"
		  Position		  [65, 223, 95, 237]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_FIFO_data"
		  Position		  [860, 468, 890, 482]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dram_data"
		  Position		  [45, 538, 75, 552]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_dram_data"
		  Position		  [855, 528, 885, 542]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "ctrl_ready"
		  Position		  [65, 133, 95, 147]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "output_fifo_empty"
		  Position		  [80, 848, 110, 862]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub4"
		  Ports			  [3, 1]
		  Position		  [895, 173, 945, 207]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub5"
		  Ports			  [3, 1]
		  Position		  [895, 223, 945, 257]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub6"
		  Ports			  [3, 1]
		  Position		  [895, 273, 945, 307]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub7"
		  Ports			  [3, 1]
		  Position		  [895, 323, 945, 357]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  Ports			  [2, 1]
		  Position		  [1160, 256, 1205, 294]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1v1"
		  Ports			  [2, 1]
		  Position		  [1005, 190, 1045, 230]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat4"
		  Ports			  [2, 1]
		  Position		  [1005, 290, 1045, 330]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [585, 357, 625, 383]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [1035, 535, 1060, 555]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [1015, 465, 1040, 485]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [175, 130, 200, 150]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [2, 1]
		  Position		  [1295, 467, 1335, 503]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "on"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  From
		  Name			  "From"
		  Position		  [1705, 446, 1745, 464]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "Data"
		}
		Block {
		  BlockType		  From
		  Name			  "From1"
		  Position		  [1705, 551, 1745, 569]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "ctrl_ready"
		}
		Block {
		  BlockType		  From
		  Name			  "From2"
		  Position		  [1705, 511, 1745, 529]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "sync_ctrl"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto"
		  Position		  [1245, 265, 1295, 285]
		  GotoTag		  "Data"
		  TagVisibility		  "local"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto1"
		  Position		  [350, 175, 395, 195]
		  GotoTag		  "ctrl_ready"
		  TagVisibility		  "local"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto2"
		  Position		  [780, 865, 830, 885]
		  GotoTag		  "sync_ctrl"
		  TagVisibility		  "local"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [1155, 573, 1180, 602]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [995, 528, 1020, 557]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [1155, 483, 1180, 512]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [705, 382, 730, 448]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [705, 472, 730, 538]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [705, 562, 730, 628]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [705, 647, 730, 713]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [705, 172, 740, 188]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [705, 222, 740, 238]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret10"
		  Ports			  [1, 1]
		  Position		  [965, 292, 985, 308]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret11"
		  Ports			  [1, 1]
		  Position		  [965, 312, 985, 328]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [705, 272, 740, 288]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [705, 322, 740, 338]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [600, 407, 635, 423]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret5"
		  Ports			  [1, 1]
		  Position		  [600, 497, 635, 513]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret6"
		  Ports			  [1, 1]
		  Position		  [600, 587, 635, 603]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret7"
		  Ports			  [1, 1]
		  Position		  [600, 672, 635, 688]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret8"
		  Ports			  [1, 1]
		  Position		  [965, 192, 985, 208]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret9"
		  Ports			  [1, 1]
		  Position		  [965, 212, 985, 228]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [170, 221, 220, 239]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "128"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice15"
		  Ports			  [1, 1]
		  Position		  [615, 171, 665, 189]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "96"
		  base1			  "MSB of Input"
		  bit0			  "96"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice16"
		  Ports			  [1, 1]
		  Position		  [615, 222, 665, 238]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "-32"
		  base1			  "MSB of Input"
		  bit0			  "64"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice17"
		  Ports			  [1, 1]
		  Position		  [615, 272, 665, 288]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "32"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice18"
		  Ports			  [1, 1]
		  Position		  [615, 321, 665, 339]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [520, 406, 570, 424]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "104"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [520, 497, 570, 513]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "72"
		  base1			  "MSB of Input"
		  bit0			  "72"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [520, 587, 570, 603]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "32"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [520, 671, 570, 689]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and1"
		  Ports			  [2, 1]
		  Position		  [1325, 649, 1345, 696]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and2"
		  Ports			  [2, 1]
		  Position		  [1100, 462, 1120, 513]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and3"
		  Ports			  [2, 1]
		  Position		  [1420, 472, 1440, 523]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and4"
		  Ports			  [2, 1]
		  Position		  [1420, 552, 1440, 603]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and5"
		  Ports			  [2, 1]
		  Position		  [1420, 637, 1440, 688]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast2"
		  Ports			  [1, 1]
		  Position		  [1060, 200, 1090, 220]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "72"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast3"
		  Ports			  [1, 1]
		  Position		  [1060, 300, 1090, 320]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "72"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "even_ctrl"
		  Ports			  [4, 3]
		  Position		  [1790, 436, 1965, 579]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "even_ctrl"
		    Location		    [2, 74, 1158, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Data"
		    Position		    [65, 118, 95, 132]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [40, 513, 70, 527]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_indicator"
		    Position		    [45, 649, 80, 661]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ctrl_ready"
		    Position		    [65, 418, 95, 432]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [470, 658, 505, 672]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^18-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [470, 683, 505, 697]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [475, 630, 500, 650]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [420, 820, 445, 840]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From0"
		    Position		    [290, 326, 345, 344]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "State0"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From1"
		    Position		    [690, 331, 745, 349]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "State0"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From2"
		    Position		    [690, 416, 745, 434]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "State1"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From3"
		    Position		    [40, 686, 95, 704]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "State0"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From4"
		    Position		    [250, 821, 305, 839]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "valid_out"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From5"
		    Position		    [225, 201, 280, 219]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "ctrl_ready"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From6"
		    Position		    [385, 291, 440, 309]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "ctrl_ready"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From7"
		    Position		    [935, 381, 990, 399]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "ctrl_ready"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From8"
		    Position		    [465, 716, 520, 734]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "ctrl_ready"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From9"
		    Position		    [200, 726, 255, 744]
		    CloseFcn		    "tagdialog Close"
		    GotoTag		    "ctrl_ready"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto"
		    Position		    [540, 846, 600, 864]
		    GotoTag		    "State1"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto1"
		    Position		    [540, 791, 600, 809]
		    GotoTag		    "State0"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto2"
		    Position		    [145, 416, 205, 434]
		    GotoTag		    "ctrl_ready"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto3"
		    Position		    [1095, 451, 1155, 469]
		    GotoTag		    "valid_out"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [445, 353, 470, 367]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [362, 410, 378, 450]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter3"
		    Ports		    [1, 1]
		    Position		    [485, 792, 510, 808]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [3, 1]
		    Position		    [410, 333, 430, 387]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [3, 1]
		    Position		    [790, 329, 820, 381]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [485, 320, 505, 375]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [860, 386, 890, 439]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [3, 1]
		    Position		    [170, 648, 190, 702]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [245, 512, 265, 543]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [1025, 376, 1055, 429]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [4, 1]
		    Position		    [570, 628, 615, 727]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register5"
		    Ports		    [2, 1]
		    Position		    [300, 612, 355, 668]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dreg0"
		    Ports		    [2, 1]
		    Position		    [565, 84, 625, 251]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dreg1"
		    Ports		    [2, 1]
		    Position		    [300, 84, 360, 251]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "state"
		    Ports		    [1, 1]
		    Position		    [345, 805, 400, 855]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "vreg0"
		    Ports		    [2, 1]
		    Position		    [565, 517, 620, 573]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "vreg1"
		    Ports		    [2, 1]
		    Position		    [300, 517, 355, 573]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "output"
		    Position		    [885, 163, 915, 177]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [1110, 398, 1140, 412]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "wr_be"
		    Position		    [710, 673, 740, 687]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 210]
		    DstBlock		    "vreg0"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "dreg0"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "From6"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Goto"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "From9"
		    SrcPort		    1
		    Points		    [20, 0; 0, -80]
		    Branch {
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "vreg1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "From8"
		    SrcPort		    1
		    Points		    [20, 0; 0, -10]
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "From7"
		    SrcPort		    1
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "Goto3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "From5"
		    SrcPort		    1
		    DstBlock		    "dreg1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register5"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [35, 0; 0, -50]
		    Branch {
		    DstBlock		    "Register5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    DstBlock		    "vreg1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "wr_be"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "From3"
		    SrcPort		    1
		    Points		    [0, -20]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync_indicator"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "From4"
		    SrcPort		    1
		    DstBlock		    "state"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ctrl_ready"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Goto2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0; 0, 45]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "From2"
		    SrcPort		    1
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter3"
		    SrcPort		    1
		    DstBlock		    "Goto1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "From1"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "vreg0"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 50; -520, 0; 0, 100]
		    DstBlock		    "Logical4"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -45; 0, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "Logical1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-255, 0]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "From0"
		    SrcPort		    1
		    Points		    [45, 0; 0, 10]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "state"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dreg0"
		    SrcPort		    1
		    DstBlock		    "output"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dreg1"
		    SrcPort		    1
		    Points		    [0, -45]
		    DstBlock		    "dreg0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "vreg1"
		    SrcPort		    1
		    Points		    [0, -15; 10, 0]
		    Branch {
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [175, 0]
		    Branch {
		    Points		    [0, -175]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "vreg0"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data"
		    SrcPort		    1
		    DstBlock		    "dreg1"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "If you are in State1 \nyou are ga"
"uranteed to have\nvalid output at reg0"
		    Position		    [759, 483]
		    }
		    Annotation {
		    Name		    "When the ctrl_ready is low\nwe sh"
"ould disable everything \nand mask the critical outputs"
		    Position		    [124, 472]
		    }
		    Annotation {
		    Name		    "If we are at state0\nand we have "
"the first bunch of data\nbut not the second one,\nwe disable the first regies"
"ter till we\nget the second valid  data."
		    Position		    [177, 335]
		    }
		    Annotation {
		    Name		    "\n"
		    Position		    [202, 753]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "initializer"
		  Ports			  [5, 6]
		  Position		  [315, 769, 485, 881]
		  BackgroundColor	  "[1.000000, 0.501961, 0.501961]"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "initializer"
		    Location		    [2, 70, 1166, 700]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [165, 163, 195, 177]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_fifo_data"
		    Position		    [650, 483, 680, 497]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ctrl_ready"
		    Position		    [165, 498, 195, 512]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_output"
		    Position		    [890, 918, 920, 932]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "output_fifo_empty"
		    Position		    [165, 418, 195, 432]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [1290, 329, 1315, 351]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "34"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "6"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [540, 599, 565, 621]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "7"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [525, 764, 550, 786]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "14"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [1090, 947, 1130, 973]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "acc_length-2"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "22"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [90, 334, 115, 356]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "4"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant6"
		    Ports		    [0, 1]
		    Position		    [555, 529, 580, 551]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "4"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [1175, 810, 1195, 835]
		    Orientation		    "down"
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [1535, 750, 1560, 770]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter1"
		    Ports		    [2, 1]
		    Position		    [1230, 273, 1260, 362]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "35"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter2"
		    Ports		    [2, 1]
		    Position		    [530, 628, 565, 692]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "35"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [1130, 858, 1165, 922]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "22"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "35"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [1730, 177, 1760, 193]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [860, 497, 890, 513]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter3"
		    Ports		    [1, 1]
		    Position		    [417, 745, 433, 775]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter4"
		    Ports		    [1, 1]
		    Position		    [1465, 752, 1495, 768]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [3, 1]
		    Position		    [1485, 319, 1510, 351]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [1675, 168, 1700, 197]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [465, 362, 490, 393]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [285, 352, 310, 383]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [105, 377, 130, 408]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [1340, 773, 1365, 802]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [1125, 298, 1150, 342]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [1055, 558, 1080, 587]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [3, 1]
		    Position		    [465, 675, 490, 705]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [1060, 418, 1085, 447]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [3, 1]
		    Position		    [940, 484, 965, 526]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [1055, 638, 1080, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [1055, 888, 1080, 917]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [1360, 308, 1410, 352]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational2"
		    Ports		    [3, 1]
		    Position		    [655, 638, 705, 682]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational3"
		    Ports		    [3, 1]
		    Position		    [625, 768, 675, 812]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational4"
		    Ports		    [3, 1]
		    Position		    [1245, 883, 1295, 927]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [3, 1]
		    Position		    [660, 543, 710, 587]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice19"
		    Ports		    [1, 1]
		    Position		    [1360, 271, 1405, 289]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge"
		    Ports		    [1, 1]
		    Position		    [1080, 158, 1125, 182]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge1"
		    Ports		    [1, 1]
		    Position		    [435, 633, 480, 657]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge1"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge2"
		    Ports		    [1, 1]
		    Position		    [740, 648, 785, 672]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge2"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge3"
		    Ports		    [1, 1]
		    Position		    [735, 778, 780, 802]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge3"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge4"
		    Ports		    [1, 1]
		    Position		    [240, 308, 285, 332]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge4"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge5"
		    Ports		    [1, 1]
		    Position		    [740, 553, 785, 577]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge5"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg1"
		    Ports		    [3, 1]
		    Position		    [1555, 295, 1600, 365]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg2"
		    Ports		    [3, 1]
		    Position		    [850, 755, 895, 825]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg3"
		    Ports		    [2, 1]
		    Position		    [445, 194, 490, 241]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg4"
		    Ports		    [3, 1]
		    Position		    [1405, 737, 1440, 783]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg5"
		    Ports		    [3, 1]
		    Position		    [335, 294, 375, 346]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg6"
		    Ports		    [2, 1]
		    Position		    [170, 331, 210, 384]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "1"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "mask_regular_valid"
		    Position		    [1820, 178, 1850, 192]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "fake_valid"
		    Position		    [1850, 393, 1880, 407]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [1130, 648, 1160, 662]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "mask_dram_data"
		    Position		    [1605, 753, 1635, 767]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "speciall_dram_ack"
		    Position		    [560, 373, 590, 387]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_ctrl"
		    Position		    [1125, 568, 1155, 582]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "sync_ctrl"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "posedge5"
		    SrcPort		    1
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    DstBlock		    "posedge5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant6"
		    SrcPort		    1
		    Points		    [30, 0; 0, 10]
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [185, 0]
		    Branch {
		    Points		    [660, 0]
		    Branch {
		    Points		    [0, 45; 600, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 35]
		    Branch {
		    Points		    [0, 25]
		    Branch {
		    Points		    [0, 415]
		    DstBlock		    "posedge1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "reg3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "reg3"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    Points		    [0, 150]
		    DstBlock		    "posedge4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "posedge"
		    SrcPort		    1
		    Points		    [85, 0]
		    Branch {
		    Points		    [310, 0; 0, 135]
		    Branch {
		    DstBlock		    "reg1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "reg1"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60; -605, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "fake_valid"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [50, 0; 0, 20]
		    Branch {
		    Points		    [0, 80; 265, 0]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Counter1"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Slice19"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg1"
		    SrcPort		    1
		    Points		    [30, 0; 0, -155]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    Points		    [30, 0; 0, 5]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ctrl_ready"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 175]
		    Branch {
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40; 335, 0]
		    Branch {
		    Points		    [0, -45; 40, 0]
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Relational5"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Relational2"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [0, 85]
		    Branch {
		    DstBlock		    "Relational3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "reg1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "mask_regular_valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "posedge1"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    DstBlock		    "Counter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140; 315, 0]
		    Branch {
		    Points		    [0, 285]
		    DstBlock		    "reg2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 0]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Counter2"
		    SrcPort		    1
		    Points		    [0, 0; 30, 0]
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Relational3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [10, 0; 0, 35]
		    DstBlock		    "Relational2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "posedge2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational3"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    DstBlock		    "posedge3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30; -275, 0]
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [-335, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "posedge3"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "reg2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "reg2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "reg2"
		    SrcPort		    1
		    Points		    [10, 0; 0, -270]
		    DstBlock		    "Logical7"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_fifo_data"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [75, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [15, 0; 0, -15]
		    DstBlock		    "Counter2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter3"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    Branch {
		    DstBlock		    "reg4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "posedge2"
		    SrcPort		    1
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg3"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [495, 0; 0, 360]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 40; -440, 0; 0, 125]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, -125; 75, 0]
		    Branch {
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "valid_output"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    DstBlock		    "Relational4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    Points		    [70, 0; 0, -55]
		    DstBlock		    "Relational4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg4"
		    SrcPort		    1
		    DstBlock		    "Inverter4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter4"
		    SrcPort		    1
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "posedge4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "reg5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg5"
		    SrcPort		    1
		    Points		    [35, 0; 0, 50]
		    Branch {
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 330]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "output_fifo_empty"
		    SrcPort		    1
		    Points		    [0, 0; 65, 0]
		    Branch {
		    Points		    [50, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "speciall_dram_ack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [0, -35]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "reg5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "reg5"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "reg6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    Points		    [10, 0; 0, -25]
		    DstBlock		    "reg6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg6"
		    SrcPort		    1
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    Points		    [15, 0; 0, -15]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "reg4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "reg4"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Relational4"
		    SrcPort		    1
		    Points		    [10, 0; 0, -110]
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    DstBlock		    "mask_dram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice19"
		    SrcPort		    1
		    Points		    [55, 0; 0, 45]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [0, 80]
		    DstBlock		    "Relational4"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "Goes high when DRAM \nbuffer is e"
"mpty"
		    Position		    [350, 287]
		    }
		    Annotation {
		    Name		    "If sync is high I have to mask re"
"gular valid for a period of time\nwithin this period I will provide 36 fake v"
"alid dram datas to the adder and there after I'm back to \nregular process. "
		    Position		    [1264, 43]
		    }
		    Annotation {
		    Name		    "If this register is equal to 1 I "
"am \nin the initialization interval"
		    Position		    [1815, 251]
		    }
		    Annotation {
		    Name		    "I removed one \"and\" \nfrom here"
" temp"
		    Position		    [1167, 269]
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_sync"
		  Ports			  [1, 1]
		  Position		  [160, 301, 210, 319]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "output"
		  Position		  [2010, 458, 2040, 472]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_output"
		  Position		  [2015, 503, 2045, 517]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync"
		  Position		  [790, 808, 820, 822]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ack_dram_data"
		  Position		  [1570, 658, 1600, 672]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ack_FIFO_data"
		  Position		  [1565, 573, 1595, 587]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "wr_be"
		  Position		  [2015, 548, 2045, 562]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "From2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 5]
		  DstBlock		  "even_ctrl"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  6
		  DstBlock		  "Goto2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "even_ctrl"
		  SrcPort		  3
		  DstBlock		  "wr_be"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From1"
		  SrcPort		  1
		  DstBlock		  "even_ctrl"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "From"
		  SrcPort		  1
		  DstBlock		  "even_ctrl"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  DstBlock		  "Goto"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "even_ctrl"
		  SrcPort		  2
		  DstBlock		  "valid_output"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "even_ctrl"
		  SrcPort		  1
		  DstBlock		  "output"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice15"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice16"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice17"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice18"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, -225]
		  DstBlock		  "AddSub4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [30, 0; 0, -265]
		  DstBlock		  "AddSub5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [40, 0; 0, -305]
		  DstBlock		  "AddSub6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [50, 0; 0, -340]
		  DstBlock		  "AddSub7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub5"
		  SrcPort		  1
		  DstBlock		  "Reinterpret9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub6"
		  SrcPort		  1
		  DstBlock		  "Reinterpret10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub7"
		  SrcPort		  1
		  DstBlock		  "Reinterpret11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat1v1"
		  SrcPort		  1
		  DstBlock		  "cast2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cast2"
		  SrcPort		  1
		  Points		  [5, 0; 0, 55]
		  DstBlock		  "Concat1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat4"
		  SrcPort		  1
		  DstBlock		  "cast3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cast3"
		  SrcPort		  1
		  Points		  [5, 0; 0, -25]
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "FIFO_data"
		  SrcPort		  1
		  Points		  [0, 0; 45, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice_sync"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ctrl_ready"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "valid_FIFO_data"
		  SrcPort		  1
		  Points		  [0, 0; 75, 0]
		  Branch {
		    Points		    [0, 280; -705, 0; 0, 40; 35, 0]
		    DstBlock		    "initializer"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dram_data"
		  SrcPort		  1
		  Points		  [420, 0]
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [365, 0]
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Slice15"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice16"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50; 0, 0]
		    Branch {
		    DstBlock		    "Slice17"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice18"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "slice_sync"
		  SrcPort		  1
		  Points		  [20, 0; 0, 465; 65, 0]
		  DstBlock		  "initializer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "and2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "and2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 185]
		    DstBlock		    "and1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    Points		    [575, 0; 0, 60]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "AddSub6"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "AddSub7"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 70; 370, 0; 0, 75]
		    Branch {
		    Points		    [0, 70; 155, 0]
		    Branch {
		    Points		    [0, -55]
		    DstBlock		    "and3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "and4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "and5"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "AddSub5"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "AddSub4"
		    DstPort		    3
		    }
		  }
		  Branch {
		    Points		    [0, 45]
		    Branch {
		    Points		    [0, 630; 15, 0]
		    DstBlock		    "initializer"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Goto1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "and3"
		  SrcPort		  1
		  Points		  [40, 0; 0, -10]
		  DstBlock		  "even_ctrl"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "valid_dram_data"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  1
		  Points		  [490, 0]
		  DstBlock		  "Logical3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  2
		  Points		  [645, 0; 0, -200]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "and3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "and4"
		  SrcPort		  1
		  DstBlock		  "ack_FIFO_data"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "and2"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  3
		  DstBlock		  "sync"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  DstBlock		  "Reinterpret7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  4
		  Points		  [195, 0; 0, -175]
		  Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [30, 0; 0, 65]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "output_fifo_empty"
		  SrcPort		  1
		  Points		  [185, 0]
		  DstBlock		  "initializer"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  5
		  Points		  [790, 0; 0, -170]
		  DstBlock		  "and1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 420; -920, 0; 0, -75]
		    DstBlock		    "initializer"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "and5"
		  SrcPort		  1
		  DstBlock		  "ack_dram_data"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "and1"
		  SrcPort		  1
		  DstBlock		  "and5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "and4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "AddSub4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "AddSub5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "AddSub6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "AddSub7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret5"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret6"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret7"
		  SrcPort		  1
		  DstBlock		  "Mux3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret8"
		  SrcPort		  1
		  DstBlock		  "Concat1v1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret9"
		  SrcPort		  1
		  DstBlock		  "Concat1v1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret10"
		  SrcPort		  1
		  DstBlock		  "Concat4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret11"
		  SrcPort		  1
		  DstBlock		  "Concat4"
		  DstPort		  2
		}
		Annotation {
		  Position		  [1084, 565]
		}
		Annotation {
		  Name			  "sync is delayed one less than data,"
"\ntherefore we can tag sync to current data rather than \none before the data"
		  Position		  [274, 79]
		}
		Annotation {
		  Name			  "Initializer Tasks:\n1-wait a few cy"
"cles for the piple line to emtpy \nits valid data's\n2-Initializer the contro"
"ller by sending a sync to it\nvalid should be low\n3-After we are sure contro"
"ller is initialized we have to \ncontinue with the following:\nI-mask dram da"
"ta for one full spectrum\nII-provide 36 fake valids for your pipeline"
		  Position		  [144, 657]
		}
		Annotation {
		  Name			  "When mask_dram_data is equal to one"
" \nI am passing zeros instead of dram data."
		  Position		  [400, 733]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "C1"
	      Ports		      [0, 1]
	      Position		      [1735, 140, 1760, 150]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [155, 165, 185, 205]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [180, 266, 220, 284]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "28"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [2135, 330, 2155, 355]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [80, 165, 105, 185]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [1925, 510, 1945, 535]
	      Orientation	      "down"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      Ports		      [1, 1]
	      Position		      [2255, 285, 2280, 305]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [360, 328, 395, 362]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "28"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [2, 1]
	      Position		      [1235, 182, 1275, 218]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "on"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [2, 1]
	      Position		      [1235, 287, 1275, 323]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "on"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [2235, 469, 2270, 491]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [2050, 278, 2075, 292]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      Ports		      [1, 1]
	      Position		      [485, 232, 515, 248]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [2105, 273, 2130, 317]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [580, 234, 615, 256]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [1435, 337, 1455, 368]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [80, 85, 100, 105]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [180, 96, 200, 129]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [2, 1]
	      Position		      [225, 196, 245, 229]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "RB_reg"
	      Ports		      [6, 4]
	      Position		      [2325, 159, 2450, 341]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "valid_length|acc_length"
	      System {
		Name			"RB_reg"
		Location		[2, 74, 1174, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "dram_data"
		  Position		  [120, 118, 150, 132]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_tag"
		  Position		  [20, 228, 50, 242]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_valid"
		  Position		  [15, 313, 45, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dram_rd_ack"
		  Position		  [20, 428, 50, 442]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "ack_RB"
		  Position		  [80, 488, 110, 502]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "RB_active"
		  Position		  [80, 558, 110, 572]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [430, 97, 480, 148]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [185, 555, 205, 575]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [835, 205, 855, 225]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert4"
		  Ports			  [1, 1]
		  Position		  [180, 310, 200, 330]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  Ports			  [1, 1]
		  Position		  [120, 425, 140, 445]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [325, 205, 365, 245]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  Ports			  [1, 1]
		  Position		  [785, 204, 820, 226]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [245, 252, 275, 308]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [4, 1]
		  Position		  [335, 329, 365, 386]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [880, 208, 905, 237]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [615, 373, 640, 402]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [3, 1]
		  Position		  [700, 306, 745, 354]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [750, 204, 765, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [280, 76, 325, 104]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "64"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "72"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [280, 136, 325, 164]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "64"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [120, 221, 165, 249]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "74"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [105, 366, 150, 394]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Trickle_FWFT"
		  Ports			  [4, 4]
		  Position		  [645, 109, 730, 231]
		  BackgroundColor	  "yellow"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Depth"
		  MaskStyleString	  "popup(16|32|64|128|256|512|1K|2K|4K"
"|8K|16K|32K|64K)"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "depth=&1;"
		  MaskInitialization	  "cursys = gcb ; \nset_param([cursys,"
" '/FIFO'], 'depth', depth);\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "16"
		  System {
		    Name		    "Trickle_FWFT"
		    Location		    [2, 74, 1014, 699]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [80, 178, 110, 192]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    Position		    [40, 198, 70, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ack"
		    Position		    [60, 223, 90, 237]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 313, 50, 327]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [360, 136, 385, 154]
		    Orientation		    "left"
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [825, 206, 855, 224]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FIFO"
		    Ports		    [4, 4]
		    Position		    [350, 170, 410, 260]
		    SourceBlock		    "xbsIndex_r3/FIFO"
		    SourceType		    "Xilinx Synchronous FIFO"
		    depth		    "16"
		    percent_nbits	    "1"
		    store_only_valid	    "on"
		    init_zero		    "on"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    use_almost_empty	    "off"
		    almost_empty_offset	    "6"
		    use_almost_full	    "off"
		    almost_full_offset	    "6"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mem_type		    "Block RAM"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter3"
		    Ports		    [1, 1]
		    Position		    [765, 207, 805, 223]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [225, 213, 250, 237]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "not_valid"
		    Ports		    [3, 1]
		    Position		    [540, 196, 585, 234]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "1"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "data_out"
		    Position		    [770, 178, 800, 192]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [900, 208, 930, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "full"
		    Position		    [465, 238, 495, 252]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "%full"
		    Position		    [440, 213, 470, 227]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FIFO"
		    SrcPort		    3
		    Points		    [10, 0]
		    DstBlock		    "%full"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [-145, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "not_valid"
		    SrcPort		    1
		    Points		    [0, 0; 85, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0; 65, 0]
		    Branch {
		    Points		    [0, 65; 205, 0]
		    DstBlock		    "not_valid"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "FIFO"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [0, -70; 275, 0]
		    Branch {
		    Points		    [0, 55; 175, 0; 0, -90]
		    DstBlock		    "not_valid"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "FIFO"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter3"
		    SrcPort		    1
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FIFO"
		    SrcPort		    4
		    Points		    [0, 0]
		    DstBlock		    "full"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FIFO"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "data_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ack"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FIFO"
		    SrcPort		    2
		    DstBlock		    "not_valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "FIFO"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "FIFO"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "The real depth of this module is "
"depth+1. \nThe valid signal will go high with one cycle delay."
		    Position		    [451, 355]
		    }
		    Annotation {
		    Name		    "We needed a FIFO which brings the"
" valid data automatically to the output. \nThe regular XILINX Fifos are not F"
"WFT (First Word Fall Through). \nWe tried to make one but it was really hard "
"to make one agreeing with the exact specs.\nThis module which we have named i"
"t Trickle_FWFT Fifo works very similiarly with minor \ndifferences which serv"
"ers our purpose here in the DRAM VACC module. "
		    Position		    [462, 64]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Ports			  [1, 1]
		  Position		  [275, 553, 320, 577]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [940, 118, 970, 132]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [940, 148, 970, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ack_dram"
		  Position		  [440, 218, 470, 232]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "en_addr_gen"
		  Position		  [960, 218, 990, 232]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "rd_tag"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 145]
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "rd_valid"
		  SrcPort		  1
		  DstBlock		  "Convert4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "ack_dram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dram_rd_ack"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [135, 0; 0, -205; 65, 0]
		  Branch {
		    DstBlock		    "Trickle_FWFT"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 160; 100, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register"
		    DstPort		    3
		    }
		  }
		}
		Line {
		  SrcBlock		  "RB_active"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  Points		  [85, 0; 0, -85]
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [85, 0]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [85, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "dram_data"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -200]
		    DstBlock		    "Logical2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "ack_RB"
		  SrcPort		  1
		  Points		  [415, 0; 0, -310]
		  DstBlock		  "Trickle_FWFT"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Trickle_FWFT"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [225, 0; 0, -185]
		  Branch {
		    Points		    [0, -165]
		    DstBlock		    "Trickle_FWFT"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "Logical4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trickle_FWFT"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Trickle_FWFT"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Trickle_FWFT"
		  SrcPort		  4
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "en_addr_gen"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 195; -315, 0]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [115, 0]
		  DstBlock		  "Logical3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [35, 0; 0, -60]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert4"
		  SrcPort		  1
		  Points		  [10, 0; 0, -25]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [35, 0; 0, 30]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
		Annotation {
		  Name			  "if this is high it means data is a "
"RB data"
		  Position		  [159, 203]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [505, 343, 530, 372]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register5"
	      Ports		      [2, 1]
	      Position		      [130, 88, 165, 117]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register6"
	      Ports		      [2, 1]
	      Position		      [270, 168, 305, 197]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register7"
	      Ports		      [2, 1]
	      Position		      [270, 208, 305, 237]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [445, 338, 475, 367]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [2010, 277, 2035, 293]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Trickle_FWFT"
	      Ports		      [4, 4]
	      Position		      [370, 164, 455, 286]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Depth"
	      MaskStyleString	      "popup(16|32|64|128|256|512|1K|2K|4K|8K|"
"16K|32K|64K)"
	      MaskTunableValueString  "off"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "depth=&1;"
	      MaskInitialization      "cursys = gcb ; \nset_param([cursys, '/F"
"IFO'], 'depth', depth);\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "512"
	      System {
		Name			"Trickle_FWFT"
		Location		[2, 74, 1014, 699]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [80, 178, 110, 192]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "we"
		  Position		  [40, 198, 70, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "ack"
		  Position		  [60, 223, 90, 237]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  Position		  [20, 313, 50, 327]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [360, 136, 385, 154]
		  Orientation		  "left"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [620, 206, 650, 224]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [135, 221, 165, 239]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FIFO"
		  Ports			  [4, 4]
		  Position		  [350, 170, 410, 260]
		  SourceBlock		  "xbsIndex_r3/FIFO"
		  SourceType		  "Xilinx Synchronous FIFO"
		  depth			  "512"
		  percent_nbits		  "1"
		  store_only_valid	  "on"
		  init_zero		  "on"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "on"
		  en			  "off"
		  use_almost_empty	  "off"
		  almost_empty_offset	  "6"
		  use_almost_full	  "off"
		  almost_full_offset	  "6"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mem_type		  "Block RAM"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [765, 207, 805, 223]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [225, 213, 250, 237]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "not_valid"
		  Ports			  [3, 1]
		  Position		  [540, 196, 585, 234]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "1"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [770, 178, 800, 192]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [900, 208, 930, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "full"
		  Position		  [465, 238, 495, 252]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "%full"
		  Position		  [440, 213, 470, 227]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  3
		  Points		  [10, 0]
		  DstBlock		  "%full"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [-145, 0]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "not_valid"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [0, 0; 65, 0]
		  Branch {
		    Points		    [0, 65; 205, 0]
		    DstBlock		    "not_valid"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "FIFO"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "reset"
		  SrcPort		  1
		  Points		  [0, -70; 275, 0]
		  Branch {
		    Points		    [0, 55; 175, 0; 0, -90]
		    DstBlock		    "not_valid"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -5]
		    DstBlock		    "FIFO"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  4
		  Points		  [0, 0]
		  DstBlock		  "full"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ack"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  2
		  DstBlock		  "not_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "we"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "FIFO"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "FIFO"
		  DstPort		  1
		}
		Annotation {
		  Name			  "The real depth of this module is de"
"pth+1. \nThe valid signal will go high with one cycle delay."
		  Position		  [451, 355]
		}
		Annotation {
		  Name			  "We needed a FIFO which brings the v"
"alid data automatically to the output. \nThe regular XILINX Fifos are not FWF"
"T (First Word Fall Through). \nWe tried to make one but it was really hard to"
" make one agreeing with the exact specs.\nThis module which we have named it "
"Trickle_FWFT Fifo works very similiarly with minor \ndifferences which server"
"s our purpose here in the DRAM VACC module. "
		  Position		  [462, 64]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ctrl_unit"
	      Ports		      [3, 6]
	      Position		      [1190, 12, 1320, 128]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Burst Length?|Accumulation length?"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "burst_length=@1;acc_length=@2;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "valid_length|acc_length"
	      MaskTabNameString	      ","
	      System {
		Name			"ctrl_unit"
		Location		[2, 74, 1158, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "valid_data"
		  Position		  [35, 263, 65, 277]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 358, 65, 372]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en_RB_addr"
		  Position		  [175, 543, 205, 557]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  Ports			  [3, 1]
		  Position		  [1430, 259, 1455, 311]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [1335, 275, 1360, 295]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "30"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [145, 454, 175, 476]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "v"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [335, 157, 360, 193]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [935, 123, 955, 227]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [1250, 63, 1270, 167]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "RB_active_or_finish"
		  Ports			  [2, 1]
		  Position		  [710, 638, 910, 742]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "RB_active_or_finish"
		    Location		    [134, 306, 1059, 658]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "enable_rb_addr"
		    Position		    [285, 25, 315, 40]
		    Orientation		    "down"
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [340, 185, 390, 205]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "acc_length/2"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "32"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter1"
		    Ports		    [2, 1]
		    Position		    [335, 112, 385, 163]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "32"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "2*burst_length-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter6"
		    Ports		    [1, 1]
		    Position		    [735, 88, 765, 102]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter9"
		    Ports		    [1, 1]
		    Position		    [700, 223, 730, 237]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [3, 1]
		    Position		    [815, 82, 845, 148]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical14"
		    Ports		    [2, 1]
		    Position		    [360, 255, 385, 295]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [540, 120, 565, 160]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational3"
		    Ports		    [2, 1]
		    Position		    [440, 128, 490, 172]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start"
		    Ports		    [2, 1]
		    Position		    [145, 285, 190, 325]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start1"
		    Ports		    [2, 1]
		    Position		    [465, 255, 510, 295]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start2"
		    Ports		    [3, 1]
		    Position		    [630, 75, 675, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rb_active"
		    Position		    [870, 108, 900, 122]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "system_start"
		    SrcPort		    1
		    Points		    [150, 0]
		    DstBlock		    "Logical14"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "system_start2"
		    SrcPort		    1
		    DstBlock		    "Inverter6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter1"
		    SrcPort		    1
		    DstBlock		    "Relational3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -35]
		    DstBlock		    "Relational3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [30, 0; 0, -30]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "system_start2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "system_start2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Relational3"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter6"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical14"
		    SrcPort		    1
		    Points		    [0, 0; 45, 0]
		    Branch {
		    Points		    [0, -10]
		    DstBlock		    "system_start1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 10]
		    DstBlock		    "system_start1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "system_start1"
		    SrcPort		    1
		    Points		    [265, 0; 0, -160]
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter9"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "Logical13"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "enable_rb_addr"
		    SrcPort		    1
		    Points		    [0, 0; 0, 15]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Counter1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [225, 0]
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 135]
		    Branch {
		    DstBlock		    "Inverter9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 35; 45, 0]
		    Branch {
		    DstBlock		    "Logical14"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "system_start"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "system_start"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Branch {
		    Points		    [245, 0]
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "system_start2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "rb_active"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "address_gen_vacc_DRAM"
		  Ports			  [3, 3]
		  Position		  [735, 150, 850, 310]
		  BackgroundColor	  "[1.000000, 0.501961, 0.000000]"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Accumulation length?|Valid period l"
"ength?"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "acc_length=@1;valid_length=@2;"
		  MaskInitialization	  "address_gen_vacc_v2_mask;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "acc_length|burst_length"
		  MaskTabNameString	  ","
		  System {
		    Name		    "address_gen_vacc_DRAM"
		    Location		    [295, 108, 1196, 962]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 63, 60, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "read_en"
		    Position		    [30, 113, 60, 127]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "write_en"
		    Position		    [30, 163, 60, 177]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "and0"
		    Ports		    [2, 1]
		    Position		    [65, 250, 85, 270]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "block_counter"
		    Ports		    [1, 1]
		    Position		    [95, 43, 145, 97]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "blockCountBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "2^blockCountBits-1"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cast0"
		    Ports		    [1, 1]
		    Position		    [395, 150, 425, 170]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cast1"
		    Ports		    [1, 1]
		    Position		    [395, 450, 425, 470]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "compare"
		    Ports		    [2, 1]
		    Position		    [445, 502, 485, 553]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "compare1"
		    Ports		    [2, 1]
		    Position		    [265, 250, 295, 290]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat0"
		    Ports		    [2, 1]
		    Position		    [245, 101, 295, 154]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat1"
		    Ports		    [2, 1]
		    Position		    [245, 341, 295, 394]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat2"
		    Ports		    [7, 1]
		    Position		    [595, 15, 635, 165]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "7"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat3"
		    Ports		    [7, 1]
		    Position		    [595, 310, 635, 460]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "7"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const0"
		    Ports		    [0, 1]
		    Position		    [445, 192, 475, 208]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "5"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const1"
		    Ports		    [0, 1]
		    Position		    [445, 212, 475, 228]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const10"
		    Ports		    [0, 1]
		    Position		    [45, 343, 65, 367]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "valid_length/2"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const11"
		    Ports		    [0, 1]
		    Position		    [95, 363, 115, 387]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "acc_length/2-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const4"
		    Ports		    [0, 1]
		    Position		    [345, 570, 385, 590]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "acc_length/2-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "or0"
		    Ports		    [2, 1]
		    Position		    [65, 200, 85, 220]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "read_counter"
		    Ports		    [4, 1]
		    Position		    [115, 241, 165, 294]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "on"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice0"
		    Ports		    [1, 1]
		    Position		    [345, 150, 375, 170]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "colCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    Ports		    [1, 1]
		    Position		    [345, 90, 375, 110]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits+blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice10"
		    Ports		    [1, 1]
		    Position		    [445, 350, 475, 370]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice11"
		    Ports		    [1, 1]
		    Position		    [445, 300, 475, 320]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits-2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice12"
		    Ports		    [1, 1]
		    Position		    [515, 15, 545, 35]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice13"
		    Ports		    [1, 1]
		    Position		    [515, 60, 545, 80]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockCountBits-3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice14"
		    Ports		    [1, 1]
		    Position		    [495, 300, 525, 320]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice15"
		    Ports		    [1, 1]
		    Position		    [495, 360, 525, 380]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockCountBits-3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    Ports		    [1, 1]
		    Position		    [395, 90, 425, 110]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    Ports		    [1, 1]
		    Position		    [395, 50, 425, 70]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    Ports		    [1, 1]
		    Position		    [445, 50, 475, 70]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice5"
		    Ports		    [1, 1]
		    Position		    [445, 15, 475, 35]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits-2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice6"
		    Ports		    [1, 1]
		    Position		    [345, 450, 375, 470]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "colCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice7"
		    Ports		    [1, 1]
		    Position		    [345, 390, 375, 410]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits+blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice8"
		    Ports		    [1, 1]
		    Position		    [395, 400, 425, 420]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice9"
		    Ports		    [1, 1]
		    Position		    [395, 350, 425, 370]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "write_counter"
		    Ports		    [2, 1]
		    Position		    [95, 141, 145, 194]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_length/2-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "write_addr"
		    Position		    [765, 100, 795, 120]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "read_addr"
		    Position		    [765, 150, 795, 170]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "end_masking"
		    Position		    [565, 500, 595, 520]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "and0"
		    SrcPort		    1
		    DstBlock		    "read_counter"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "compare1"
		    SrcPort		    1
		    DstBlock		    "and0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "or0"
		    SrcPort		    1
		    DstBlock		    "read_counter"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "read_en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "and0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "or0"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "slice11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice15"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice14"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice13"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "concat3"
		    SrcPort		    1
		    DstBlock		    "read_addr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice9"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice10"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice6"
		    SrcPort		    1
		    DstBlock		    "cast1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "concat2"
		    SrcPort		    1
		    DstBlock		    "write_addr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice0"
		    SrcPort		    1
		    DstBlock		    "cast0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat0"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "const11"
		    SrcPort		    1
		    DstBlock		    "compare1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "compare"
		    SrcPort		    1
		    DstBlock		    "end_masking"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "const4"
		    SrcPort		    1
		    DstBlock		    "compare"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "read_counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "compare1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "concat1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "write_counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "compare"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "concat0"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "block_counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "concat1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "concat0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "write_en"
		    SrcPort		    1
		    DstBlock		    "write_counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "const10"
		    SrcPort		    1
		    DstBlock		    "read_counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "or0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "block_counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "read_counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "write_counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "cast1"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "slice14"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "slice8"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "slice15"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "slice10"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "slice7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "const0"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "concat3"
		    DstPort		    7
		    }
		    Branch {
		    DstBlock		    "concat2"
		    DstPort		    7
		    }
		    }
		    Line {
		    SrcBlock		    "cast0"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "slice12"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "slice13"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "const1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "concat3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "concat2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmd_gen"
		  Ports			  [2, 7]
		  Position		  [150, 219, 295, 411]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "cmd_gen"
		    Location		    [2, 74, 1174, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "valid_data"
		    Position		    [15, 138, 45, 152]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 223, 50, 237]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [420, 135, 470, 155]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "burst_length-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [405, 385, 455, 405]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "burst_length-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [410, 465, 460, 485]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2*burst_length+2-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [1520, 440, 1555, 460]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^18-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [415, 15, 465, 35]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2*burst_length"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [200, 280, 225, 300]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "31"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [2, 1]
		    Position		    [645, 215, 685, 250]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "on"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [295, 432, 335, 468]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [1110, 522, 1135, 558]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [195, 219, 225, 241]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [380, 440, 410, 460]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [725, 173, 755, 187]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter3"
		    Ports		    [1, 1]
		    Position		    [725, 318, 755, 332]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter4"
		    Ports		    [1, 1]
		    Position		    [890, 458, 920, 472]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter5"
		    Ports		    [1, 1]
		    Position		    [715, 510, 745, 530]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter8"
		    Ports		    [1, 1]
		    Position		    [758, 85, 772, 115]
		    Orientation		    "down"
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [795, 218, 820, 247]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [3, 1]
		    Position		    [795, 165, 820, 195]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [960, 456, 985, 489]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [145, 272, 170, 303]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [1015, 465, 1040, 505]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical15"
		    Ports		    [2, 1]
		    Position		    [75, 137, 100, 168]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [1070, 520, 1095, 560]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [3, 1]
		    Position		    [600, 421, 625, 479]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [305, 148, 330, 177]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [305, 193, 330, 222]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [375, 247, 400, 278]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [890, 172, 915, 203]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [890, 227, 915, 258]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [3, 1]
		    Position		    [520, 138, 570, 182]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [3, 1]
		    Position		    [520, 388, 570, 432]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational2"
		    Ports		    [3, 1]
		    Position		    [520, 468, 570, 512]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational4"
		    Ports		    [3, 1]
		    Position		    [520, 18, 570, 62]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [520, 216, 560, 234]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmd_counter"
		    Ports		    [2, 1]
		    Position		    [415, 197, 465, 248]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "2*burst_length+2-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start"
		    Ports		    [2, 1]
		    Position		    [280, 590, 325, 630]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re_addr_en"
		    Position		    [955, 183, 985, 197]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "wr_addr_en"
		    Position		    [955, 238, 985, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "RWn"
		    Position		    [1685, 318, 1715, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cmd_valid"
		    Position		    [1610, 533, 1640, 547]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ready"
		    Position		    [790, 513, 820, 527]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rb_addr_en"
		    Position		    [860, 33, 890, 47]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "wr_be"
		    Position		    [1605, 443, 1635, 457]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "cmd_valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "wr_be"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 30, 0]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 220; 150, 0]
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 150]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "system_start"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "system_start"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "cmd_counter"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -120]
		    DstBlock		    "Relational4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 185]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Relational2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115; 80, 0; 0, 125]
		    DstBlock		    "Inverter4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [115, 0; 0, 20]
		    Branch {
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 165; 105, 0]
		    Branch {
		    Points		    [0, 155]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10; 90, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Relational2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -20]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_data"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical15"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Inverter5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -85; -385, 0; 0, -45]
		    Branch {
		    Points		    [0, -150]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [-125, 0]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [10, 0; 0, 70]
		    DstBlock		    "cmd_counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "system_start"
		    SrcPort		    1
		    Points		    [670, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter3"
		    SrcPort		    1
		    DstBlock		    "RWn"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter4"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter5"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "ready"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 35; -695, 0]
		    DstBlock		    "Logical15"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [0, 0; 120, 0]
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [505, 0; 5, 0]
		    Branch {
		    Points		    [0, -40]
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -55]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 300; 195, 0]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    DstBlock		    "cmd_counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [0, 0; 60, 0]
		    Branch {
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [0, 0; 90, 0]
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "Relational2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Relational4"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [120, 0; 0, -25]
		    DstBlock		    "Delay"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    DstBlock		    "Relational4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational4"
		    SrcPort		    1
		    Points		    [0, 0; 190, 0]
		    Branch {
		    DstBlock		    "Inverter8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "rb_addr_en"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter8"
		    SrcPort		    1
		    Points		    [0, 70]
		    DstBlock		    "Logical1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Logical15"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "re_addr_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "wr_addr_en"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "latch_rb_enable"
		  Ports			  [3, 2]
		  Position		  [395, 507, 500, 593]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "latch_rb_enable"
		    Location		    [2, 74, 1174, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [50, 38, 80, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rb_addr_enable"
		    Position		    [30, 228, 60, 242]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "negedge"
		    Position		    [135, 128, 165, 142]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter5"
		    Ports		    [1, 1]
		    Position		    [210, 179, 235, 191]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [120, 180, 145, 220]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [325, 170, 350, 210]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [445, 203, 475, 252]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [275, 164, 300, 191]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start3"
		    Ports		    [2, 1]
		    Position		    [385, 178, 420, 222]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "inc_addr_en"
		    Position		    [590, 223, 620, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cmd_tag"
		    Position		    [515, 133, 545, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "system_start3"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "cmd_tag"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "system_start3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50; -100, 0]
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 145]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rb_addr_enable"
		    SrcPort		    1
		    Points		    [40, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "negedge"
		    SrcPort		    1
		    Points		    [20, 0; 0, 50]
		    Branch {
		    DstBlock		    "Inverter5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55; 175, 0]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "system_start3"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "inc_addr_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter5"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "negedge"
		  Ports			  [1, 1]
		  Position		  [343, 410, 367, 455]
		  Orientation		  "down"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "negedge"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [150, 73, 200, 107]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "readback_address_dram_vacc"
		  Ports			  [2, 1]
		  Position		  [775, 438, 875, 547]
		  BackgroundColor	  "orange"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Accumulation length?|Valid period l"
"ength?"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "acc_length=@1;valid_length=@2;"
		  MaskInitialization	  "readback_address_dram_vacc_mask;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "acc_length|valid_length"
		  MaskTabNameString	  ","
		  System {
		    Name		    "readback_address_dram_vacc"
		    Location		    [734, 231, 1600, 1085]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 63, 60, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [30, 113, 60, 127]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "block_counter"
		    Ports		    [1, 1]
		    Position		    [95, 43, 145, 97]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "blockCountBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "2^blockCountBits-2"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cast1"
		    Ports		    [1, 1]
		    Position		    [395, 450, 425, 470]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat1"
		    Ports		    [2, 1]
		    Position		    [245, 341, 295, 394]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat3"
		    Ports		    [7, 1]
		    Position		    [595, 310, 635, 460]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "7"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const0"
		    Ports		    [0, 1]
		    Position		    [445, 192, 475, 208]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "5"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const1"
		    Ports		    [0, 1]
		    Position		    [445, 212, 475, 228]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "read_counter"
		    Ports		    [2, 1]
		    Position		    [115, 241, 165, 294]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_length/2-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "on"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice10"
		    Ports		    [1, 1]
		    Position		    [445, 350, 475, 370]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice11"
		    Ports		    [1, 1]
		    Position		    [445, 300, 475, 320]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits-2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice14"
		    Ports		    [1, 1]
		    Position		    [495, 300, 525, 320]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice15"
		    Ports		    [1, 1]
		    Position		    [495, 360, 525, 380]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockCountBits-3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice6"
		    Ports		    [1, 1]
		    Position		    [345, 450, 375, 470]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "colCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice7"
		    Ports		    [1, 1]
		    Position		    [345, 390, 375, 410]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits+blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice8"
		    Ports		    [1, 1]
		    Position		    [395, 400, 425, 420]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice9"
		    Ports		    [1, 1]
		    Position		    [395, 350, 425, 370]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "readback_addr"
		    Position		    [765, 150, 795, 170]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice15"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice14"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "concat3"
		    SrcPort		    1
		    DstBlock		    "readback_addr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice9"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice10"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice6"
		    SrcPort		    1
		    DstBlock		    "cast1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "read_counter"
		    SrcPort		    1
		    DstBlock		    "concat1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "block_counter"
		    SrcPort		    1
		    DstBlock		    "concat1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    DstBlock		    "read_counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "block_counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "read_counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "const0"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "cast1"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "slice14"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "slice8"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "slice15"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "slice10"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "const1"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice8"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    Position		    [337, 113]
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "address"
		  Position		  [1320, 108, 1350, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_tag"
		  Position		  [1495, 278, 1525, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "RB_active"
		  Position		  [1025, 683, 1055, 697]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "RWn"
		  Position		  [405, 283, 435, 297]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_valid"
		  Position		  [405, 308, 435, 322]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ready"
		  Position		  [405, 333, 435, 347]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "cmd_gen"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 100; 0, 0]
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 250]
		    DstBlock		    "RB_active_or_finish"
		    DstPort		    2
		    }
		    }
		  }
		  Branch {
		    Points		    [0, -190]
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "address_gen_vacc_DRAM"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "address_gen_vacc_DRAM"
		  SrcPort		  2
		  Points		  [10, 0; 0, -20]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [190, 0; 0, -60]
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  1
		  Points		  [370, 0; 0, -10]
		  DstBlock		  "address_gen_vacc_DRAM"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  2
		  Points		  [370, 0; 0, 20]
		  DstBlock		  "address_gen_vacc_DRAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "cmd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "address_gen_vacc_DRAM"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en_RB_addr"
		  SrcPort		  1
		  DstBlock		  "latch_rb_enable"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 170]
		    DstBlock		    "Convert2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "address"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "RB_active_or_finish"
		  SrcPort		  1
		  DstBlock		  "RB_active"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  3
		  Points		  [85, 0]
		  Branch {
		    DstBlock		    "RWn"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -150]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  4
		  DstBlock		  "cmd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  5
		  DstBlock		  "ready"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  6
		  Points		  [55, 0]
		  Branch {
		    Points		    [190, 0; 0, -285; 460, 0]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 190]
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "negedge"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "valid_data"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "cmd_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "readback_address_dram_vacc"
		  SrcPort		  1
		  Points		  [300, 0; 0, -345]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "latch_rb_enable"
		  SrcPort		  1
		  Points		  [85, 0]
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "readback_address_dram_vacc"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 135]
		    DstBlock		    "RB_active_or_finish"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "negedge"
		  SrcPort		  1
		  Points		  [0, 120]
		  DstBlock		  "latch_rb_enable"
		  DstPort		  3
		}
		Line {
		  Name			  "v"
		  Labels		  [0, 0]
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Labels		    [1, 0]
		    DstBlock		    "readback_address_dram_vacc"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "latch_rb_enable"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "latch_rb_enable"
		  SrcPort		  2
		  Points		  [910, 0]
		  DstBlock		  "Concat1"
		  DstPort		  3
		}
		Annotation {
		  Position		  [5, 190]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dram"
	      Tag		      "xps:dram"
	      Ports		      [8, 4]
	      Position		      [1775, 124, 1915, 376]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      AncestorBlock	      "xps_library/dram"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "dram"
	      MaskDescription	      "Interface to 1GB DDR2 DIMMs on BEE2.\n"
"\nTo simulate using ModelSim, place a ModelSim block named 'ModelSim' (case-s"
"ensitive) in the top level of the design."
	      MaskPromptString	      "DIMM|Data Type|Data binary point|Datapa"
"th clock rate (MHz)|Sample period|Simulate DRAM using ModelSim|Enable bank ma"
"nagement|Use wide data bus (288 bits)|Use half-burst|Share with PowerPC"
	      MaskStyleString	      "popup(1|2|3|4),popup(Boolean|Unsigned|S"
"igned  (2's comp)),edit,edit,edit,checkbox,checkbox,checkbox,checkbox,checkbo"
"x"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||myname=gcb;\nif strcmp(get_param"
"(myname, 'wide_data'), 'off')\n    set_param(myname, 'MaskEnables', {'on','on"
"','on','on','on','on','on','on','on','on'});\nelse\n    set_param(myname, 'ha"
"lf_burst', 'off');\n    set_param(myname, 'MaskEnables', {'on','on','on','on'"
",'on','on','on','on','off','on'});\nend||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "dimm=@1;arith_type=@2;bin_pt=@3;ip_cloc"
"k=@4;sample_period=@5;use_sim=&6;bank_mgt=&7;wide_data=&8;half_burst=&9;share"
"d=&10;"
	      MaskInitialization      "dram_mask;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|Unsigned|0|200|1|on|on|off|off|on"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"dram"
		Location		[2, 74, 1006, 708]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [40, 62, 70, 78]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "address"
		  Position		  [40, 107, 70, 123]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [40, 152, 70, 168]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "wr_be"
		  Position		  [40, 197, 70, 213]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "RWn"
		  Position		  [40, 242, 70, 258]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_tag"
		  Position		  [40, 287, 70, 303]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_valid"
		  Position		  [40, 332, 70, 348]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  Position		  [40, 377, 70, 393]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  Position		  [540, 60, 570, 90]
		  Value			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer"
		  Ports			  [2, 1]
		  Position		  [875, 67, 920, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer1"
		  Ports			  [2, 1]
		  Position		  [875, 157, 920, 193]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer2"
		  Ports			  [2, 1]
		  Position		  [875, 247, 920, 283]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer3"
		  Ports			  [2, 1]
		  Position		  [875, 337, 920, 373]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [450, 60, 470, 80]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [450, 105, 470, 125]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [450, 150, 470, 170]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator3"
		  Position		  [450, 195, 470, 215]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator4"
		  Position		  [450, 240, 470, 260]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator5"
		  Position		  [450, 285, 470, 305]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator6"
		  Position		  [450, 330, 470, 350]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator7"
		  Position		  [450, 375, 470, 395]
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_Ack"
		  Ports			  [1, 1]
		  Position		  [670, 64, 725, 86]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_Address"
		  Ports			  [1, 1]
		  Position		  [335, 105, 375, 125]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_RNW"
		  Ports			  [1, 1]
		  Position		  [335, 240, 375, 260]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_Tag"
		  Ports			  [1, 1]
		  Position		  [335, 285, 375, 305]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_Valid"
		  Ports			  [1, 1]
		  Position		  [335, 330, 375, 350]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rd_Ack"
		  Ports			  [1, 1]
		  Position		  [335, 375, 375, 395]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rd_Dout"
		  Ports			  [1, 1]
		  Position		  [670, 154, 725, 176]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "144"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rd_Tag"
		  Ports			  [1, 1]
		  Position		  [670, 244, 725, 266]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rd_Valid"
		  Ports			  [1, 1]
		  Position		  [670, 334, 725, 356]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rst"
		  Ports			  [1, 1]
		  Position		  [335, 60, 375, 80]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Wr_BE"
		  Ports			  [1, 1]
		  Position		  [335, 195, 375, 215]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Wr_Din"
		  Ports			  [1, 1]
		  Position		  [335, 150, 375, 170]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_address"
		  Ports			  [1, 1]
		  Position		  [120, 105, 155, 125]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "sample_period"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_cmd_tag"
		  Ports			  [1, 1]
		  Position		  [120, 285, 155, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_cmd_valid"
		  Ports			  [1, 1]
		  Position		  [120, 330, 155, 350]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_data_in"
		  Ports			  [1, 1]
		  Position		  [120, 150, 155, 170]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "144"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "sample_period"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rd_ack"
		  Ports			  [1, 1]
		  Position		  [120, 375, 155, 395]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rst"
		  Ports			  [1, 1]
		  Position		  [120, 60, 155, 80]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "sample_period"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rwn"
		  Ports			  [1, 1]
		  Position		  [120, 240, 155, 260]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_wr_be"
		  Ports			  [1, 1]
		  Position		  [120, 195, 155, 215]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_data_in"
		  Ports			  [1, 1]
		  Position		  [200, 150, 235, 170]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_rd_dout"
		  Ports			  [1, 1]
		  Position		  [980, 165, 1015, 185]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sim_wrapper"
		  Ports			  [8, 4]
		  Position		  [505, 435, 670, 790]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "sim_wrapper"
		    Location		    [6, 74, 1018, 699]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [140, 193, 170, 207]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "address"
		    Position		    [140, 233, 170, 247]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "data_in"
		    Position		    [140, 273, 170, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_be"
		    Position		    [140, 313, 170, 327]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "RWn"
		    Position		    [140, 353, 170, 367]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cmd_tag"
		    Position		    [140, 393, 170, 407]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cmd_valid"
		    Position		    [140, 433, 170, 447]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rd_ack"
		    Position		    [140, 473, 170, 487]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Disregard Subsystem"
		    Tag			    "discardX"
		    Ports		    []
		    Position		    [29, 15, 80, 65]
		    ShowName		    off
		    AttributesFormatString  "Disregard Subsystem\\nFor Generat"
"ion"
		    SourceBlock		    "xbsIndex_r3/Disregard Subsystem"
		    SourceType		    "Xilinx Disregard Subsystem For Ge"
"neration"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ModelSim"
		    Ports		    []
		    Position		    [107, 16, 172, 64]
		    FontName		    "Arial"
		    SourceBlock		    "xbsIndex_r3/ModelSim"
		    SourceType		    "ModelSim HDL Co-Simulation Interf"
"ace"
		    dir			    "./modelsim"
		    waveform		    "on"
		    leave_open		    "on"
		    skip_compile	    "off"
		    custom_scripts	    "off"
		    post_vsim_script	    "dram_sim.do"
		    startup_timeout	    "600"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [600, 415, 620, 435]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [600, 470, 620, 490]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dram_sim"
		    Ports		    [8, 6]
		    Position		    [380, 180, 535, 500]
		    SourceBlock		    "xbsIndex_r3/Black Box"
		    SourceType		    "Xilinx Blackbox Block"
		    init_code		    "dram_sim"
		    sim_method		    "Use HDL Co-Simulation"
		    engine_block	    "../../../../ModelSim"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cmd_ack"
		    Position		    [725, 198, 755, 212]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "data_out"
		    Position		    [725, 253, 755, 267]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_tag"
		    Position		    [725, 308, 755, 322]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_valid"
		    Position		    [725, 363, 755, 377]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rd_ack"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "cmd_valid"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "cmd_tag"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "RWn"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "wr_be"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "data_in"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "address"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    6
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    5
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    4
		    DstBlock		    "rd_valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    3
		    DstBlock		    "rd_tag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    2
		    DstBlock		    "data_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    1
		    DstBlock		    "cmd_ack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_ack"
		  Position		  [1050, 78, 1080, 92]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [1050, 168, 1080, 182]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_tag"
		  Position		  [1050, 258, 1080, 272]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_valid"
		  Position		  [1050, 348, 1080, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  4
		  Points		  [180, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  3
		  Points		  [175, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  2
		  Points		  [170, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  1
		  Points		  [165, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rd_Valid"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rd_Tag"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer3"
		  SrcPort		  1
		  DstBlock		  "rd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer2"
		  SrcPort		  1
		  DstBlock		  "rd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer1"
		  SrcPort		  1
		  DstBlock		  "force_rd_dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rd_Dout"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer"
		  SrcPort		  1
		  DstBlock		  "cmd_ack"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_Ack"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Rd_Valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Rd_Tag"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Rd_Dout"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Cmd_Ack"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rd_Ack"
		  SrcPort		  1
		  DstBlock		  "Terminator7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_Valid"
		  SrcPort		  1
		  DstBlock		  "Terminator6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_Tag"
		  SrcPort		  1
		  DstBlock		  "Terminator5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_RNW"
		  SrcPort		  1
		  DstBlock		  "Terminator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Wr_BE"
		  SrcPort		  1
		  DstBlock		  "Terminator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Wr_Din"
		  SrcPort		  1
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Cmd_Address"
		  SrcPort		  1
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_2x_32a_r307d14_dram_vacc1_dram1_M"
"em_Rst"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wr_be"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "convert_wr_be"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "address"
		  SrcPort		  1
		  DstBlock		  "convert_address"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "convert_rst"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "convert_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RWn"
		  SrcPort		  1
		  DstBlock		  "convert_rwn"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_tag"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "convert_cmd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_valid"
		  SrcPort		  1
		  DstBlock		  "convert_cmd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  DstBlock		  "convert_rd_ack"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_rst"
		  SrcPort		  1
		  Points		  [150, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Rst"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_address"
		  SrcPort		  1
		  Points		  [145, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Cmd_Address"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_data_in"
		  SrcPort		  1
		  DstBlock		  "force_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_wr_be"
		  SrcPort		  1
		  Points		  [135, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Wr_BE"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_rwn"
		  SrcPort		  1
		  Points		  [130, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Cmd_RNW"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_cmd_tag"
		  SrcPort		  1
		  Points		  [125, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    6
		  }
		  Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Cmd_Tag"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_cmd_valid"
		  SrcPort		  1
		  Points		  [120, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    7
		  }
		  Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Cmd_Valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_rd_ack"
		  SrcPort		  1
		  Points		  [115, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    8
		  }
		  Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Rd_Ack"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_data_in"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "b_2x_32a_r307d14_dram_vacc1_dram1"
"_Mem_Wr_Din"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_rd_dout"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fifo_empty_check"
	      Ports		      [6, 1]
	      Position		      [1520, 476, 1605, 559]
	      Orientation	      "left"
	      BackgroundColor	      "yellow"
	      NamePlacement	      "alternate"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "valid_length|acc_length"
	      System {
		Name			"fifo_empty_check"
		Location		[2, 74, 1174, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "cmd_valid"
		  Position		  [15, 88, 45, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "tag_in"
		  Position		  [20, 13, 50, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "RWn"
		  Position		  [15, 233, 45, 247]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dram_data_tag"
		  Position		  [185, 213, 215, 227]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  Position		  [265, 268, 295, 282]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_valid"
		  Position		  [265, 328, 295, 342]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [795, 266, 820, 284]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [600, 250, 650, 300]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [400, 267, 440, 283]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [400, 327, 440, 343]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [140, 147, 165, 178]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [505, 240, 535, 310]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [510, 20, 540, 80]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [875, 235, 920, 285]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [385, 128, 430, 172]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [3, 1]
		  Position		  [375, 13, 420, 57]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "last_read_tag"
		  Ports			  [2, 1]
		  Position		  [260, 113, 305, 162]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "negedge"
		  Ports			  [1, 1]
		  Position		  [685, 263, 730, 287]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "negedge"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [130, 73, 180, 107]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "done"
		  Position		  [1005, 253, 1035, 267]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "cmd_valid"
		  SrcPort		  1
		  Points		  [55, 0; 0, 60]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RWn"
		  SrcPort		  1
		  Points		  [55, 0; 0, -70]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "tag_in"
		  SrcPort		  1
		  Points		  [0, 0; 180, 0]
		  Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 105]
		    DstBlock		    "last_read_tag"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [20, 0; 0, -15]
		  Branch {
		    Points		    [0, -100; 130, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "last_read_tag"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "last_read_tag"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Relational1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dram_data_tag"
		  SrcPort		  1
		  Points		  [135, 0; 0, -60]
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "rd_valid"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [20, 0; 0, -35]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [25, 0; 0, 100]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "negedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "negedge"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "done"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [300, 0; 0, 210]
		  DstBlock		  "Register1"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "startup_delay"
	      Ports		      [0, 1]
	      Position		      [360, 376, 400, 394]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "(2^28-1)"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "28"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ready"
	      Position		      [650, 238, 680, 252]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [2565, 178, 2595, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [2565, 223, 2595, 237]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "RB_done"
	      Position		      [2305, 473, 2335, 487]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [30, 0; 0, -70]
	      DstBlock		      "dram"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      6
	      Points		      [270, 0; 0, -40]
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Trickle_FWFT"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      DstBlock		      "Register7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "Register6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Register5"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Register5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register5"
	      SrcPort		      1
	      DstBlock		      "Logical7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_data"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		Points			[90, 0; 0, -60]
		DstBlock		"Logical8"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [70, 0; 0, -20]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -25]
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Branch {
		  Points		  [110, 0]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      4
	      Points		      [50, 0; 0, 70]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Trickle_FWFT"
	      SrcPort		      1
	      Points		      [235, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Trickle_FWFT"
	      SrcPort		      2
	      Points		      [245, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      1
	      Points		      [80, 0; 0, 155]
	      DstBlock		      "dram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      4
	      Points		      [70, 0; 0, 185; 300, 0]
	      Branch {
		Points			[0, 245]
		DstBlock		"fifo_empty_check"
		DstPort			3
	      }
	      Branch {
		DstBlock		"dram"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "C1"
	      SrcPort		      1
	      DstBlock		      "dram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 5]
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram"
	      SrcPort		      2
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"RB_reg"
		DstPort			1
	      }
	      Branch {
		Points			[0, 220; -1230, 0; 0, -195]
		DstBlock		"Adder"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "dram"
	      SrcPort		      3
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[55, 0]
		Branch {
		  Points		  [0, -80]
		  DstBlock		  "RB_reg"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Slice"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 240]
		DstBlock		"fifo_empty_check"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram"
	      SrcPort		      4
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[60, 0]
		Branch {
		  Points		  [0, -115]
		  DstBlock		  "RB_reg"
		  DstPort		  3
		}
		Branch {
		  Points		  [45, 0; 0, -45]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      6
	      Points		      [30, 0; 0, 300; -620, 0; 0, -115]
	      DstBlock		      "Adder"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      2
	      Points		      [0, 0; 215, 0]
	      Branch {
		Points			[0, 100]
		DstBlock		"Delay2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -5]
		Branch {
		  Points		  [0, -180]
		  DstBlock		  "ctrl_unit"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Delay1"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      3
	      Points		      [225, 0; 0, -175]
	      DstBlock		      "ctrl_unit"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      2
	      Points		      [60, 0; 0, 255; 300, 0]
	      Branch {
		Points			[0, 200]
		DstBlock		"fifo_empty_check"
		DstPort			2
	      }
	      Branch {
		DstBlock		"dram"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "Trickle_FWFT"
	      SrcPort		      3
	      DstBlock		      "Inverter4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register6"
	      SrcPort		      1
	      Points		      [35, 0; 0, -5]
	      DstBlock		      "Trickle_FWFT"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [0, 70; -1420, 0; 0, -155]
	      DstBlock		      "Adder"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      5
	      Points		      [15, 0; 0, 105; -645, 0; 0, -170]
	      DstBlock		      "Trickle_FWFT"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [200, 0; 0, 5]
	      DstBlock		      "dram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fifo_empty_check"
	      SrcPort		      1
	      Points		      [-820, 0; 0, -185]
	      DstBlock		      "Adder"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "RB_reg"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "RB_reg"
	      SrcPort		      2
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "RB_reg"
	      SrcPort		      3
	      Points		      [20, 0; 0, 120; -1055, 0]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RB_reg"
	      SrcPort		      4
	      Points		      [5, 0; 0, 130; -1285, 0]
	      DstBlock		      "ctrl_unit"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      3
	      Points		      [20, 0; 0, 400; 845, 0]
	      Branch {
		Points			[0, -135]
		DstBlock		"RB_reg"
		DstPort			6
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Inverter2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 245, 0]
	      Branch {
		Points			[0, 185]
		DstBlock		"fifo_empty_check"
		DstPort			5
	      }
	      Branch {
		Points			[40, 0]
		Branch {
		  Points		  [0, 30; 415, 0; 0, -120]
		  DstBlock		  "RB_reg"
		  DstPort		  4
		}
		Branch {
		  DstBlock		  "dram"
		  DstPort		  8
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "fifo_empty_check"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "ready"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "startup_delay"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -5]
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		Points			[0, 10]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [10, 0; 0, -110]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register7"
	      SrcPort		      1
	      Points		      [35, 0; 0, -15]
	      DstBlock		      "Trickle_FWFT"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 65; -270, 0; 0, -75]
		Branch {
		  DstBlock		  "Register6"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Register7"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      DstBlock		      "RB_done"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      5
	      Points		      [50, 0; 0, 225; 300, 0]
	      Branch {
		Points			[0, 155]
		DstBlock		"fifo_empty_check"
		DstPort			1
	      }
	      Branch {
		DstBlock		"dram"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "ack_RB"
	      SrcPort		      1
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      DstBlock		      "RB_reg"
	      DstPort		      5
	    }
	    Annotation {
	      Name		      "first 2^28-1 cycles DRAM \nis not ready"
"!"
	      Position		      [444, 438]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dram_vacc_tvg"
	  Ports			  [4, 3]
	  Position		  [35, 43, 150, 112]
	  AttributesFormatString  "Vector Length: 18432"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "dram_vacc_tvg"
	  MaskDescription	  "A comprehensive test vector generator for t"
"he DRAM Vector Accumulator."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\dram_vacc_tvg\\dram_vacc_tvg.html''])')"
	  MaskPromptString	  "Number of Antennas|Number of frequency chan"
"s"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_ants=@1;n_chans=@2;"
	  MaskInitialization	  "len=n_ants*(n_ants+1)/2 * n_chans/n_ants * "
"2;\nfmtstr = sprintf('Vector Length: %d', len);\nset_param(gcb, 'AttributesFo"
"rmatString', fmtstr);\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|2048"
	  MaskTabNameString	  ","
	  System {
	    Name		    "dram_vacc_tvg"
	    Location		    [2, 74, 1158, 704]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "tvg_sel"
	      Position		      [65, 618, 95, 632]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc_in"
	      Position		      [545, 53, 575, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [545, 133, 575, 147]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [545, 223, 575, 237]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [340, 166, 390, 219]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [195, 287, 230, 313]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay10"
	      Ports		      [1, 1]
	      Position		      [1105, 215, 1125, 235]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay9"
	      Ports		      [1, 1]
	      Position		      [1105, 255, 1125, 275]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      Position		      [515, 33, 585, 47]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "valid_sel"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [515, 113, 585, 127]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "data_sel"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [515, 203, 585, 217]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "valid_sel"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      Position		      [1045, 298, 1115, 312]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "inj_vector"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [695, 288, 765, 302]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "inj_counter"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      Position		      [85, 293, 155, 307]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "enable"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      Position		      [290, 63, 360, 77]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "new_acc"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      Position		      [255, 616, 335, 634]
	      ShowName		      off
	      GotoTag		      "data_sel"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [255, 591, 335, 609]
	      ShowName		      off
	      GotoTag		      "valid_sel"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [255, 566, 335, 584]
	      ShowName		      off
	      GotoTag		      "inj_vector"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [255, 541, 335, 559]
	      ShowName		      off
	      GotoTag		      "inj_counter"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      Position		      [255, 641, 335, 659]
	      ShowName		      off
	      GotoTag		      "enable"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      Position		      [255, 516, 335, 534]
	      ShowName		      off
	      GotoTag		      "new_acc"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [605, 196, 625, 264]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [605, 106, 625, 174]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [605, 26, 625, 94]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [475, 63, 505, 97]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [150, 541, 200, 559]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [150, 566, 200, 584]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [150, 591, 200, 609]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [150, 616, 200, 634]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [150, 641, 200, 659]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [150, 516, 200, 534]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "5"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "generate_pulses"
	      Ports		      [4, 2]
	      Position		      [275, 313, 390, 372]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"generate_pulses"
		Location		[2, 74, 1430, 856]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "run"
		  Position		  [15, 508, 45, 522]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "num_pulses"
		  Position		  [15, 553, 45, 567]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "num_per_group"
		  Position		  [20, 373, 50, 387]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "group period"
		  Position		  [20, 188, 50, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [1030, 423, 1060, 437]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [755, 63, 785, 77]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [755, 33, 785, 47]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [1030, 393, 1060, 407]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out5"
		  Ports			  [1, 1]
		  Position		  [1030, 408, 1060, 422]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out6"
		  Ports			  [1, 1]
		  Position		  [1030, 378, 1060, 392]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out7"
		  Ports			  [1, 1]
		  Position		  [755, 48, 785, 62]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out8"
		  Ports			  [1, 1]
		  Position		  [755, 18, 785, 32]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [940, 511, 960, 544]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [3, 1]
		  Position		  [605, 329, 625, 361]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [380, 511, 400, 544]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [490, 137, 510, 168]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [305, 552, 330, 583]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [440, 187, 465, 218]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  Ports			  [2, 1]
		  Position		  [550, 372, 575, 403]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>b"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  Ports			  [4]
		  Position		  [820, 13, 855, 82]
		  Location		  [6, 49, 1030, 743]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "run"
		    axes2		    "rst"
		    axes3		    "pulse_cnt_en"
		    axes4		    "total_cnt_en"
		  }
		  YMin			  "0~-1~0~0"
		  YMax			  "1~1~1~1"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope2"
		  Ports			  [4]
		  Position		  [1095, 373, 1130, 442]
		  Location		  [6, 49, 1030, 743]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "yonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "valid"
		    axes2		    "pulse_cnt"
		    axes3		    "group_cnt"
		    axes4		    "total_pulse_cnt"
		  }
		  YMin			  "0.95~0~-1~-5"
		  YMax			  "1.05~1~1~5"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [830, 513, 860, 527]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "3"
		  base1			  "LSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge1"
		  Ports			  [1, 1]
		  Position		  [875, 511, 910, 529]
		  SourceBlock		  "casper_library/Misc/edge"
		  SourceType		  "edge"
		  ShowPortLabels	  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "group_cntr"
		  Ports			  [1, 1]
		  Position		  [545, 140, 580, 170]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "32"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "1"
		  cnt_to		  "(floor(2^ant_bits / 2) + 1) * 2"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [300, 481, 335, 499]
		  SourceBlock		  "casper_library/Misc/posedge"
		  SourceType		  "posedge"
		  ShowPortLabels	  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_cntr"
		  Ports			  [2, 1]
		  Position		  [650, 323, 685, 352]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "32"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "(floor(2^ant_bits / 2) + 1) * 2"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "tot_cntr"
		  Ports			  [2, 1]
		  Position		  [435, 503, 470, 532]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "32"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "1"
		  cnt_to		  "(floor(2^ant_bits / 2) + 1) * 2"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [1005, 523, 1035, 537]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "running"
		  Position		  [980, 663, 1010, 677]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "tot_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "Gateway Out6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "edge1"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 70; -555, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out8"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out7"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out6"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "group period"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 155; 115, 0]
		    DstBlock		    "pulse_cntr"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "group_cntr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, -290]
		    DstBlock		    "Gateway Out7"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "pulse_cntr"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "num_per_group"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  Points		  [0, -45]
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pulse_cntr"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [115, 0; 0, 60]
		    Branch {
		    DstBlock		    "Gateway Out4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 75; -165, 0]
		    DstBlock		    "Relational2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [0, -45]
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "group_cntr"
		  SrcPort		  1
		  Points		  [10, 0; 0, 55]
		  Branch {
		    Points		    [280, 0; 0, 205]
		    DstBlock		    "Gateway Out5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20; -170, 0]
		    DstBlock		    "Relational1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [0, 0; 75, 0]
		  Branch {
		    Points		    [0, -345]
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "tot_cntr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "num_pulses"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -50]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -165]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, 0; 375, 0]
		    Branch {
		    Points		    [0, -485]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [145, 0; 0, -20]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "running"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "run"
		  SrcPort		  1
		  Points		  [210, 0; 0, -25]
		  Branch {
		    Points		    [0, -155]
		    Branch {
		    Points		    [0, -310]
		    DstBlock		    "Gateway Out8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "edge1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "tot_cntr"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 75; -190, 0]
		    DstBlock		    "Relational"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "group_period"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [60, 425, 160, 455]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_32a_r307d14_dram_tvg1_group_period"
"_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ij_val"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [990, 250, 1090, 280]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_32a_r307d14_dram_tvg1_inject_vecto"
"r_value_user_data_out"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "inject_vector"
	      Ports		      [6, 3]
	      Position		      [1140, 78, 1265, 332]
	      AttributesFormatString  "Vector Length: 67584"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "number of vectors"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "num_vectors=@1;"
	      MaskInitialization      "fmtstr = sprintf('Vector Length: %d', n"
"um_vectors);\nset_param(gcb, 'AttributesFormatString', fmtstr);\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "len"
	      System {
		Name			"inject_vector"
		Location		[2, 74, 1174, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "new_acc_in"
		  Position		  [40, 443, 70, 457]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [40, 348, 70, 362]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [40, 288, 70, 302]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "vector"
		  Position		  [40, 318, 70, 332]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "value"
		  Position		  [40, 398, 70, 412]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "enable"
		  Position		  [40, 228, 70, 242]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [655, 381, 685, 414]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [620, 383, 640, 397]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "96"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [705, 136, 730, 154]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [210, 345, 585, 365]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [210, 395, 585, 415]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [210, 439, 730, 461]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [210, 286, 235, 304]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [630, 299, 665, 321]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [705, 289, 730, 421]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [555, 288, 585, 337]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [160, 261, 195, 279]
		  SourceBlock		  "casper_library/Misc/posedge"
		  SourceType		  "posedge"
		  ShowPortLabels	  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "tot_cntr"
		  Ports			  [2, 1]
		  Position		  [455, 283, 490, 312]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "32"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "num_vectors-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "new_acc_out"
		  Position		  [830, 443, 860, 457]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "data"
		  Position		  [830, 348, 860, 362]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [830, 138, 860, 152]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [0, 0; 80, 0]
		  Branch {
		    Points		    [0, -150]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "tot_cntr"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "new_acc_in"
		  SrcPort		  1
		  Points		  [0, 0; 65, 0]
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "new_acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "value"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "vector"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "tot_cntr"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "data"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [215, 0; 0, 20]
		  DstBlock		  "tot_cntr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "enable"
		  SrcPort		  1
		  Points		  [530, 0; 0, 70]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "insert_counter"
	      Ports		      [4, 3]
	      Position		      [790, 60, 900, 315]
	      AttributesFormatString  "Vector Length: 67584"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Vector Length?"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "vec_len=@1;"
	      MaskInitialization      "fmtstr = sprintf('Vector Length: %d', v"
"ec_len);\nset_param(gcb, 'AttributesFormatString', fmtstr);\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "len"
	      System {
		Name			"insert_counter"
		Location		[329, 155, 1178, 697]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "new_acc_in"
		  Position		  [15, 178, 45, 192]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [25, 123, 55, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [15, 233, 45, 247]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "enable"
		  Position		  [30, 83, 60, 97]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [440, 15, 480, 75]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [195, 212, 235, 248]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "32"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "vec_len-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [200, 296, 235, 314]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [200, 365, 235, 385]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [195, 120, 225, 140]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [115, 231, 150, 249]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [385, 97, 410, 163]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [300, 123, 320, 137]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "3"
		  base1			  "LSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [300, 23, 320, 37]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "96"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [115, 211, 150, 229]
		  SourceBlock		  "casper_library/Misc/posedge"
		  SourceType		  "posedge"
		  ShowPortLabels	  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "new_acc_out"
		  Position		  [265, 298, 295, 312]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [555, 38, 585, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [265, 368, 295, 382]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -100]
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "new_acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [130, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "enable"
		  SrcPort		  1
		  Points		  [305, 0]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 135]
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "new_acc_in"
		  SrcPort		  1
		  Points		  [25, 0; 0, 35]
		  Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "iv_loc"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [990, 210, 1090, 240]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_32a_r307d14_dram_tvg1_inject_vecto"
"r_location_user_data_out"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim1"
	      Position		      [15, 105, 45, 135]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim10"
	      Position		      [940, 250, 970, 280]
	      ShowName		      off
	      Value		      "1000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim11"
	      Position		      [940, 210, 970, 240]
	      ShowName		      off
	      Value		      "5"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim2"
	      Position		      [15, 150, 45, 180]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim3"
	      Position		      [15, 195, 45, 225]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim5"
	      Position		      [15, 240, 45, 270]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim7"
	      Position		      [15, 320, 45, 350]
	      ShowName		      off
	      Value		      "36000000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim8"
	      Position		      [15, 370, 45, 400]
	      ShowName		      off
	      Value		      "72"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim9"
	      Position		      [15, 425, 45, 455]
	      ShowName		      off
	      Value		      "1024"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "num_per_group"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [60, 370, 160, 400]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_32a_r307d14_dram_tvg1_num_per_grou"
"p_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "num_pulses"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [60, 320, 160, 350]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_32a_r307d14_dram_tvg1_num_pulses_u"
"ser_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [380, 61, 415, 79]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "write1"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [60, 105, 160, 135]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_32a_r307d14_dram_tvg1_write1_user_"
"data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "write2"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [60, 150, 160, 180]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_32a_r307d14_dram_tvg1_write2_user_"
"data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "write3"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [60, 195, 160, 225]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_32a_r307d14_dram_tvg1_write3_user_"
"data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "write4"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [60, 240, 160, 270]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_32a_r307d14_dram_tvg1_write4_user_"
"data_out"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "new_acc"
	      Position		      [1360, 113, 1390, 127]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [1360, 198, 1390, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [1360, 283, 1390, 297]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "generate_pulses"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      DstBlock		      "Goto5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "insert_counter"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "ij_val"
	      SrcPort		      1
	      DstBlock		      "Delay9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "master_reset_sim10"
	      SrcPort		      1
	      DstBlock		      "ij_val"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay9"
	      SrcPort		      1
	      DstBlock		      "inject_vector"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "iv_loc"
	      SrcPort		      1
	      DstBlock		      "Delay10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "master_reset_sim11"
	      SrcPort		      1
	      DstBlock		      "iv_loc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay10"
	      SrcPort		      1
	      DstBlock		      "inject_vector"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "inject_vector"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Register"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Register"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "generate_pulses"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[130, 0]
		DstBlock		"Mux1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [125, 0; 0, -35]
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "insert_counter"
	      SrcPort		      3
	      Points		      [20, 0; 0, -90]
	      DstBlock		      "inject_vector"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "insert_counter"
	      SrcPort		      2
	      Points		      [0, -45]
	      DstBlock		      "inject_vector"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Goto3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Goto2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Goto1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tvg_sel"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice6"
		DstPort			1
	      }
	      Branch {
		Points			[5, 0]
		Branch {
		  Points		  [0, -25]
		  Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		  }
		}
		Branch {
		  DstBlock		  "Slice5"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [135, 0; 0, 30]
	      DstBlock		      "insert_counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc_in"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [95, 0; 0, 15]
	      DstBlock		      "insert_counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "insert_counter"
	      SrcPort		      1
	      DstBlock		      "inject_vector"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "inject_vector"
	      SrcPort		      3
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "inject_vector"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "inject_vector"
	      SrcPort		      1
	      DstBlock		      "new_acc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [145, 0]
	      DstBlock		      "insert_counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "master_reset_sim9"
	      SrcPort		      1
	      DstBlock		      "group_period"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "group_period"
	      SrcPort		      1
	      Points		      [80, 0; 0, -75]
	      DstBlock		      "generate_pulses"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "master_reset_sim8"
	      SrcPort		      1
	      DstBlock		      "num_per_group"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "num_per_group"
	      SrcPort		      1
	      Points		      [70, 0; 0, -35]
	      DstBlock		      "generate_pulses"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "master_reset_sim7"
	      SrcPort		      1
	      DstBlock		      "num_pulses"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "num_pulses"
	      SrcPort		      1
	      DstBlock		      "generate_pulses"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "master_reset_sim5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "write4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "write4"
	      SrcPort		      1
	      Points		      [160, 0]
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "master_reset_sim3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "write3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "write3"
	      SrcPort		      1
	      Points		      [160, 0]
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "master_reset_sim2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "write2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "write2"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "master_reset_sim1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "write1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "write1"
	      SrcPort		      1
	      Points		      [160, 0]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Correlator"
      Ports		      []
      Position		      [20, 215, 70, 265]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Correlator"
	Location		[738, 172, 1240, 842]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "baseline_tap"
	  Ports			  [7, 7]
	  Position		  [25, 16, 120, 134]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "ant_sep=2, mult=0, bram=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag0"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "baseline_tap"
	  MaskPromptString	  "Antenna Seperation|Multiplier Type (0=slice"
"s 1=embedded 2=bram)|Delay in BRAM"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "ant_sep=@1;use_ded_mult=@2;use_bram_delay=@"
"3;"
	  MaskInitialization	  "baseline_tap_init(gcb, ...\n    'ant_sep', "
"ant_sep, ...\n    'use_ded_mult', use_ded_mult, ...\n    'use_bram_delay', us"
"e_bram_delay);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|0|1"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "baseline_tap"
	    Location		    [139, 128, 857, 641]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_del"
	      Position		      [175, 38, 205, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_ndel"
	      Position		      [130, 313, 160, 327]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_end"
	      Position		      [135, 433, 165, 447]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      Position		      [345, 128, 375, 142]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [345, 158, 375, 172]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [15, 103, 45, 117]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync1"
	      Position		      [360, 398, 390, 412]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [130, 220, 175, 240]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "ant_sep * acc_len"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "ant_bits + bit_growth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [260, 210, 285, 230]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [130, 154, 180, 206]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "ant_bits + bit_growth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "n_ants * acc_len - 1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [105, 87, 150, 133]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [295, 22, 340, 68]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [185, 297, 230, 343]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [190, 417, 235, 463]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [310, 237, 335, 303]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [200, 198, 245, 242]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [225, 25, 270, 65]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "acc_len"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "acc_len"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "acc_len"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dual_pol_cmac"
	      Ports		      [5, 2]
	      Position		      [405, 98, 480, 172]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"dual_pol_cmac"
		Location		[0, 74, 1012, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a1"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a2"
		  Position		  [25, 68, 55, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [20, 518, 50, 532]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [100, 553, 130, 567]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [100, 583, 130, 597]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [365, 275, 415, 330]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [115, 273, 140, 297]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [115, 133, 140, 157]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [110, 413, 135, 437]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [95, 31, 140, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [95, 61, 140, 89]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [90, 481, 135, 509]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  Ports			  [1, 1]
		  Position		  [90, 511, 135, 539]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits_out"
		  bit1			  "-6*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [95, 91, 140, 119]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits_out"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [95, 171, 140, 199]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [95, 201, 140, 229]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [95, 231, 140, 259]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits_out"
		  bit1			  "-2*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [90, 311, 135, 339]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  Ports			  [1, 1]
		  Position		  [90, 341, 135, 369]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  Ports			  [1, 1]
		  Position		  [90, 371, 135, 399]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits_out"
		  bit1			  "-4*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [90, 451, 135, 479]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [285, 115, 305, 135]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [285, 255, 305, 275]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [285, 395, 305, 415]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac1"
		  Ports			  [5, 2]
		  Position		  [170, 34, 265, 156]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "cmac1"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac2"
		  Ports			  [5, 2]
		  Position		  [170, 174, 265, 296]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "cmac2"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac3"
		  Ports			  [5, 2]
		  Position		  [170, 314, 265, 436]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "cmac3"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac4"
		  Ports			  [5, 2]
		  Position		  [170, 454, 265, 576]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "cmac4"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [440, 298, 470, 312]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [285, 538, 315, 552]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a2"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  1
		  Points		  [70, 0; 0, -35]
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  1
		  Points		  [70, 0; 0, 90]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  2
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  2
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20; 10, 0]
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		  }
		  Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [10, 0; 0, -25]
		  DstBlock		  "cmac4"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "cmac4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "cmac4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "cmac3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_del_out"
	      Position		      [370, 38, 400, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_ndel_out"
	      Position		      [250, 313, 280, 327]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_end_out"
	      Position		      [270, 433, 300, 447]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      Position		      [500, 113, 530, 127]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [500, 148, 530, 162]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rst_out"
	      Position		      [170, 103, 200, 117]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [470, 398, 500, 412]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync1"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"rst_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"dual_pol_cmac"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      DstBlock		      "a_end_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "a_ndel_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"a_del_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"dual_pol_cmac"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_end"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Delay8"
		DstPort			1
	      }
	      Branch {
		Points			[0, -55; 120, 0]
		DstBlock		"Mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "a_ndel"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Delay7"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_del"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 70]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [40, 0; 0, -150]
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "win_x_engine"
	  Ports			  [3, 3]
	  Position		  [165, 99, 275, 151]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "n_ant=4, bits=4, mult=1  0  1, bram=1"
	  AncestorBlock		  "casper_library/Correlator/x_engine"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "win_x_engine"
	  MaskDescription	  "CASPER X engine with added internal valid d"
"ata masking functionality. Based on Aaron Parsons' design."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\win_x_engine\\win_x_engine.html''])')"
	  MaskPromptString	  "Number of antennas|Bit-width of samples in|"
"Accumulation length|Adder latency|Multiplier latency|BRAM latency|Implementat"
"ion: Multiplier type (0=slices 1=embedded 2=bram)|Implementation: Delay type "
"(0=SLR, 1=BRAM)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "n_ants=@1;n_bits=@2;acc_len=@3;add_latency="
"@4;mult_latency=@5;bram_latency=@6;use_ded_mult=@7;use_bram_delay=@8;"
	  MaskInitialization	  "bit_growth = ceil(log2(acc_len));\nant_bits"
" = ceil(log2(n_ants));\nn_bits_out = (2*n_bits + 1 + bit_growth);\n\nwin_x_en"
"gine_init(gcb, ...\n    'n_ants', n_ants, ...\n    'n_bits', n_bits, ...\n   "
" 'acc_len', acc_len, ...\n    'add_latency', add_latency, ...\n    'mult_late"
"ncy', mult_latency, ...\n    'bram_latency', bram_latency, ...\n    'use_ded_"
"mult', use_ded_mult, ...\n    'use_bram_delay', use_bram_delay);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|4|128|1|1|1|[1 0 1]|1"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "win_x_engine"
	    Location		    [2, 74, 1174, 720]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ant"
	      Position		      [55, 53, 85, 67]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [55, 178, 85, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "window_valid"
	      Position		      [55, 223, 85, 237]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [15, 89, 85, 121]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "8 * n_bits_out"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [15, 124, 85, 156]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [660, 130, 690, 150]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term1"
	      Position		      [545, 25, 565, 45]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term2"
	      Position		      [545, 65, 565, 85]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term3"
	      Position		      [545, 130, 565, 150]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "auto_tap"
	      Ports		      [6, 7]
	      Position		      [135, 51, 230, 169]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "mult=1"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "auto_tap"
	      MaskPromptString	      "Use Dedicated Multipliers"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "use_ded_mult=@1;"
	      MaskInitialization      "auto_tap_init(gcb, ...\n    'use_ded_mu"
"lt', use_ded_mult);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1"
	      System {
		Name			"auto_tap"
		Location		[412, 176, 981, 693]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_del"
		  Position		  [175, 38, 205, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_ndel"
		  Position		  [130, 263, 160, 277]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_loop"
		  Position		  [355, 328, 385, 342]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [345, 128, 375, 142]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [345, 158, 375, 172]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [20, 143, 50, 157]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "a_loop_delay"
		  Ports			  [1, 1]
		  Position		  [405, 315, 450, 355]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "(acc_len - 1)*ceil(n_ants/2) + ce"
"il(n_ants/2)-floor(n_ants/2)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "a_loop_delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    "on"
		    DelayLen		    "(acc_len - 1)*ceil(n_ants/2) + ce"
"il(n_ants/2)-floor(n_ants/2)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "dual_pol_cmac"
		  Ports			  [5, 2]
		  Position		  [405, 98, 480, 172]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "dual_pol_cmac"
		    Location		    [0, 74, 1012, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "a2"
		    Position		    [25, 68, 55, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [20, 518, 50, 532]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [100, 553, 130, 567]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [100, 583, 130, 597]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [365, 275, 415, 330]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [115, 273, 140, 297]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [115, 133, 140, 157]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [110, 413, 135, 437]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [95, 31, 140, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [95, 61, 140, 89]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [90, 481, 135, 509]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [90, 511, 135, 539]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-6*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [95, 91, 140, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [95, 171, 140, 199]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [95, 201, 140, 229]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [95, 231, 140, 259]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-2*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [90, 311, 135, 339]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [90, 341, 135, 369]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [90, 371, 135, 399]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-4*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [90, 451, 135, 479]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [285, 115, 305, 135]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [285, 255, 305, 275]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [285, 395, 305, 415]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac1"
		    Ports		    [5, 2]
		    Position		    [170, 34, 265, 156]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac1"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "cmult_4bit_em*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac2"
		    Ports		    [5, 2]
		    Position		    [170, 174, 265, 296]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac2"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "cmult_4bit_em*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac3"
		    Ports		    [5, 2]
		    Position		    [170, 314, 265, 436]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac3"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "cmult_4bit_em*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac4"
		    Ports		    [5, 2]
		    Position		    [170, 454, 265, 576]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac4"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "cmult_4bit_em*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [440, 298, 470, 312]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [285, 538, 315, 552]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    DstBlock		    "cmac4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac4"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    Points		    [10, 0; 0, -25]
		    DstBlock		    "cmac4"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [5, 0; 0, -20; 10, 0]
		    Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    2
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    2
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    1
		    Points		    [70, 0; 0, 90]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35]
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "a1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "a2"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [105, 179, 145, 221]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "add_latency + mult_latency + acc_le"
"n + floor(n_ants/2 + 1) + 1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_del_out"
		  Position		  [370, 38, 400, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_ndel_out"
		  Position		  [250, 313, 280, 327]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_end_out"
		  Position		  [470, 328, 500, 342]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [500, 113, 530, 127]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [500, 148, 530, 162]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rst_out"
		  Position		  [85, 108, 115, 122]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [195, 193, 225, 207]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_loop_delay"
		  SrcPort		  1
		  DstBlock		  "a_end_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_loop"
		  SrcPort		  1
		  DstBlock		  "a_loop_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_ndel"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "a_ndel_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [210, 0; 0, -150]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_del"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    DstBlock		    "a_del_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "rst_out"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    4
		    }
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "baseline_tap1"
	      Ports		      [7, 7]
	      Position		      [275, 52, 370, 168]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "ant_sep=1, mult=0, bram=1"
	      AncestorBlock	      "casper_library/Correlator/baseline_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "baseline_tap"
	      MaskPromptString	      "Antenna Seperation|Multiplier Type (0=s"
"lices 1=embedded 2=bram)|Delay in BRAM"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "ant_sep=@1;use_ded_mult=@2;use_bram_del"
"ay=@3;"
	      MaskInitialization      "baseline_tap_init(gcb, ...\n    'ant_se"
"p', ant_sep, ...\n    'use_ded_mult', use_ded_mult, ...\n    'use_bram_delay'"
", use_bram_delay);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0|1"
	      MaskTabNameString	      ",,"
	      System {
		Name			"baseline_tap1"
		Location		[139, 128, 857, 641]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_del"
		  Position		  [175, 38, 205, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_ndel"
		  Position		  [130, 313, 160, 327]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_end"
		  Position		  [135, 433, 165, 447]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [345, 128, 375, 142]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [345, 158, 375, 172]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [15, 103, 45, 117]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync1"
		  Position		  [360, 398, 390, 412]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [130, 220, 175, 240]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "ant_sep * acc_len"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "ant_bits + bit_growth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [260, 210, 285, 230]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [130, 154, 180, 206]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "ant_bits + bit_growth"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "n_ants * acc_len - 1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [105, 87, 150, 133]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [295, 22, 340, 68]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay7"
		  Ports			  [1, 1]
		  Position		  [185, 297, 230, 343]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay8"
		  Ports			  [1, 1]
		  Position		  [190, 417, 235, 463]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [310, 237, 335, 303]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [200, 198, 245, 242]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [225, 25, 270, 65]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    "on"
		    DelayLen		    "acc_len"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "dual_pol_cmac"
		  Ports			  [5, 2]
		  Position		  [405, 98, 480, 172]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "dual_pol_cmac"
		    Location		    [0, 74, 1012, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "a2"
		    Position		    [25, 68, 55, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [20, 518, 50, 532]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [100, 553, 130, 567]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [100, 583, 130, 597]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [365, 275, 415, 330]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [115, 273, 140, 297]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [115, 133, 140, 157]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [110, 413, 135, 437]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [95, 31, 140, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [95, 61, 140, 89]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [90, 481, 135, 509]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [90, 511, 135, 539]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-6*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [95, 91, 140, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [95, 171, 140, 199]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [95, 201, 140, 229]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [95, 231, 140, 259]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-2*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [90, 311, 135, 339]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [90, 341, 135, 369]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [90, 371, 135, 399]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-4*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [90, 451, 135, 479]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [285, 115, 305, 135]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [285, 255, 305, 275]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [285, 395, 305, 415]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac1"
		    Ports		    [5, 2]
		    Position		    [170, 34, 265, 156]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac1"
		    Location		    [192, 299, 751, 684]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "cmult_4bit_sl*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac2"
		    Ports		    [5, 2]
		    Position		    [170, 174, 265, 296]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac2"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "cmult_4bit_sl*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac3"
		    Ports		    [5, 2]
		    Position		    [170, 314, 265, 436]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac3"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "cmult_4bit_sl*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac4"
		    Ports		    [5, 2]
		    Position		    [170, 454, 265, 576]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac4"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "cmult_4bit_sl*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [440, 298, 470, 312]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [285, 538, 315, 552]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "a2"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "a1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35]
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    1
		    Points		    [70, 0; 0, 90]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    2
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    2
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [5, 0; 0, -20; 10, 0]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    Points		    [10, 0; 0, -25]
		    DstBlock		    "cmac4"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac4"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    DstBlock		    "cmac4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_del_out"
		  Position		  [370, 38, 400, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_ndel_out"
		  Position		  [250, 313, 280, 327]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_end_out"
		  Position		  [270, 433, 300, 447]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [500, 113, 530, 127]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [500, 148, 530, 162]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rst_out"
		  Position		  [170, 103, 200, 117]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [470, 398, 500, 412]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "rst_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Delay8"
		  SrcPort		  1
		  DstBlock		  "a_end_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay7"
		  SrcPort		  1
		  DstBlock		  "a_ndel_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "a_del_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a_end"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Delay8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55; 120, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "a_ndel"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Delay7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_del"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [40, 0; 0, -150]
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "baseline_tap2"
	      Ports		      [7, 7]
	      Position		      [410, 52, 505, 168]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "ant_sep=2, mult=1, bram=1"
	      AncestorBlock	      "casper_library/Correlator/baseline_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag4"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "baseline_tap"
	      MaskPromptString	      "Antenna Seperation|Multiplier Type (0=s"
"lices 1=embedded 2=bram)|Delay in BRAM"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "ant_sep=@1;use_ded_mult=@2;use_bram_del"
"ay=@3;"
	      MaskInitialization      "baseline_tap_init(gcb, ...\n    'ant_se"
"p', ant_sep, ...\n    'use_ded_mult', use_ded_mult, ...\n    'use_bram_delay'"
", use_bram_delay);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|1|1"
	      MaskTabNameString	      ",,"
	      System {
		Name			"baseline_tap2"
		Location		[139, 128, 857, 641]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_del"
		  Position		  [175, 38, 205, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_ndel"
		  Position		  [130, 313, 160, 327]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_end"
		  Position		  [135, 433, 165, 447]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [345, 128, 375, 142]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [345, 158, 375, 172]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [15, 103, 45, 117]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync1"
		  Position		  [360, 398, 390, 412]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [130, 220, 175, 240]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "ant_sep * acc_len"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "ant_bits + bit_growth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [260, 210, 285, 230]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [130, 154, 180, 206]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "ant_bits + bit_growth"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "n_ants * acc_len - 1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [105, 87, 150, 133]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [295, 22, 340, 68]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay7"
		  Ports			  [1, 1]
		  Position		  [185, 297, 230, 343]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay8"
		  Ports			  [1, 1]
		  Position		  [190, 417, 235, 463]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [310, 237, 335, 303]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [200, 198, 245, 242]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [225, 25, 270, 65]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    "on"
		    DelayLen		    "acc_len"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "dual_pol_cmac"
		  Ports			  [5, 2]
		  Position		  [405, 98, 480, 172]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "dual_pol_cmac"
		    Location		    [0, 74, 1012, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "a2"
		    Position		    [25, 68, 55, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [20, 518, 50, 532]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [100, 553, 130, 567]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [100, 583, 130, 597]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [365, 275, 415, 330]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [115, 273, 140, 297]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [115, 133, 140, 157]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [110, 413, 135, 437]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [95, 31, 140, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [95, 61, 140, 89]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [90, 481, 135, 509]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [90, 511, 135, 539]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-6*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [95, 91, 140, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [95, 171, 140, 199]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [95, 201, 140, 229]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [95, 231, 140, 259]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-2*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [90, 311, 135, 339]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [90, 341, 135, 369]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [90, 371, 135, 399]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-4*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [90, 451, 135, 479]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [285, 115, 305, 135]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [285, 255, 305, 275]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [285, 395, 305, 415]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac1"
		    Ports		    [5, 2]
		    Position		    [170, 34, 265, 156]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac1"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "cmult_4bit_em*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac2"
		    Ports		    [5, 2]
		    Position		    [170, 174, 265, 296]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac2"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "cmult_4bit_em*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac3"
		    Ports		    [5, 2]
		    Position		    [170, 314, 265, 436]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac3"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "cmult_4bit_em*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac4"
		    Ports		    [5, 2]
		    Position		    [170, 454, 265, 576]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac4"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "cmult_4bit_em*"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [440, 298, 470, 312]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [285, 538, 315, 552]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "a2"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "a1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35]
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    1
		    Points		    [70, 0; 0, 90]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    2
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    2
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [5, 0; 0, -20; 10, 0]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    Points		    [10, 0; 0, -25]
		    DstBlock		    "cmac4"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac4"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    DstBlock		    "cmac4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_del_out"
		  Position		  [370, 38, 400, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_ndel_out"
		  Position		  [250, 313, 280, 327]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_end_out"
		  Position		  [270, 433, 300, 447]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [500, 113, 530, 127]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [500, 148, 530, 162]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rst_out"
		  Position		  [170, 103, 200, 117]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [470, 398, 500, 412]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "rst_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Delay8"
		  SrcPort		  1
		  DstBlock		  "a_end_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay7"
		  SrcPort		  1
		  DstBlock		  "a_ndel_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "a_del_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a_end"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Delay8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55; 120, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "a_ndel"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Delay7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_del"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [40, 0; 0, -150]
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "window_delay"
	      Ports		      [1, 1]
	      Position		      [135, 200, 505, 230]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "desired delay (>2)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "delay=@1;"
	      MaskDisplay	      "fprintf('Z^-%d', delay)"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "add_latency + mult_latency + acc_len + "
"floor(n_ants/2 + 1) + 1"
	      System {
		Name			"window_delay"
		Location		[353, 498, 1214, 804]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [85, 63, 115, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [640, 58, 695, 72]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [640, 73, 695, 87]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out55"
		  Ports			  [1, 1]
		  Position		  [640, 28, 695, 42]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out56"
		  Ports			  [1, 1]
		  Position		  [640, 43, 695, 57]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [3, 1]
		  Position		  [490, 86, 535, 134]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  Ports			  [4]
		  Position		  [710, 23, 765, 92]
		  Location		  [221, 277, 1201, 780]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "input"
		    axes2		    "set"
		    axes3		    "reset"
		    axes4		    "output"
		  }
		  YMin			  "0~0~0~-1"
		  YMax			  "1~1~1~1"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "negedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [220, 156, 255, 174]
		  SourceBlock		  "casper_library/Misc/negedge"
		  SourceType		  "negedge"
		  ShowPortLabels	  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "posedge3"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [215, 61, 250, 79]
		  SourceBlock		  "casper_library/Misc/posedge"
		  SourceType		  "posedge"
		  ShowPortLabels	  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [310, 49, 350, 91]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "delay-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay1"
		  Ports			  [1, 1]
		  Position		  [310, 144, 350, 186]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "delay-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [585, 103, 615, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "out"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_delay1"
		  SrcPort		  1
		  Points		  [95, 0; 0, -55]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    Points		    [0, -20]
		    DstBlock		    "Gateway Out56"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "negedge"
		  SrcPort		  1
		  DstBlock		  "sync_delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge3"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Gateway Out55"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "posedge3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "negedge"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out56"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out55"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "x_engine_mask"
	      Ports		      [3, 3]
	      Position		      [725, 111, 820, 169]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "num_ants=4"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Number of Antennas"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "num_ants=@1;"
	      MaskInitialization      "num_taps = floor(num_ants/2) + 1;\nnum_"
"validins = num_ants*num_taps;\n\naddr_offset = floor(num_ants/2) * num_taps -"
" sum(1:num_taps-1) - 1;\nif (mod(num_ants, 2) == 0)\n    addr_offset = addr_o"
"ffset - floor(num_ants/2);\nend\n\nnum_elements = nchoosek(num_ants, 2) + num"
"_ants;\nelements_bits = floor(log2(num_elements)) + 1;\n\nfmtstr = sprintf('n"
"um_ants=%d',num_ants);\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "n_ants"
	      System {
		Name			"x_engine_mask"
		Location		[2, 74, 1174, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "acc"
		  Position		  [970, 213, 1000, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid"
		  Position		  [110, 148, 140, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [110, 303, 140, 317]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [1015, 470, 1060, 490]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [2, 1]
		  Position		  [935, 321, 985, 374]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "2 * num_elements - 1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [1115, 543, 1145, 567]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [1115, 588, 1145, 612]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [225, 578, 255, 602]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay8"
		  Ports			  [1, 1]
		  Position		  [1020, 208, 1050, 232]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Dual Port RAM"
		  Ports			  [6, 2]
		  Position		  [1080, 115, 1145, 520]
		  SourceBlock		  "xbsIndex_r3/Dual Port RAM"
		  SourceType		  "Xilinx Dual Port Random Access Memo"
"ry"
		  depth			  "num_elements * 2"
		  initVector		  "0"
		  write_mode_A		  "Read After Write"
		  write_mode_B		  "No Read On Write"
		  latency		  "1"
		  mem_collision		  "off"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  rst_a			  "off"
		  init_a		  "0"
		  rst_b			  "off"
		  init_b		  "0"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [615, 348, 640, 372]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [950, 268, 985, 297]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [420, 593, 455, 622]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [960, 122, 985, 188]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [1175, 210, 1195, 230]
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [555, 591, 590, 609]
		  SourceBlock		  "casper_library/Misc/posedge"
		  SourceType		  "posedge"
		  ShowPortLabels	  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay_en"
		  Ports			  [2, 1]
		  Position		  [480, 579, 520, 621]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay_en"
		  SourceType		  "sync_delay_en"
		  ShowPortLabels	  "on"
		  DelayLen		  "num_elements+1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "win1_ctrl"
		  Ports			  [2, 2]
		  Position		  [400, 144, 505, 206]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "win1_ctrl"
		    Location		    [286, 272, 949, 816]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "write"
		    Position		    [25, 213, 55, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [25, 33, 55, 47]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [175, 90, 220, 110]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "elements_bits + 1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter2"
		    Ports		    [2, 1]
		    Position		    [105, 27, 155, 78]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "elements_bits + 1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "num_elements - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [255, 71, 300, 109]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "pulse_extender"
		    Ports		    [1, 1]
		    Position		    [340, 78, 390, 102]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskPromptString	    "Length of Pulse"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "num_elements=@1;"
		    MaskInitialization	    "pulse_len = 2*num_elements;\nbits"
" = ceil(log2(pulse_len));"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "num_elements"
		    System {
		    Name		    "pulse_extender"
		    Location		    [245, 164, 856, 492]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 113, 55, 127]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [80, 45, 125, 75]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant17"
		    Ports		    [0, 1]
		    Position		    [225, 65, 270, 95]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "pulse_len"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [340, 18, 365, 32]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [395, 38, 440, 82]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [295, 48, 340, 92]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [290, 18, 320, 32]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [225, 110, 245, 130]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "freeze_cntr"
		    Ports		    [2, 2]
		    Position		    [155, 28, 205, 152]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskPromptString	    "Counter Length (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "CounterBits=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "bits"
		    System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge"
		    Tag			    "Rising Edge Detector"
		    Ports		    [1, 1]
		    Position		    [80, 90, 120, 150]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 68, 335, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [470, 53, 500, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "posedge"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant17"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "posedge"
		    SrcPort		    1
		    DstBlock		    "freeze_cntr"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "write_addr"
		    Position		    [560, 48, 590, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "read"
		    Position		    [560, 83, 590, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter2"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "write_addr"
		    DstPort		    1
		    }
		    }
		    Line {
		    Labels		    [1, 1]
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "pulse_extender"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pulse_extender"
		    SrcPort		    1
		    DstBlock		    "read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Counter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "write"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Counter2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "win2_ctrl"
		  Ports			  [2, 2]
		  Position		  [400, 299, 505, 361]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "win2_ctrl"
		    Location		    [62, 152, 782, 669]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "write"
		    Position		    [25, 168, 55, 182]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [25, 93, 55, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [105, 74, 150, 96]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "num_elements"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "elements_bits + 1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [250, 60, 295, 80]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "num_elements * 2 - 2"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "elements_bits + 1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [245, 160, 290, 180]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "num_elements"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "elements_bits + 1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [4, 1]
		    Position		    [175, 66, 225, 119]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "elements_bits + 1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "num_elements * 2 - 1 - addr_offse"
"t"
		    cnt_to		    "71"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "on"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [325, 41, 370, 79]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational2"
		    Ports		    [2, 1]
		    Position		    [305, 141, 350, 179]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "pulse_extender1"
		    Ports		    [1, 1]
		    Position		    [410, 148, 460, 172]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskPromptString	    "Length of Pulse"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "num_elements=@1;"
		    MaskInitialization	    "pulse_len = 2*num_elements;\nbits"
" = ceil(log2(pulse_len));"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "num_elements"
		    System {
		    Name		    "pulse_extender1"
		    Location		    [245, 164, 856, 492]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 113, 55, 127]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [80, 45, 125, 75]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant17"
		    Ports		    [0, 1]
		    Position		    [225, 65, 270, 95]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "pulse_len"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [340, 18, 365, 32]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [395, 38, 440, 82]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [295, 48, 340, 92]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [290, 18, 320, 32]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [225, 110, 245, 130]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "freeze_cntr"
		    Ports		    [2, 2]
		    Position		    [155, 28, 205, 152]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskPromptString	    "Counter Length (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "CounterBits=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "bits"
		    System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge"
		    Tag			    "Rising Edge Detector"
		    Ports		    [1, 1]
		    Position		    [80, 90, 120, 150]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 68, 335, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [470, 53, 500, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "posedge"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant17"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "posedge"
		    SrcPort		    1
		    DstBlock		    "freeze_cntr"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "write_addr"
		    Position		    [605, 88, 635, 102]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "read"
		    Position		    [605, 153, 635, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "Relational2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "write_addr"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [0, -30; -215, 0]
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pulse_extender1"
		    SrcPort		    1
		    DstBlock		    "read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "Relational2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational2"
		    SrcPort		    1
		    DstBlock		    "pulse_extender1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Counter"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "write"
		    SrcPort		    1
		    Points		    [65, 0; 0, -60]
		    DstBlock		    "Counter"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "x_engine_valid_mask"
		  Ports			  [2, 2]
		  Position		  [170, 76, 285, 389]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Number of Antennas"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "num_ants=@1;"
		  MaskInitialization	  "num_taps = floor(num_ants/2) + 1;\n"
"cntr_bits = floor(log2(num_taps)) + 1;\nant_bits = floor(log2(num_ants)) + 1;"
"\nnum_validins = num_ants*num_taps;\nvalidin_bits = floor(log2(num_validins))"
" + 1;\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_ants"
		  System {
		    Name		    "x_engine_valid_mask"
		    Location		    [2, 74, 1014, 706]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [40, 248, 70, 262]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [590, 282, 640, 333]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [530, 95, 570, 115]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "num_taps-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "cntr_bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [160, 565, 205, 595]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "num_ants"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ant_bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [200, 80, 245, 110]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "num_validins"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "validin_bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [180, 500, 225, 530]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "num_validins/2"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "validin_bits - 1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [1040, 230, 1080, 250]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [500, 370, 545, 400]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "cntr_bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant6"
		    Ports		    [0, 1]
		    Position		    [1040, 501, 1080, 519]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant7"
		    Ports		    [0, 1]
		    Position		    [535, 286, 575, 304]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "num_taps-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "cntr_bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [595, 192, 625, 208]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "cntr_bits+1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [445, 172, 495, 223]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "cntr_bits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "num_taps-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter1"
		    Ports		    [2, 1]
		    Position		    [415, 292, 465, 343]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "ant_bits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "num_ants-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter2"
		    Ports		    [2, 1]
		    Position		    [185, 17, 235, 68]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "validin_bits + 1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "1"
		    cnt_to		    "num_validins * 2"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [180, 437, 230, 488]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "validin_bits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "1"
		    cnt_to		    "num_validins"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [680, 43, 710, 67]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [680, 498, 710, 522]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [680, 403, 710, 427]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [680, 323, 710, 347]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [785, 203, 815, 217]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [275, 571, 305, 589]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter3"
		    Ports		    [1, 1]
		    Position		    [885, 491, 915, 509]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [355, 312, 400, 343]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [930, 198, 975, 242]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [375, 488, 420, 532]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [940, 468, 985, 512]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [365, 223, 410, 267]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [755, 323, 800, 367]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [830, 177, 855, 243]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [1095, 187, 1120, 253]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [1095, 457, 1120, 523]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [585, 93, 630, 137]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [675, 188, 720, 232]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational2"
		    Ports		    [2, 1]
		    Position		    [285, 33, 330, 77]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational3"
		    Ports		    [2, 1]
		    Position		    [265, 453, 310, 497]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational4"
		    Ports		    [2, 1]
		    Position		    [560, 353, 605, 397]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [225, 573, 255, 587]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "write_win1"
		    Position		    [1140, 213, 1170, 227]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "write_w2"
		    Position		    [1140, 483, 1170, 497]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 165]
		    DstBlock		    "Relational4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [0, -90]
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [15, 0; 0, -40; -310, 0; 0, 160]
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [80, 0]
		    Branch {
		    Points		    [0, -155]
		    DstBlock		    "Counter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 265]
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    Points		    [0, -200]
		    DstBlock		    "Counter2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [145, 0]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 220]
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [50, 0; 0, 135]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    Points		    [0, 0; 200, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter3"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "write_win1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "write_w2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter1"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Counter1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational2"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [10, 0; 0, -30]
		    DstBlock		    "Relational2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    DstBlock		    "Relational3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [10, 0; 0, -30]
		    DstBlock		    "Relational3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational3"
		    SrcPort		    1
		    Points		    [20, 0; 0, 25]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational4"
		    SrcPort		    1
		    Points		    [55, 0]
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    DstBlock		    "Relational4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant6"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant7"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [1175, 413, 1205, 427]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [1175, 548, 1205, 562]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [1175, 593, 1205, 607]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [100, 0]
		  Branch {
		    Points		    [45, 0]
		    Branch {
		    Labels		    [1, 0]
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, -240]
		    Branch {
		    Points		    [0, -160]
		    DstBlock		    "win1_ctrl"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "win2_ctrl"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "x_engine_valid_mask"
		  SrcPort		  2
		  Points		  [20, 0]
		  Branch {
		    Points		    [75, 0]
		    DstBlock		    "win2_ctrl"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -235; 610, 0; 0, 60]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x_engine_valid_mask"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, -60; 615, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [65, 0]
		    DstBlock		    "win1_ctrl"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 460]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "valid"
		  SrcPort		  1
		  DstBlock		  "x_engine_valid_mask"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 280]
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "x_engine_valid_mask"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 195]
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Dual Port RAM"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  DstBlock		  "Dual Port RAM"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Delay8"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Dual Port RAM"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 195]
		    DstBlock		    "Dual Port RAM"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "acc"
		  SrcPort		  1
		  DstBlock		  "Delay8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Dual Port RAM"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Dual Port RAM"
		  SrcPort		  2
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Dual Port RAM"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  DstBlock		  "sync_delay_en"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync_delay_en"
		  SrcPort		  1
		  DstBlock		  "posedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [310, 0]
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -265]
		    DstBlock		    "Counter1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "win2_ctrl"
		  SrcPort		  1
		  Points		  [65, 0; 0, -140]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "win2_ctrl"
		  SrcPort		  2
		  Points		  [25, 0; 0, 20]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "win1_ctrl"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "win1_ctrl"
		  SrcPort		  2
		  Points		  [40, 0; 0, 165]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc"
	      Position		      [845, 98, 875, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [845, 128, 875, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [845, 158, 875, 172]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      7
	      Points		      [100, 0; 0, 5]
	      DstBlock		      "x_engine_mask"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      6
	      DstBlock		      "Term3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      5
	      Points		      [15, 0; 0, -105; 125, 0; 0, 115]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      4
	      Points		      [100, 0; 0, 10]
	      DstBlock		      "x_engine_mask"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      3
	      Points		      [20, 0]
	      DstBlock		      "Term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      2
	      Points		      [10, 0; 0, -45]
	      DstBlock		      "Term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      1
	      Points		      [0, -20; -460, 0; 0, 40; 45, 0; 0, 15]
	      DstBlock		      "auto_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      7
	      DstBlock		      "baseline_tap2"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      6
	      DstBlock		      "baseline_tap2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      5
	      DstBlock		      "baseline_tap2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      4
	      DstBlock		      "baseline_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      3
	      DstBlock		      "baseline_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      2
	      DstBlock		      "baseline_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      1
	      DstBlock		      "baseline_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      7
	      DstBlock		      "baseline_tap1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      6
	      DstBlock		      "baseline_tap1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      5
	      DstBlock		      "baseline_tap1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      4
	      DstBlock		      "baseline_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      3
	      DstBlock		      "baseline_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      2
	      DstBlock		      "baseline_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      1
	      DstBlock		      "baseline_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "x_engine_mask"
	      SrcPort		      3
	      Points		      [0, 5]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "x_engine_mask"
	      SrcPort		      2
	      Points		      [0, -5]
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "x_engine_mask"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "acc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "x_engine_mask"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "window_delay"
	      SrcPort		      1
	      Points		      [140, 0; 0, -70]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "window_valid"
	      SrcPort		      1
	      Points		      [15, 0; 0, -15]
	      DstBlock		      "window_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "auto_tap"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "auto_tap"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [15, 0; 0, 15]
	      DstBlock		      "auto_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "ant"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[15, 0; 0, 20]
		DstBlock		"auto_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"auto_tap"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "x_engine"
	  Ports			  [2, 3]
	  Position		  [165, 18, 250, 62]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "n_ant=4, mult=1, bram=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "x_engine"
	  MaskPromptString	  "Number of Antennas|Bit Width of Samples In|"
"Accumulation Length|Add Latency|Mult Latency|BRAM Latency|Multiplier Type (0="
"slices 1=embedded 2=bram)|Delay in BRAM"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "n_ants=@1;n_bits=@2;acc_len=@3;add_latency="
"@4;mult_latency=@5;bram_latency=@6;use_ded_mult=@7;use_bram_delay=@8;"
	  MaskInitialization	  "bit_growth = ceil(log2(acc_len));\nant_bits"
" = ceil(log2(n_ants));\nn_bits_out = (2*n_bits + 1 + bit_growth);\n\nx_engine"
"_init(gcb, ...\n    'n_ants', n_ants, ...\n    'n_bits', n_bits, ...\n    'ac"
"c_len', acc_len, ...\n    'add_latency', add_latency, ...\n    'mult_latency'"
", mult_latency, ...\n    'bram_latency', bram_latency, ...\n    'use_ded_mult"
"', use_ded_mult, ...\n    'use_bram_delay', use_bram_delay);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|4|128|1|2|1|1|1"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "x_engine"
	    Location		    [98, 119, 924, 658]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ant"
	      Position		      [55, 53, 85, 67]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [55, 178, 85, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [15, 89, 85, 121]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "8 * n_bits_out"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [15, 124, 85, 156]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term1"
	      Position		      [545, 25, 565, 45]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term2"
	      Position		      [545, 65, 565, 85]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term3"
	      Position		      [545, 105, 565, 125]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "auto_tap"
	      Ports		      [6, 7]
	      Position		      [135, 51, 230, 169]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "mult=1"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "auto_tap"
	      MaskPromptString	      "Use Dedicated Multipliers"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "use_ded_mult=@1;"
	      MaskInitialization      "auto_tap_init(gcb, ...\n    'use_ded_mu"
"lt', use_ded_mult);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1"
	      System {
		Name			"auto_tap"
		Location		[412, 176, 981, 693]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_del"
		  Position		  [175, 38, 205, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_ndel"
		  Position		  [130, 263, 160, 277]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_loop"
		  Position		  [355, 328, 385, 342]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [345, 128, 375, 142]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [345, 158, 375, 172]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [20, 143, 50, 157]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "a_loop_delay"
		  Ports			  [1, 1]
		  Position		  [405, 315, 450, 355]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "(acc_len - 1)*ceil(n_ants/2) + ce"
"il(n_ants/2)-floor(n_ants/2)"
		    bram_latency	    "bram_latency"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "a_loop_delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    "on"
		    DelayLen		    "(acc_len - 1)*ceil(n_ants/2) + ce"
"il(n_ants/2)-floor(n_ants/2)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "dual_pol_cmac"
		  Ports			  [5, 2]
		  Position		  [405, 98, 480, 172]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "dual_pol_cmac"
		    Location		    [0, 74, 1012, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "a2"
		    Position		    [25, 68, 55, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [20, 518, 50, 532]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [100, 553, 130, 567]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [100, 583, 130, 597]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [365, 275, 415, 330]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [115, 273, 140, 297]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [115, 133, 140, 157]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [110, 413, 135, 437]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [95, 31, 140, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [95, 61, 140, 89]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [90, 481, 135, 509]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [90, 511, 135, 539]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-6*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [95, 91, 140, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [95, 171, 140, 199]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [95, 201, 140, 229]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [95, 231, 140, 259]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-2*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [90, 311, 135, 339]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [90, 341, 135, 369]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [90, 371, 135, 399]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-4*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [90, 451, 135, 479]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [285, 115, 305, 135]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [285, 255, 305, 275]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [285, 395, 305, 415]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac1"
		    Ports		    [5, 2]
		    Position		    [170, 34, 265, 156]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac1"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac2"
		    Ports		    [5, 2]
		    Position		    [170, 174, 265, 296]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac2"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac3"
		    Ports		    [5, 2]
		    Position		    [170, 314, 265, 436]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac3"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac4"
		    Ports		    [5, 2]
		    Position		    [170, 454, 265, 576]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "cmac4"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [440, 298, 470, 312]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [285, 538, 315, 552]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    DstBlock		    "cmac4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac4"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    Points		    [10, 0; 0, -25]
		    DstBlock		    "cmac4"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [5, 0; 0, -20; 10, 0]
		    Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    2
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    2
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    1
		    Points		    [70, 0; 0, 90]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35]
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "a1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "a2"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [105, 179, 145, 221]
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "add_latency + mult_latency + acc_le"
"n + floor(n_ants/2 + 1) + 1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_del_out"
		  Position		  [370, 38, 400, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_ndel_out"
		  Position		  [250, 313, 280, 327]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_end_out"
		  Position		  [470, 328, 500, 342]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [500, 113, 530, 127]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [500, 148, 530, 162]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rst_out"
		  Position		  [85, 108, 115, 122]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [195, 193, 225, 207]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_loop_delay"
		  SrcPort		  1
		  DstBlock		  "a_end_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_loop"
		  SrcPort		  1
		  DstBlock		  "a_loop_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_ndel"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "a_ndel_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [210, 0; 0, -150]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_del"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    DstBlock		    "a_del_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "rst_out"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    4
		    }
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "baseline_tap1"
	      Ports		      [7, 7]
	      Position		      [275, 52, 370, 168]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "ant_sep=1, mult=1, bram=1"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      SourceBlock	      "casper_library/Correlator/baseline_tap"
	      SourceType	      "baseline_tap"
	      ShowPortLabels	      "on"
	      ant_sep		      "1"
	      use_ded_mult	      "1"
	      use_bram_delay	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "baseline_tap2"
	      Ports		      [7, 7]
	      Position		      [410, 52, 505, 168]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "ant_sep=2, mult=1, bram=1"
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      SourceBlock	      "casper_library/Correlator/baseline_tap"
	      SourceType	      "baseline_tap"
	      ShowPortLabels	      "on"
	      ant_sep		      "2"
	      use_ded_mult	      "1"
	      use_bram_delay	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc"
	      Position		      [545, 158, 575, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [545, 188, 575, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [545, 218, 575, 232]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ant"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"auto_tap"
		DstPort			1
	      }
	      Branch {
		Points			[15, 0; 0, 20]
		DstBlock		"auto_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [15, 0; 0, 15]
	      DstBlock		      "auto_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "auto_tap"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "auto_tap"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      1
	      DstBlock		      "baseline_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      2
	      DstBlock		      "baseline_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      3
	      DstBlock		      "baseline_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      4
	      DstBlock		      "baseline_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      5
	      DstBlock		      "baseline_tap1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      6
	      DstBlock		      "baseline_tap1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      7
	      DstBlock		      "baseline_tap1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      1
	      DstBlock		      "baseline_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      2
	      DstBlock		      "baseline_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      3
	      DstBlock		      "baseline_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      4
	      DstBlock		      "baseline_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      5
	      DstBlock		      "baseline_tap2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      6
	      DstBlock		      "baseline_tap2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      7
	      DstBlock		      "baseline_tap2"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      1
	      Points		      [0, -20; -460, 0; 0, 40; 45, 0; 0, 15]
	      DstBlock		      "auto_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      2
	      Points		      [10, 0; 0, -45]
	      DstBlock		      "Term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      3
	      Points		      [20, 0]
	      DstBlock		      "Term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      4
	      Points		      [10, 0; 0, 55]
	      DstBlock		      "acc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      5
	      Points		      [15, 0; 0, 70]
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      6
	      Points		      [20, 0]
	      DstBlock		      "Term3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      7
	      Points		      [0, 70]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "x_engine_mask"
	  Ports			  [3, 3]
	  Position		  [25, 176, 120, 234]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "num_ants=4"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "x_engine_mask"
	  MaskDescription	  "Used internally by windowed X-engine"
	  MaskPromptString	  "Number of Antennas"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_ants=@1;"
	  MaskInitialization	  "num_taps = floor(num_ants/2) + 1;\nnum_vali"
"dins = num_ants*num_taps;\n\naddr_offset = floor(num_ants/2) * num_taps - sum"
"(1:num_taps-1) - 1;\nif (mod(num_ants, 2) == 0)\n    addr_offset = addr_offse"
"t - floor(num_ants/2);\nend\n\nnum_elements = nchoosek(num_ants, 2) + num_ant"
"s;\nelements_bits = floor(log2(num_elements)) + 1;\n\nfmtstr = sprintf('num_a"
"nts=%d',num_ants);\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "n_ants"
	  System {
	    Name		    "x_engine_mask"
	    Location		    [2, 74, 1174, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "acc"
	      Position		      [970, 213, 1000, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid"
	      Position		      [110, 148, 140, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [110, 303, 140, 317]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [1015, 470, 1060, 490]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "elements_bits + 1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [2, 1]
	      Position		      [935, 321, 985, 374]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "elements_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2 * num_elements - 1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [1115, 543, 1145, 567]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [1115, 588, 1145, 612]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [225, 578, 255, 602]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [1020, 208, 1050, 232]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [1080, 115, 1145, 520]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "num_elements * 2"
	      initVector	      "0"
	      write_mode_A	      "Read After Write"
	      write_mode_B	      "No Read On Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [615, 348, 640, 372]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [950, 268, 985, 297]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [420, 593, 455, 622]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [960, 122, 985, 188]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [1175, 210, 1195, 230]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [555, 591, 590, 609]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay_en"
	      Ports		      [2, 1]
	      Position		      [480, 579, 520, 621]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay_en"
	      SourceType	      "sync_delay_en"
	      ShowPortLabels	      "on"
	      DelayLen		      "num_elements+1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "win1_ctrl"
	      Ports		      [2, 2]
	      Position		      [400, 144, 505, 206]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"win1_ctrl"
		Location		[286, 272, 949, 816]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "write"
		  Position		  [25, 213, 55, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [25, 33, 55, 47]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [175, 90, 220, 110]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter2"
		  Ports			  [2, 1]
		  Position		  [105, 27, 155, 78]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "num_elements - 1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [255, 71, 300, 109]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pulse_extender"
		  Ports			  [1, 1]
		  Position		  [340, 78, 390, 102]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Length of Pulse"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "num_elements=@1;"
		  MaskInitialization	  "pulse_len = 2*num_elements;\nbits ="
" ceil(log2(pulse_len));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_elements"
		  System {
		    Name		    "pulse_extender"
		    Location		    [245, 164, 856, 492]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 113, 55, 127]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [80, 45, 125, 75]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant17"
		    Ports		    [0, 1]
		    Position		    [225, 65, 270, 95]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "pulse_len"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [340, 18, 365, 32]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [395, 38, 440, 82]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [295, 48, 340, 92]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [290, 18, 320, 32]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [225, 110, 245, 130]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "freeze_cntr"
		    Ports		    [2, 2]
		    Position		    [155, 28, 205, 152]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskPromptString	    "Counter Length (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "CounterBits=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "bits"
		    System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge"
		    Tag			    "Rising Edge Detector"
		    Ports		    [1, 1]
		    Position		    [80, 90, 120, 150]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 68, 335, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [470, 53, 500, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "posedge"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant17"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "posedge"
		    SrcPort		    1
		    DstBlock		    "freeze_cntr"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_addr"
		  Position		  [560, 48, 590, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "read"
		  Position		  [560, 83, 590, 97]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Relational1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "write_addr"
		    DstPort		    1
		  }
		}
		Line {
		  Labels		  [1, 1]
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  DstBlock		  "pulse_extender"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pulse_extender"
		  SrcPort		  1
		  DstBlock		  "read"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Counter2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "write"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Counter2"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "win2_ctrl"
	      Ports		      [2, 2]
	      Position		      [400, 299, 505, 361]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"win2_ctrl"
		Location		[62, 152, 782, 669]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "write"
		  Position		  [25, 168, 55, 182]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [25, 93, 55, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [105, 74, 150, 96]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_elements"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [250, 60, 295, 80]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_elements * 2 - 2"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [245, 160, 290, 180]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_elements"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [4, 1]
		  Position		  [175, 66, 225, 119]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "num_elements * 2 - 1 - addr_offset"
		  cnt_to		  "71"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [325, 41, 370, 79]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  Ports			  [2, 1]
		  Position		  [305, 141, 350, 179]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pulse_extender1"
		  Ports			  [1, 1]
		  Position		  [410, 148, 460, 172]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Length of Pulse"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "num_elements=@1;"
		  MaskInitialization	  "pulse_len = 2*num_elements;\nbits ="
" ceil(log2(pulse_len));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_elements"
		  System {
		    Name		    "pulse_extender1"
		    Location		    [245, 164, 856, 492]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 113, 55, 127]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [80, 45, 125, 75]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant17"
		    Ports		    [0, 1]
		    Position		    [225, 65, 270, 95]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "pulse_len"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [340, 18, 365, 32]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [395, 38, 440, 82]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [295, 48, 340, 92]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [290, 18, 320, 32]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [225, 110, 245, 130]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "freeze_cntr"
		    Ports		    [2, 2]
		    Position		    [155, 28, 205, 152]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskPromptString	    "Counter Length (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "CounterBits=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "bits"
		    System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge"
		    Tag			    "Rising Edge Detector"
		    Ports		    [1, 1]
		    Position		    [80, 90, 120, 150]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 68, 335, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [470, 53, 500, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "posedge"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant17"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "posedge"
		    SrcPort		    1
		    DstBlock		    "freeze_cntr"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_addr"
		  Position		  [605, 88, 635, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "read"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Relational2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "write_addr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [0, -30; -215, 0]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_extender1"
		  SrcPort		  1
		  DstBlock		  "read"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  DstBlock		  "pulse_extender1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Counter"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "write"
		  SrcPort		  1
		  Points		  [65, 0; 0, -60]
		  DstBlock		  "Counter"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "x_engine_valid_mask"
	      Ports		      [2, 2]
	      Position		      [170, 76, 285, 389]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Number of Antennas"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "num_ants=@1;"
	      MaskInitialization      "num_taps = floor(num_ants/2) + 1;\ncntr"
"_bits = floor(log2(num_taps)) + 1;\nant_bits = floor(log2(num_ants)) + 1;\nnu"
"m_validins = num_ants*num_taps;\nvalidin_bits = floor(log2(num_validins)) + 1"
";\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "num_ants"
	      System {
		Name			"x_engine_valid_mask"
		Location		[2, 74, 1014, 706]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [40, 248, 70, 262]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 178, 70, 192]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [590, 282, 640, 333]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [530, 95, 570, 115]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_taps-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "cntr_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [160, 565, 205, 595]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_ants"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "ant_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [200, 80, 245, 110]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_validins"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "validin_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [180, 500, 225, 530]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_validins/2"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "validin_bits - 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [1040, 230, 1080, 250]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [500, 370, 545, 400]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "cntr_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [1040, 501, 1080, 519]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  Ports			  [0, 1]
		  Position		  [535, 286, 575, 304]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_taps-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "cntr_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [595, 192, 625, 208]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "cntr_bits+1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [445, 172, 495, 223]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "cntr_bits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "num_taps-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [2, 1]
		  Position		  [415, 292, 465, 343]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "ant_bits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "num_ants-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter2"
		  Ports			  [2, 1]
		  Position		  [185, 17, 235, 68]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "validin_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "1"
		  cnt_to		  "num_validins * 2"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [180, 437, 230, 488]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "validin_bits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "1"
		  cnt_to		  "num_validins"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [680, 43, 710, 67]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [680, 498, 710, 522]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [680, 403, 710, 427]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [680, 323, 710, 347]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [785, 203, 815, 217]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [275, 571, 305, 589]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [885, 491, 915, 509]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [355, 312, 400, 343]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [930, 198, 975, 242]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [375, 488, 420, 532]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [940, 468, 985, 512]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [2, 1]
		  Position		  [365, 223, 410, 267]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [755, 323, 800, 367]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [830, 177, 855, 243]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [1095, 187, 1120, 253]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [1095, 457, 1120, 523]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [585, 93, 630, 137]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [675, 188, 720, 232]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  Ports			  [2, 1]
		  Position		  [285, 33, 330, 77]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  Ports			  [2, 1]
		  Position		  [265, 453, 310, 497]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational4"
		  Ports			  [2, 1]
		  Position		  [560, 353, 605, 397]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 573, 255, 587]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_win1"
		  Position		  [1140, 213, 1170, 227]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_w2"
		  Position		  [1140, 483, 1170, 497]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 165]
		    DstBlock		    "Relational4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [0, -90]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [15, 0; 0, -40; -310, 0; 0, 160]
		  Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Counter2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 265]
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    Points		    [0, -200]
		    DstBlock		    "Counter2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [145, 0]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 220]
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [50, 0; 0, 135]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [0, 0; 200, 0]
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [200, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "write_win1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "write_w2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Counter1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -30]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  Points		  [10, 0; 0, -30]
		  DstBlock		  "Relational3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Slice"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  Points		  [20, 0; 0, 25]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [25, 0; 0, -60]
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  Points		  [5, 0; 0, -35]
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational4"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "Relational4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      Position		      [1175, 413, 1205, 427]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [1175, 548, 1205, 562]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [1175, 593, 1205, 607]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [100, 0]
	      Branch {
		Points			[45, 0]
		Branch {
		  Labels		  [1, 0]
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "sync_delay_en"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -240]
		Branch {
		  Points		  [0, -160]
		  DstBlock		  "win1_ctrl"
		  DstPort		  2
		}
		Branch {
		  Points		  [25, 0]
		  DstBlock		  "win2_ctrl"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "x_engine_valid_mask"
	      SrcPort		      2
	      Points		      [20, 0]
	      Branch {
		Points			[75, 0]
		DstBlock		"win2_ctrl"
		DstPort			1
	      }
	      Branch {
		Points			[0, -235; 610, 0; 0, 60]
		Branch {
		  Points		  [0, 140]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Mux"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "x_engine_valid_mask"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, -60; 615, 0]
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[65, 0]
		DstBlock		"win1_ctrl"
		DstPort			1
	      }
	      Branch {
		Points			[0, 460]
		DstBlock		"Logical4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      DstBlock		      "x_engine_valid_mask"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 280]
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"x_engine_valid_mask"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, 195]
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "acc"
	      SrcPort		      1
	      DstBlock		      "Delay8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "sync_delay_en"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_delay_en"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [310, 0]
	      Branch {
		DstBlock		"Delay2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -265]
		DstBlock		"Counter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "win2_ctrl"
	      SrcPort		      1
	      Points		      [65, 0; 0, -140]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "win2_ctrl"
	      SrcPort		      2
	      Points		      [25, 0; 0, 20]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "win1_ctrl"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "win1_ctrl"
	      SrcPort		      2
	      Points		      [40, 0; 0, 165]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "xeng_tvg"
	  Ports			  [4, 3]
	  Position		  [165, 191, 270, 244]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "x_eng_tvg"
	  MaskDescription	  "Basic test vector generator for CASPER X-en"
"gines."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\xeng_tvg\\xeng_tvg.html''])')"
	  MaskPromptString	  "Number of Antennas (2^?):|Bitwidth of sampl"
"es in|X Integration Length (2^?):|Sync Pulse Period (2^?):"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "ant_bits=@1;bits_in=@2;x_int_bits=@3;sync_p"
"eriod=@4;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|4|7|18"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "xeng_tvg"
	    Location		    [-12, 74, 1144, 740]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "tvg_sel"
	      Position		      [125, 238, 155, 252]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [815, 268, 845, 282]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [130, 53, 160, 67]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [125, 168, 155, 182]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [4, 1]
	      Position		      [750, 276, 800, 329]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [4, 1]
	      Position		      [820, 411, 870, 464]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [605, 552, 665, 568]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [605, 582, 665, 598]
	      ShowName		      off
	      Value		      "4369"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant10"
	      Position		      [605, 702, 665, 718]
	      ShowName		      off
	      Value		      "4369*5"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant11"
	      Position		      [605, 732, 665, 748]
	      ShowName		      off
	      Value		      "4369*6"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant12"
	      Position		      [605, 762, 665, 778]
	      ShowName		      off
	      Value		      "4369*7"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant13"
	      Ports		      [0, 1]
	      Position		      [175, 82, 200, 98]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [605, 612, 665, 628]
	      ShowName		      off
	      Value		      "4369*2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [175, 362, 200, 378]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "2"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [650, 485, 695, 505]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-0.25"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bits_in"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [650, 450, 695, 470]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0.5"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bits_in"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [650, 415, 695, 435]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-6/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bits_in"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [650, 380, 695, 400]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0.1"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bits_in"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant8"
	      Position		      [605, 642, 665, 658]
	      ShowName		      off
	      Value		      "4369*3"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant9"
	      Position		      [605, 672, 665, 688]
	      ShowName		      off
	      Value		      "4369*4"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [330, 269, 370, 311]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "x_int_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [2, 1]
	      Position		      [655, 254, 695, 301]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "bits_in"
	      bin_pt		      "0"
	      arith_type	      "Signed  (2's comp)"
	      start_count	      "0"
	      cnt_to		      "7"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter2"
	      Ports		      [2, 1]
	      Position		      [545, 504, 585, 551]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "3"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "7"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [655, 314, 695, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "bits_in"
	      bin_pt		      "0"
	      arith_type	      "Signed  (2's comp)"
	      start_count	      "0"
	      cnt_to		      "0"
	      cnt_by_val	      "1"
	      operation		      "Down"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter4"
	      Ports		      [0, 1]
	      Position		      [15, 184, 55, 226]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "sync_period+1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "2^sync_period - 2"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [330, 48, 370, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [875, 263, 905, 287]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [880, 48, 910, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [875, 293, 905, 317]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [330, 163, 370, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [875, 233, 905, 257]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [875, 163, 905, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [935, 163, 965, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay9"
	      Ports		      [1, 1]
	      Position		      [930, 48, 960, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [130, 19, 185, 41]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "use_tvg"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [125, 134, 180, 156]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "use_tvg"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      Position		      [295, 352, 355, 368]
	      ShowName		      off
	      GotoTag		      "use_tvg"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [215, 15, 245, 105]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [9, 1]
	      Position		      [880, 513, 900, 787]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "8"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [5, 1]
	      Position		      [935, 227, 965, 383]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux4"
	      Ports		      [3, 1]
	      Position		      [215, 130, 245, 220]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [725, 383, 765, 397]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [725, 418, 765, 432]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [725, 453, 765, 467]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [725, 488, 765, 502]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [235, 338, 280, 382]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice10"
	      Ports		      [1, 1]
	      Position		      [805, 733, 835, 747]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "bits_in*4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice11"
	      Ports		      [1, 1]
	      Position		      [805, 763, 835, 777]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "bits_in*4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [390, 283, 420, 297]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "x_int_bits"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [805, 553, 835, 567]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "bits_in*4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [75, 198, 105, 212]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "sync_period"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [805, 583, 835, 597]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "bits_in*4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [805, 613, 835, 627]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "bits_in*4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [805, 643, 835, 657]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "bits_in*4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [805, 673, 835, 687]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "bits_in*4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [805, 703, 835, 717]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "bits_in*4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ant_edge"
	      Ports		      [1, 1]
	      Position		      [435, 281, 470, 299]
	      SourceBlock	      "casper_library/Misc/edge"
	      SourceType	      "edge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge2"
	      Ports		      [1, 1]
	      Position		      [120, 196, 155, 214]
	      SourceBlock	      "casper_library/Misc/edge"
	      SourceType	      "edge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tv0"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [680, 545, 780, 575]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "new_lib_block_xeng_tvg_tv0_user_data_ou"
"t"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tv1"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [680, 575, 780, 605]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "new_lib_block_xeng_tvg_tv1_user_data_ou"
"t"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tv2"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [680, 605, 780, 635]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "new_lib_block_xeng_tvg_tv2_user_data_ou"
"t"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tv3"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [680, 635, 780, 665]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "new_lib_block_xeng_tvg_tv3_user_data_ou"
"t"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tv4"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [680, 665, 780, 695]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "new_lib_block_xeng_tvg_tv4_user_data_ou"
"t"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tv5"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [680, 695, 780, 725]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "new_lib_block_xeng_tvg_tv5_user_data_ou"
"t"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tv6"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [680, 725, 780, 755]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "new_lib_block_xeng_tvg_tv6_user_data_ou"
"t"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tv7"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [680, 755, 780, 785]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "new_lib_block_xeng_tvg_tv7_user_data_ou"
"t"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [995, 298, 1025, 312]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [995, 168, 1025, 182]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [995, 53, 1025, 67]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay9"
	      SrcPort		      1
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant8"
	      SrcPort		      1
	      DstBlock		      "tv3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant9"
	      SrcPort		      1
	      DstBlock		      "tv4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant10"
	      SrcPort		      1
	      DstBlock		      "tv5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant11"
	      SrcPort		      1
	      DstBlock		      "tv6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant12"
	      SrcPort		      1
	      DstBlock		      "tv7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "tv2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "tv1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Concat2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [15, 0; 0, -15]
	      DstBlock		      "Concat2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [15, 0; 0, 5]
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [20, 0; 0, 25]
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge2"
	      SrcPort		      1
	      DstBlock		      "Mux4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice11"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Slice10"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "tv7"
	      SrcPort		      1
	      DstBlock		      "Slice11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tv6"
	      SrcPort		      1
	      DstBlock		      "Slice10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tv5"
	      SrcPort		      1
	      DstBlock		      "Slice9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tv4"
	      SrcPort		      1
	      DstBlock		      "Slice8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tv3"
	      SrcPort		      1
	      DstBlock		      "Slice7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tv2"
	      SrcPort		      1
	      DstBlock		      "Slice6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tv1"
	      SrcPort		      1
	      DstBlock		      "Slice5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter2"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -285]
	      DstBlock		      "Mux3"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "tv0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tv0"
	      SrcPort		      1
	      DstBlock		      "Slice3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux4"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, 115]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter4"
	      SrcPort		      1
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "edge2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [0, 0; 155, 0]
	      Branch {
		DstBlock		"Counter2"
		DstPort			1
	      }
	      Branch {
		Points			[75, 0]
		Branch {
		  Points		  [0, 90]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Delay7"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "Delay8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [20, 0; 0, -15]
	      Branch {
		DstBlock		"Concat1"
		DstPort			4
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Concat1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, -105]
	      DstBlock		      "Mux3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tvg_sel"
	      SrcPort		      1
	      Points		      [0, 0; 60, 0]
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Delay9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ant_edge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Slice2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ant_edge"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[70, 0]
		Branch {
		  Points		  [0, 60]
		  DstBlock		  "Counter3"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Counter1"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, 250]
		DstBlock		"Counter2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"Concat1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Concat1"
		DstPort			1
	      }
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Delays"
      Ports		      []
      Position		      [95, 215, 145, 265]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Delays"
	Location		[32, 84, 601, 686]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "delay"
	  Ports			  [1, 1]
	  Position		  [180, 40, 225, 80]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  BlockChoice		  "delay_bram"
	  TemplateBlock		  "self"
	  MemberBlocks		  "delay_bram,delay_slr"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "delay"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [20, 40, 40, 60]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_bram"
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      SourceBlock	      "casper_library/Delays/delay_bram"
	      SourceType	      "delay_bram"
	      ShowPortLabels	      "on"
	      DelayLen		      "7"
	      bram_latency	      "4"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "delay_bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_bram"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_bram"
	  Ports			  [1, 1]
	  Position		  [45, 40, 85, 80]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "delay_bram"
	  MaskDescription	  "A delay block that uses BRAM for its storag"
"e."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_delay_bram\\sp_delay_bram.html''])')"
	  MaskPromptString	  "Delay By:|BRAM Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "DelayLen=@1;bram_latency=@2;"
	  MaskInitialization	  "if (DelayLen <= bram_latency)\n	erro"
"r('delay value must be greater than BRAM Latency');\nend\nBitWidth = max(ceil"
"(log2(DelayLen)), 2);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "7|4"
	  MaskTabNameString	  ","
	  System {
	    Name		    "delay_bram"
	    Location		    [137, 87, 917, 538]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [285, 128, 315, 142]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [320, 143, 355, 167]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [310, 70, 350, 110]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "DelayLen - bram_latency - 1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Single Port RAM"
	      Ports		      [3, 1]
	      Position		      [370, 108, 435, 162]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "2^BitWidth"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "bram_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [455, 128, 485, 142]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Single Port RAM"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_bram_en_plus"
	  Ports			  [2, 2]
	  Position		  [45, 105, 85, 145]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "delay_bram_en_plus"
	  MaskDescription	  "A delay block that uses BRAM for its storag"
"e and only shifts when enabled.\nHowever, BRAM latency cannot be enabled, so "
"output appears <i>bram_latency</i>\nclocks after an enable."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\delay_bram_en_plus_usage.html''])')"
	  MaskPromptString	  "Enabled Delays:|Extra (unenabled) delay for"
" BRAM Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "DelayLen=@1;bram_latency=@2;"
	  MaskInitialization	  "BitWidth = max(ceil(log2(DelayLen)), 2);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "7|4"
	  MaskTabNameString	  ","
	  System {
	    Name		    "delay_bram_en_plus"
	    Location		    [137, 87, 917, 538]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [285, 128, 315, 142]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [220, 148, 250, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [310, 70, 350, 110]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "DelayLen - 1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [375, 180, 420, 210]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "bram_latency"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Single Port RAM"
	      Ports		      [3, 1]
	      Position		      [370, 108, 435, 162]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "2^BitWidth"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "bram_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [455, 128, 485, 142]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [455, 188, 485, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Single Port RAM"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Single Port RAM"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_bram_prog"
	  Ports			  [2, 1]
	  Position		  [285, 115, 325, 155]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "delay_bram_prog"
	  MaskDescription	  "A delay block that uses BRAM for its storag"
"e and has a run-time programmable\ndelay.  When delay is changed, some random"
"ly determined samples will\nbe inserted/dropped from the buffered stream."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\delay_bram_prog_usage.html''])')"
	  MaskPromptString	  "Max Delay (2^?):|BRAM Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "MaxDelay=@1;bram_latency=@2;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "7|4"
	  MaskTabNameString	  ","
	  System {
	    Name		    "delay_bram_prog"
	    Location		    [431, 281, 897, 666]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [200, 158, 230, 172]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [25, 153, 55, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [75, 145, 125, 200]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [20, 188, 55, 212]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "bram_latency + 1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [235, 173, 270, 197]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [120, 30, 160, 70]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "DelayLen - bram_latency - 1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [190, 63, 235, 107]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Single Port RAM"
	      Ports		      [3, 1]
	      Position		      [285, 138, 350, 192]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "2^MaxDelay"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "bram_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [370, 158, 400, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[95, 0]
		DstBlock		"Single Port RAM"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Single Port RAM"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 40; -135, 0]
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_bram_prog_dp"
	  Ports			  [2, 1]
	  Position		  [250, 310, 290, 350]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Max Delay (2^?)|BRAM Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "ram_bits=@1;bram_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|4"
	  MaskTabNameString	  ","
	  System {
	    Name		    "delay_bram_prog_dp"
	    Location		    [670, 84, 1269, 972]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [180, 43, 210, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [55, 83, 85, 97]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [115, 52, 165, 103]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "ram_bits"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [225, 56, 240, 74]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [225, 102, 240, 118]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [255, 29, 320, 116]
	      AncestorBlock	      "xbsIndex_r3/Dual Port RAM"
	      FunctionName	      "xldpram"
	      Parameters	      "sfcn_mwsv__"
	      MaskType		      "Xilinx Dual Port Random Access Memory"
	      MaskDescription	      "Dual port random access memory (RAM). I"
"ndependent address, data and write enable ports allow shared access to a sing"
"le memory space. Dual ports enable simultaneous access to the memory space at"
" different sample rates using multiple data widths."
	      MaskHelp		      "eval('xlWeb(xlhtmldoclink(''Dual Port R"
"AM''))');"
	      MaskPromptString	      "Depth|Initial Value Vector|Write Mode: "
" Port A|Write Mode:  Port B|Latency|Provide Output Valid Port|Zero Initial Ou"
"tput  (otherwise NaN)|Use Explicit Sample Period|Sample Period  (use -1 to in"
"herit first known input period)|Override with Doubles|Provide Reset Port for "
"Port A Output Register|Initial Value for Port A Output Register|Provide Reset"
" Port for Port B Output Register|Initial Value for Port B Output Register|---"
"------------------- Show Implementation Parameters --------------------------"
"---------------------------------------------------------|Use Distributed Mem"
"ory (instead of block RAM)|Use Placement Information for Core|Generate Core|F"
"PGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs]|Use Area Above F"
"or Estimation"
	      MaskStyleString	      "edit,edit,popup(Read After Write|Read B"
"efore Write|No Read On Write),popup(Read After Write|Read Before Write|No Rea"
"d On Write),edit,checkbox,checkbox,checkbox,edit,checkbox,checkbox,edit,check"
"box,edit,checkbox,checkbox,checkbox,checkbox,edit,checkbox"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,off,off,off,on,on"
	      MaskCallbackString      "|||||||xldpramCallback|||xldpramCallbac"
"k||xldpramCallback||xldpramCallback|xldpramCallback||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,"
"on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,off,on,off,on,on,off,"
"on,off,on,off,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,"
"on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,"
	      MaskVariables	      "depth=@1;initVector=@2;write_mode_A=@3;"
"write_mode_B=@4;latency=@5;mem_collision=@6;init_zero=@7;explicit_period=@8;p"
"eriod=@9;dbl_ovrd=@10;rst_a=@11;init_a=@12;rst_b=@13;init_b=@14;show_param=@1"
"5;distributed_mem=@16;use_rpm=@17;gen_core=@18;xl_area=@19;xl_use_area=@20;"
	      MaskInitialization      "[designRoot, family, part, speed, packa"
"ge, simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,"
"1,1);\nif isempty(family)\n	family = 'Virtex2';\nend;\ndbl_ovrdStr = '"
"';\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position');\n"
"iWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/"
"2;\n[logoX, logoY] = xlogo(iPos);\n[memX,memY] = memplot(iPos,min(depth,floor"
"(iWidth/4)));\n\ndataBPNum = 1;\ndataBStr = '';\nweBPNum = 1;\nweBStr = '';\n"
"rstAPNum = 1;\nrstAStr = '';\nrstBPNum = 1;\nrstBStr = '';\nif(distributed_me"
"m==0)\n   dataBPNum = 5;\n   dataBStr = 'data_B';\n   weBPNum = 6;\n   weBStr"
" = 'we_B';\n   if (latency==1)\n	   if (rst_a)\n		   rst"
"APNum = 7;\n		   rstAStr = 'rst_A';\n		   if (rst"
"_b)\n	   			rstBPNum = 8;\n		"
"		rstBStr = 'rst_B';\n			end\n	"
"	else\n			if (rst_b)\n	   		"
"	rstBPNum = 7;\n				rstBStr = 'rst_B';\n"
"			end\n		end\n   end\nend\n\nvoutAPNum = "
"1;\nvoutAStr = '';\nvoutBPNum = 1;\nvoutBStr = '';\ndoutBPNum=2;\nif((mem_col"
"lision==1) && (distributed_mem==0) )\n   voutAPNum = 2;\n   voutAStr = 'vout_"
"A';\n   doutBPNum=3;\n   voutBPNum = 4;\n   voutBStr = 'vout_B';\nend\n\n% on"
"e time added for param list\nuseCore = 1;\ndblOvrd = dbl_ovrd;\nprecision0 = "
"1;\nprecision1 = 1;\nprecision2 = 1;\nprecision3 = 1;\ndepthA = depth;\ninit "
"= initVector;\nwrite_mode_a = write_mode_A;\nwrite_mode_b = write_mode_B;\nin"
"itZero = init_zero;\nexplicitClk = explicit_period;\ngen_core = 1;\n\n% just "
"pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables'"
");\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] ,bg);\npatch([0 iWidth iWidth 0],[iCy-2 iCy-2 iCy+2 iCy+2] , .9* bg)"
";\npatch(logoX,logoY , fg);\nport_label('input',1,'addr_A');\nport_label('inp"
"ut',2,'data_A');\nport_label('input',3,'we_A');\nport_label('input',4,'addr_B"
"');\nport_label('input',dataBPNum,dataBStr);\nport_label('input',weBPNum,weBS"
"tr);\nport_label('input',rstAPNum,rstAStr);\nport_label('input',rstBPNum,rstB"
"Str);\nport_label('output',1,'A');\nport_label('output',doutBPNum,'B');\nport"
"_label('output',voutAPNum,voutAStr);\nport_label('output',voutBPNum,voutBStr)"
";\n;plot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2^ram_bits|0|Read After Write|Read Afte"
"r Write|bram_latency|off|on|off|1|off|off|0|off|0|off|off|off|off|[0, 0, 0, 0"
", 0, 0, 0]|off"
	      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wr_addr"
	      Ports		      [0, 1]
	      Position		      [15, 16, 50, 54]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "ram_bits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [355, 88, 385, 102]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Dual Port RAM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; -5, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "wr_addr"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"AddSub"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_complex"
	  Ports			  [1, 1]
	  Position		  [305, 28, 345, 72]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "depth = 6\ndelay_bram"
	  UserDataPersistent	  on
	  UserData		  "DataTag9"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "delay_complex"
	  MaskDescription	  "A delay block that treats its input as comp"
"lex, splits it into real and imaginary components, delays each component by a"
" specified amount, and then re-joins them into a complex output.  The underly"
"ing storage is user-selectable (either BRAM or SLR16 elements).  The reason f"
"or this is wide (36 bit) delays make adjacent multipliers in multiplier-bram "
"pairs unusable."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\delay_complex_usage.html''])')"
	  MaskPromptString	  "Delay Length|Sample Bit Width|Binary Point|"
"Use BRAM (0=no, 1=yes)|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "delay=@1;n_bits=@2;bin_pt=@3;use_bram=@4;br"
"am_latency=@5;"
	  MaskInitialization	  "delay_complex_init(gcb, ...\n    'delay', d"
"elay, ...\n    'n_bits', n_bits, ...\n    'bin_pt', bin_pt, ...\n    'use_bra"
"m', use_bram, ...\n    'bram_latency', bram_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|18|17|1|2"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "delay_complex"
	    Location		    [720, 298, 1094, 538]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 73, 55, 87]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 59, 120, 101]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay1"
	      Ports		      [1, 1]
	      Position		      [160, 25, 205, 65]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "delay"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "delay"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay1"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "delay"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay2"
	      Ports		      [1, 1]
	      Position		      [160, 95, 205, 135]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "delay"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "delay"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay2"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "delay"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [250, 59, 290, 101]
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "Real-Imag to Complex"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [315, 73, 345, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      DstBlock		      "delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay1"
	      SrcPort		      1
	      Points		      [10, 0; 0, 25]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0; 0, 25]
	      DstBlock		      "delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_slr"
	  Ports			  [1, 1]
	  Position		  [115, 40, 155, 80]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "delay_slr"
	  MaskDescription	  "A delay block that uses slices (SLR16s) for"
" its storage."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\delay_slr_usage.html''])')"
	  MaskPromptString	  "Delay by:"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0"
	  System {
	    Name		    "delay_slr"
	    Location		    [468, 447, 743, 545]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 38, 60, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_slr"
	      Ports		      [1, 1]
	      Position		      [80, 22, 125, 68]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "DelayLen"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [145, 38, 175, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "delay_slr"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "delay_slr"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_wideband_prog"
	  Ports			  [6, 5]
	  Position		  [55, 293, 155, 427]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "Min Delay=7"
	  UserDataPersistent	  on
	  UserData		  "DataTag12"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "delay_wideband_prog"
	  MaskPromptString	  "Max Delay (Sample Clks)|Number of Simultane"
"ous Inputs(2^?)|BRAM Latency|Select type of BRAM "
	  MaskStyleString	  "edit,edit,edit,popup(Single Port|Dual Port)"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "max_delay=@1;n_inputs_bits=@2;bram_latency="
"@3;bram_type=&4;"
	  MaskInitialization	  "delay_wideband_prog_init(gcb,...\n    'max_"
"delay',max_delay,...\n    'n_inputs_bits',n_inputs_bits,...\n    'bram_latenc"
"y',bram_latency,...\n    'bram_type',bram_type);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1024|2|4|Dual Port"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "delay_wideband_prog"
	    Location		    [2, 82, 1253, 978]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [15, 178, 45, 192]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 713, 45, 727]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in1"
	      Position		      [785, 268, 815, 282]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in2"
	      Position		      [785, 368, 815, 382]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in3"
	      Position		      [785, 448, 815, 462]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in4"
	      Position		      [785, 528, 815, 542]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [720, 367, 770, 418]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      Ports		      [2, 1]
	      Position		      [720, 447, 770, 498]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub3"
	      Ports		      [2, 1]
	      Position		      [720, 527, 770, 578]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [485, 401, 500, 419]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "2"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [485, 481, 500, 499]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "2"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [485, 561, 500, 579]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "2"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [595, 390, 640, 420]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [595, 470, 640, 500]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [595, 550, 640, 580]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [525, 395, 570, 415]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [525, 475, 570, 495]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [525, 555, 570, 575]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "barrel_switcher"
	      Ports		      [6, 5]
	      Position		      [1055, 275, 1145, 620]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "n_inputs=2"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "barrel_switcher"
	      MaskPromptString	      "Number of Inputs: (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "n_inputs=@1;"
	      MaskInitialization      "barrel_switcher_init(gcb,...\n    'n_in"
"puts', n_inputs);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2"
	      System {
		Name			"barrel_switcher"
		Location		[403, 82, 946, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sel"
		  Position		  [15, 23, 45, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [15, 493, 45, 507]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [15, 173, 45, 187]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [15, 253, 45, 267]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  Position		  [15, 333, 45, 347]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In4"
		  Position		  [15, 413, 45, 427]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [165, 15, 195, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay_sync"
		  Ports			  [1, 1]
		  Position		  [55, 493, 85, 507]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux11"
		  Ports			  [3, 1]
		  Position		  [165, 147, 190, 213]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux12"
		  Ports			  [3, 1]
		  Position		  [315, 147, 340, 213]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux21"
		  Ports			  [3, 1]
		  Position		  [165, 227, 190, 293]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux22"
		  Ports			  [3, 1]
		  Position		  [315, 227, 340, 293]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux31"
		  Ports			  [3, 1]
		  Position		  [165, 307, 190, 373]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux32"
		  Ports			  [3, 1]
		  Position		  [315, 307, 340, 373]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux41"
		  Ports			  [3, 1]
		  Position		  [165, 387, 190, 453]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux42"
		  Ports			  [3, 1]
		  Position		  [315, 387, 340, 453]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [85, 91, 130, 119]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [235, 91, 280, 119]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [95, 493, 125, 507]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [465, 173, 495, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [465, 253, 495, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out3"
		  Position		  [465, 333, 495, 347]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out4"
		  Position		  [465, 413, 495, 427]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay_sync"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay_sync"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sel"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux11"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux21"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux31"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux41"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux12"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux22"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux32"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux42"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux11"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux31"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Mux12"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux21"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux41"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Mux22"
		  SrcPort		  1
		  DstBlock		  "Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux31"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux11"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Mux32"
		  SrcPort		  1
		  DstBlock		  "Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux41"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux21"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Mux42"
		  SrcPort		  1
		  DstBlock		  "Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux11"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux12"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux42"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Mux21"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux22"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux12"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Mux31"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux32"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux22"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Mux41"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mux42"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux32"
		    DstPort		    3
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram_rd_addrs"
	      Ports		      [1, 1]
	      Position		      [400, 282, 425, 308]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bs_sel"
	      Ports		      [1, 1]
	      Position		      [400, 328, 425, 352]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_dp"
	      Ports		      [2, 1]
	      Position		      [845, 265, 885, 305]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Max Delay (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "ram_bits=@1;bram_latency=@2;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|4"
	      MaskTabNameString	      ","
	      System {
		Name			"delay_dp"
		Location		[670, 82, 1269, 970]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [180, 43, 210, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "delay"
		  Position		  [55, 83, 85, 97]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [115, 52, 165, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "11"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [225, 56, 240, 74]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [225, 102, 240, 118]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  "Dual Port RAM"
		  Ports			  [6, 2]
		  Position		  [255, 29, 320, 116]
		  AncestorBlock		  "xbsIndex_r3/Dual Port RAM"
		  FunctionName		  "xldpram"
		  Parameters		  "sfcn_mwsv__"
		  MaskType		  "Xilinx Dual Port Random Access Memo"
"ry"
		  MaskDescription	  "Dual port random access memory (RAM"
"). Independent address, data and write enable ports allow shared access to a "
"single memory space. Dual ports enable simultaneous access to the memory spac"
"e at different sample rates using multiple data widths."
		  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Dual Po"
"rt RAM''))');"
		  MaskPromptString	  "Depth|Initial Value Vector|Write Mo"
"de:  Port A|Write Mode:  Port B|Latency|Provide Output Valid Port|Zero Initia"
"l Output  (otherwise NaN)|Use Explicit Sample Period|Sample Period  (use -1 t"
"o inherit first known input period)|Override with Doubles|Provide Reset Port "
"for Port A Output Register|Initial Value for Port A Output Register|Provide R"
"eset Port for Port B Output Register|Initial Value for Port B Output Register"
"|---------------------- Show Implementation Parameters ----------------------"
"-------------------------------------------------------------|Use Distributed"
" Memory (instead of block RAM)|Use Placement Information for Core|Generate Co"
"re|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs]|Use Area Abo"
"ve For Estimation"
		  MaskStyleString	  "edit,edit,popup(Read After Write|Re"
"ad Before Write|No Read On Write),popup(Read After Write|Read Before Write|No"
" Read On Write),edit,checkbox,checkbox,checkbox,edit,checkbox,checkbox,edit,c"
"heckbox,edit,checkbox,checkbox,checkbox,checkbox,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,off,off,off,off,on,on"
		  MaskCallbackString	  "|||||||xldpramCallback|||xldpramCal"
"lback||xldpramCallback||xldpramCallback|xldpramCallback||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,off,on,off,on,on,"
"off,on,off,on,off,off,off,off,off"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,"
		  MaskVariables		  "depth=@1;initVector=@2;write_mode_A"
"=@3;write_mode_B=@4;latency=@5;mem_collision=@6;init_zero=@7;explicit_period="
"@8;period=@9;dbl_ovrd=@10;rst_a=@11;init_a=@12;rst_b=@13;init_b=@14;show_para"
"m=@15;distributed_mem=@16;use_rpm=@17;gen_core=@18;xl_area=@19;xl_use_area=@2"
"0;"
		  MaskInitialization	  "[designRoot, family, part, speed, p"
"ackage, simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings("
"gcb,1,1);\nif isempty(family)\n	family = 'Virtex2';\nend;\ndbl_ovrdStr"
" = '';\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position'"
");\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHei"
"ght/2;\n[logoX, logoY] = xlogo(iPos);\n[memX,memY] = memplot(iPos,min(depth,f"
"loor(iWidth/4)));\n\ndataBPNum = 1;\ndataBStr = '';\nweBPNum = 1;\nweBStr = '"
"';\nrstAPNum = 1;\nrstAStr = '';\nrstBPNum = 1;\nrstBStr = '';\nif(distribute"
"d_mem==0)\n   dataBPNum = 5;\n   dataBStr = 'data_B';\n   weBPNum = 6;\n   we"
"BStr = 'we_B';\n   if (latency==1)\n	   if (rst_a)\n		  "
" rstAPNum = 7;\n		   rstAStr = 'rst_A';\n		   if "
"(rst_b)\n	   			rstBPNum = 8;\n		"
"		rstBStr = 'rst_B';\n			end\n	"
"	else\n			if (rst_b)\n	   		"
"	rstBPNum = 7;\n				rstBStr = 'rst_B';\n"
"			end\n		end\n   end\nend\n\nvoutAPNum = "
"1;\nvoutAStr = '';\nvoutBPNum = 1;\nvoutBStr = '';\ndoutBPNum=2;\nif((mem_col"
"lision==1) && (distributed_mem==0) )\n   voutAPNum = 2;\n   voutAStr = 'vout_"
"A';\n   doutBPNum=3;\n   voutBPNum = 4;\n   voutBStr = 'vout_B';\nend\n\n% on"
"e time added for param list\nuseCore = 1;\ndblOvrd = dbl_ovrd;\nprecision0 = "
"1;\nprecision1 = 1;\nprecision2 = 1;\nprecision3 = 1;\ndepthA = depth;\ninit "
"= initVector;\nwrite_mode_a = write_mode_A;\nwrite_mode_b = write_mode_B;\nin"
"itZero = init_zero;\nexplicitClk = explicit_period;\ngen_core = 1;\n\n% just "
"pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables'"
");\n"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] ,bg);\npatch([0 iWidth iWidth 0],[iCy-2 iCy-2 iCy+2 iCy+2] , .9*"
" bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'addr_A');\nport_label("
"'input',2,'data_A');\nport_label('input',3,'we_A');\nport_label('input',4,'ad"
"dr_B');\nport_label('input',dataBPNum,dataBStr);\nport_label('input',weBPNum,"
"weBStr);\nport_label('input',rstAPNum,rstAStr);\nport_label('input',rstBPNum,"
"rstBStr);\nport_label('output',1,'A');\nport_label('output',doutBPNum,'B');\n"
"port_label('output',voutAPNum,voutAStr);\nport_label('output',voutBPNum,voutB"
"Str);\n;plot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  off
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2048|0|Read After Write|Read After "
"Write|4|off|on|off|1|off|off|0|off|0|off|off|off|off|[0, 0, 0, 0, 0, 0, 0]|of"
"f"
		  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,"
		}
		Block {
		  BlockType		  Reference
		  Name			  "wr_addr"
		  Ports			  [0, 1]
		  Position		  [15, 16, 50, 54]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "11"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [355, 88, 385, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Dual Port RAM"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0; -5, 0]
		  Branch {
		    DstBlock		    "Dual Port RAM"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Dual Port RAM"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "wr_addr"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    DstBlock		    "Dual Port RAM"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_dp1"
	      Ports		      [2, 1]
	      Position		      [845, 365, 885, 405]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Max Delay (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "ram_bits=@1;bram_latency=@2;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|4"
	      MaskTabNameString	      ","
	      System {
		Name			"delay_dp1"
		Location		[670, 82, 1269, 970]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [180, 43, 210, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "delay"
		  Position		  [55, 83, 85, 97]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [115, 52, 165, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "11"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [225, 56, 240, 74]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [225, 102, 240, 118]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  "Dual Port RAM"
		  Ports			  [6, 2]
		  Position		  [255, 29, 320, 116]
		  AncestorBlock		  "xbsIndex_r3/Dual Port RAM"
		  FunctionName		  "xldpram"
		  Parameters		  "sfcn_mwsv__"
		  MaskType		  "Xilinx Dual Port Random Access Memo"
"ry"
		  MaskDescription	  "Dual port random access memory (RAM"
"). Independent address, data and write enable ports allow shared access to a "
"single memory space. Dual ports enable simultaneous access to the memory spac"
"e at different sample rates using multiple data widths."
		  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Dual Po"
"rt RAM''))');"
		  MaskPromptString	  "Depth|Initial Value Vector|Write Mo"
"de:  Port A|Write Mode:  Port B|Latency|Provide Output Valid Port|Zero Initia"
"l Output  (otherwise NaN)|Use Explicit Sample Period|Sample Period  (use -1 t"
"o inherit first known input period)|Override with Doubles|Provide Reset Port "
"for Port A Output Register|Initial Value for Port A Output Register|Provide R"
"eset Port for Port B Output Register|Initial Value for Port B Output Register"
"|---------------------- Show Implementation Parameters ----------------------"
"-------------------------------------------------------------|Use Distributed"
" Memory (instead of block RAM)|Use Placement Information for Core|Generate Co"
"re|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs]|Use Area Abo"
"ve For Estimation"
		  MaskStyleString	  "edit,edit,popup(Read After Write|Re"
"ad Before Write|No Read On Write),popup(Read After Write|Read Before Write|No"
" Read On Write),edit,checkbox,checkbox,checkbox,edit,checkbox,checkbox,edit,c"
"heckbox,edit,checkbox,checkbox,checkbox,checkbox,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,off,off,off,off,on,on"
		  MaskCallbackString	  "|||||||xldpramCallback|||xldpramCal"
"lback||xldpramCallback||xldpramCallback|xldpramCallback||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,off,on,off,on,on,"
"off,on,off,on,off,off,off,off,off"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,"
		  MaskVariables		  "depth=@1;initVector=@2;write_mode_A"
"=@3;write_mode_B=@4;latency=@5;mem_collision=@6;init_zero=@7;explicit_period="
"@8;period=@9;dbl_ovrd=@10;rst_a=@11;init_a=@12;rst_b=@13;init_b=@14;show_para"
"m=@15;distributed_mem=@16;use_rpm=@17;gen_core=@18;xl_area=@19;xl_use_area=@2"
"0;"
		  MaskInitialization	  "[designRoot, family, part, speed, p"
"ackage, simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings("
"gcb,1,1);\nif isempty(family)\n	family = 'Virtex2';\nend;\ndbl_ovrdStr"
" = '';\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position'"
");\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHei"
"ght/2;\n[logoX, logoY] = xlogo(iPos);\n[memX,memY] = memplot(iPos,min(depth,f"
"loor(iWidth/4)));\n\ndataBPNum = 1;\ndataBStr = '';\nweBPNum = 1;\nweBStr = '"
"';\nrstAPNum = 1;\nrstAStr = '';\nrstBPNum = 1;\nrstBStr = '';\nif(distribute"
"d_mem==0)\n   dataBPNum = 5;\n   dataBStr = 'data_B';\n   weBPNum = 6;\n   we"
"BStr = 'we_B';\n   if (latency==1)\n	   if (rst_a)\n		  "
" rstAPNum = 7;\n		   rstAStr = 'rst_A';\n		   if "
"(rst_b)\n	   			rstBPNum = 8;\n		"
"		rstBStr = 'rst_B';\n			end\n	"
"	else\n			if (rst_b)\n	   		"
"	rstBPNum = 7;\n				rstBStr = 'rst_B';\n"
"			end\n		end\n   end\nend\n\nvoutAPNum = "
"1;\nvoutAStr = '';\nvoutBPNum = 1;\nvoutBStr = '';\ndoutBPNum=2;\nif((mem_col"
"lision==1) && (distributed_mem==0) )\n   voutAPNum = 2;\n   voutAStr = 'vout_"
"A';\n   doutBPNum=3;\n   voutBPNum = 4;\n   voutBStr = 'vout_B';\nend\n\n% on"
"e time added for param list\nuseCore = 1;\ndblOvrd = dbl_ovrd;\nprecision0 = "
"1;\nprecision1 = 1;\nprecision2 = 1;\nprecision3 = 1;\ndepthA = depth;\ninit "
"= initVector;\nwrite_mode_a = write_mode_A;\nwrite_mode_b = write_mode_B;\nin"
"itZero = init_zero;\nexplicitClk = explicit_period;\ngen_core = 1;\n\n% just "
"pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables'"
");\n"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] ,bg);\npatch([0 iWidth iWidth 0],[iCy-2 iCy-2 iCy+2 iCy+2] , .9*"
" bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'addr_A');\nport_label("
"'input',2,'data_A');\nport_label('input',3,'we_A');\nport_label('input',4,'ad"
"dr_B');\nport_label('input',dataBPNum,dataBStr);\nport_label('input',weBPNum,"
"weBStr);\nport_label('input',rstAPNum,rstAStr);\nport_label('input',rstBPNum,"
"rstBStr);\nport_label('output',1,'A');\nport_label('output',doutBPNum,'B');\n"
"port_label('output',voutAPNum,voutAStr);\nport_label('output',voutBPNum,voutB"
"Str);\n;plot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  off
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2048|0|Read After Write|Read After "
"Write|4|off|on|off|1|off|off|0|off|0|off|off|off|off|[0, 0, 0, 0, 0, 0, 0]|of"
"f"
		  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,"
		}
		Block {
		  BlockType		  Reference
		  Name			  "wr_addr"
		  Ports			  [0, 1]
		  Position		  [15, 16, 50, 54]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "11"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [355, 88, 385, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "wr_addr"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Dual Port RAM"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0; -5, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Dual Port RAM"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "Dual Port RAM"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Dual Port RAM"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_dp2"
	      Ports		      [2, 1]
	      Position		      [845, 445, 885, 485]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Max Delay (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "ram_bits=@1;bram_latency=@2;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|4"
	      MaskTabNameString	      ","
	      System {
		Name			"delay_dp2"
		Location		[670, 82, 1269, 970]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [180, 43, 210, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "delay"
		  Position		  [55, 83, 85, 97]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [115, 52, 165, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "11"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [225, 56, 240, 74]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [225, 102, 240, 118]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  "Dual Port RAM"
		  Ports			  [6, 2]
		  Position		  [255, 29, 320, 116]
		  AncestorBlock		  "xbsIndex_r3/Dual Port RAM"
		  FunctionName		  "xldpram"
		  Parameters		  "sfcn_mwsv__"
		  MaskType		  "Xilinx Dual Port Random Access Memo"
"ry"
		  MaskDescription	  "Dual port random access memory (RAM"
"). Independent address, data and write enable ports allow shared access to a "
"single memory space. Dual ports enable simultaneous access to the memory spac"
"e at different sample rates using multiple data widths."
		  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Dual Po"
"rt RAM''))');"
		  MaskPromptString	  "Depth|Initial Value Vector|Write Mo"
"de:  Port A|Write Mode:  Port B|Latency|Provide Output Valid Port|Zero Initia"
"l Output  (otherwise NaN)|Use Explicit Sample Period|Sample Period  (use -1 t"
"o inherit first known input period)|Override with Doubles|Provide Reset Port "
"for Port A Output Register|Initial Value for Port A Output Register|Provide R"
"eset Port for Port B Output Register|Initial Value for Port B Output Register"
"|---------------------- Show Implementation Parameters ----------------------"
"-------------------------------------------------------------|Use Distributed"
" Memory (instead of block RAM)|Use Placement Information for Core|Generate Co"
"re|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs]|Use Area Abo"
"ve For Estimation"
		  MaskStyleString	  "edit,edit,popup(Read After Write|Re"
"ad Before Write|No Read On Write),popup(Read After Write|Read Before Write|No"
" Read On Write),edit,checkbox,checkbox,checkbox,edit,checkbox,checkbox,edit,c"
"heckbox,edit,checkbox,checkbox,checkbox,checkbox,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,off,off,off,off,on,on"
		  MaskCallbackString	  "|||||||xldpramCallback|||xldpramCal"
"lback||xldpramCallback||xldpramCallback|xldpramCallback||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,off,on,off,on,on,"
"off,on,off,on,off,off,off,off,off"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,"
		  MaskVariables		  "depth=@1;initVector=@2;write_mode_A"
"=@3;write_mode_B=@4;latency=@5;mem_collision=@6;init_zero=@7;explicit_period="
"@8;period=@9;dbl_ovrd=@10;rst_a=@11;init_a=@12;rst_b=@13;init_b=@14;show_para"
"m=@15;distributed_mem=@16;use_rpm=@17;gen_core=@18;xl_area=@19;xl_use_area=@2"
"0;"
		  MaskInitialization	  "[designRoot, family, part, speed, p"
"ackage, simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings("
"gcb,1,1);\nif isempty(family)\n	family = 'Virtex2';\nend;\ndbl_ovrdStr"
" = '';\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position'"
");\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHei"
"ght/2;\n[logoX, logoY] = xlogo(iPos);\n[memX,memY] = memplot(iPos,min(depth,f"
"loor(iWidth/4)));\n\ndataBPNum = 1;\ndataBStr = '';\nweBPNum = 1;\nweBStr = '"
"';\nrstAPNum = 1;\nrstAStr = '';\nrstBPNum = 1;\nrstBStr = '';\nif(distribute"
"d_mem==0)\n   dataBPNum = 5;\n   dataBStr = 'data_B';\n   weBPNum = 6;\n   we"
"BStr = 'we_B';\n   if (latency==1)\n	   if (rst_a)\n		  "
" rstAPNum = 7;\n		   rstAStr = 'rst_A';\n		   if "
"(rst_b)\n	   			rstBPNum = 8;\n		"
"		rstBStr = 'rst_B';\n			end\n	"
"	else\n			if (rst_b)\n	   		"
"	rstBPNum = 7;\n				rstBStr = 'rst_B';\n"
"			end\n		end\n   end\nend\n\nvoutAPNum = "
"1;\nvoutAStr = '';\nvoutBPNum = 1;\nvoutBStr = '';\ndoutBPNum=2;\nif((mem_col"
"lision==1) && (distributed_mem==0) )\n   voutAPNum = 2;\n   voutAStr = 'vout_"
"A';\n   doutBPNum=3;\n   voutBPNum = 4;\n   voutBStr = 'vout_B';\nend\n\n% on"
"e time added for param list\nuseCore = 1;\ndblOvrd = dbl_ovrd;\nprecision0 = "
"1;\nprecision1 = 1;\nprecision2 = 1;\nprecision3 = 1;\ndepthA = depth;\ninit "
"= initVector;\nwrite_mode_a = write_mode_A;\nwrite_mode_b = write_mode_B;\nin"
"itZero = init_zero;\nexplicitClk = explicit_period;\ngen_core = 1;\n\n% just "
"pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables'"
");\n"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] ,bg);\npatch([0 iWidth iWidth 0],[iCy-2 iCy-2 iCy+2 iCy+2] , .9*"
" bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'addr_A');\nport_label("
"'input',2,'data_A');\nport_label('input',3,'we_A');\nport_label('input',4,'ad"
"dr_B');\nport_label('input',dataBPNum,dataBStr);\nport_label('input',weBPNum,"
"weBStr);\nport_label('input',rstAPNum,rstAStr);\nport_label('input',rstBPNum,"
"rstBStr);\nport_label('output',1,'A');\nport_label('output',doutBPNum,'B');\n"
"port_label('output',voutAPNum,voutAStr);\nport_label('output',voutBPNum,voutB"
"Str);\n;plot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  off
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2048|0|Read After Write|Read After "
"Write|4|off|on|off|1|off|off|0|off|0|off|off|off|off|[0, 0, 0, 0, 0, 0, 0]|of"
"f"
		  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,"
		}
		Block {
		  BlockType		  Reference
		  Name			  "wr_addr"
		  Ports			  [0, 1]
		  Position		  [15, 16, 50, 54]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "11"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [355, 88, 385, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Dual Port RAM"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0; -5, 0]
		  Branch {
		    DstBlock		    "Dual Port RAM"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Dual Port RAM"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "wr_addr"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    DstBlock		    "Dual Port RAM"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_dp3"
	      Ports		      [2, 1]
	      Position		      [845, 525, 885, 565]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Max Delay (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "ram_bits=@1;bram_latency=@2;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|4"
	      MaskTabNameString	      ","
	      System {
		Name			"delay_dp3"
		Location		[670, 82, 1269, 970]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [180, 43, 210, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "delay"
		  Position		  [55, 83, 85, 97]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [115, 52, 165, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "11"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [225, 56, 240, 74]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [225, 102, 240, 118]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  "Dual Port RAM"
		  Ports			  [6, 2]
		  Position		  [255, 29, 320, 116]
		  AncestorBlock		  "xbsIndex_r3/Dual Port RAM"
		  FunctionName		  "xldpram"
		  Parameters		  "sfcn_mwsv__"
		  MaskType		  "Xilinx Dual Port Random Access Memo"
"ry"
		  MaskDescription	  "Dual port random access memory (RAM"
"). Independent address, data and write enable ports allow shared access to a "
"single memory space. Dual ports enable simultaneous access to the memory spac"
"e at different sample rates using multiple data widths."
		  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Dual Po"
"rt RAM''))');"
		  MaskPromptString	  "Depth|Initial Value Vector|Write Mo"
"de:  Port A|Write Mode:  Port B|Latency|Provide Output Valid Port|Zero Initia"
"l Output  (otherwise NaN)|Use Explicit Sample Period|Sample Period  (use -1 t"
"o inherit first known input period)|Override with Doubles|Provide Reset Port "
"for Port A Output Register|Initial Value for Port A Output Register|Provide R"
"eset Port for Port B Output Register|Initial Value for Port B Output Register"
"|---------------------- Show Implementation Parameters ----------------------"
"-------------------------------------------------------------|Use Distributed"
" Memory (instead of block RAM)|Use Placement Information for Core|Generate Co"
"re|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs]|Use Area Abo"
"ve For Estimation"
		  MaskStyleString	  "edit,edit,popup(Read After Write|Re"
"ad Before Write|No Read On Write),popup(Read After Write|Read Before Write|No"
" Read On Write),edit,checkbox,checkbox,checkbox,edit,checkbox,checkbox,edit,c"
"heckbox,edit,checkbox,checkbox,checkbox,checkbox,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,off,off,off,off,on,on"
		  MaskCallbackString	  "|||||||xldpramCallback|||xldpramCal"
"lback||xldpramCallback||xldpramCallback|xldpramCallback||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,off,on,off,on,on,"
"off,on,off,on,off,off,off,off,off"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,"
		  MaskVariables		  "depth=@1;initVector=@2;write_mode_A"
"=@3;write_mode_B=@4;latency=@5;mem_collision=@6;init_zero=@7;explicit_period="
"@8;period=@9;dbl_ovrd=@10;rst_a=@11;init_a=@12;rst_b=@13;init_b=@14;show_para"
"m=@15;distributed_mem=@16;use_rpm=@17;gen_core=@18;xl_area=@19;xl_use_area=@2"
"0;"
		  MaskInitialization	  "[designRoot, family, part, speed, p"
"ackage, simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings("
"gcb,1,1);\nif isempty(family)\n	family = 'Virtex2';\nend;\ndbl_ovrdStr"
" = '';\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position'"
");\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHei"
"ght/2;\n[logoX, logoY] = xlogo(iPos);\n[memX,memY] = memplot(iPos,min(depth,f"
"loor(iWidth/4)));\n\ndataBPNum = 1;\ndataBStr = '';\nweBPNum = 1;\nweBStr = '"
"';\nrstAPNum = 1;\nrstAStr = '';\nrstBPNum = 1;\nrstBStr = '';\nif(distribute"
"d_mem==0)\n   dataBPNum = 5;\n   dataBStr = 'data_B';\n   weBPNum = 6;\n   we"
"BStr = 'we_B';\n   if (latency==1)\n	   if (rst_a)\n		  "
" rstAPNum = 7;\n		   rstAStr = 'rst_A';\n		   if "
"(rst_b)\n	   			rstBPNum = 8;\n		"
"		rstBStr = 'rst_B';\n			end\n	"
"	else\n			if (rst_b)\n	   		"
"	rstBPNum = 7;\n				rstBStr = 'rst_B';\n"
"			end\n		end\n   end\nend\n\nvoutAPNum = "
"1;\nvoutAStr = '';\nvoutBPNum = 1;\nvoutBStr = '';\ndoutBPNum=2;\nif((mem_col"
"lision==1) && (distributed_mem==0) )\n   voutAPNum = 2;\n   voutAStr = 'vout_"
"A';\n   doutBPNum=3;\n   voutBPNum = 4;\n   voutBStr = 'vout_B';\nend\n\n% on"
"e time added for param list\nuseCore = 1;\ndblOvrd = dbl_ovrd;\nprecision0 = "
"1;\nprecision1 = 1;\nprecision2 = 1;\nprecision3 = 1;\ndepthA = depth;\ninit "
"= initVector;\nwrite_mode_a = write_mode_A;\nwrite_mode_b = write_mode_B;\nin"
"itZero = init_zero;\nexplicitClk = explicit_period;\ngen_core = 1;\n\n% just "
"pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables'"
");\n"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] ,bg);\npatch([0 iWidth iWidth 0],[iCy-2 iCy-2 iCy+2 iCy+2] , .9*"
" bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'addr_A');\nport_label("
"'input',2,'data_A');\nport_label('input',3,'we_A');\nport_label('input',4,'ad"
"dr_B');\nport_label('input',dataBPNum,dataBStr);\nport_label('input',weBPNum,"
"weBStr);\nport_label('input',rstAPNum,rstAStr);\nport_label('input',rstBPNum,"
"rstBStr);\nport_label('output',1,'A');\nport_label('output',doutBPNum,'B');\n"
"port_label('output',voutAPNum,voutAStr);\nport_label('output',voutBPNum,voutB"
"Str);\n;plot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  off
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2048|0|Read After Write|Read After "
"Write|4|off|on|off|1|off|off|0|off|0|off|off|off|off|[0, 0, 0, 0, 0, 0, 0]|of"
"f"
		  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,"
		}
		Block {
		  BlockType		  Reference
		  Name			  "wr_addr"
		  Ports			  [0, 1]
		  Position		  [15, 16, 50, 54]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "11"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [355, 88, 385, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "wr_addr"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Dual Port RAM"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0; -5, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Dual Port RAM"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "Dual Port RAM"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Dual Port RAM"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_reg"
	      Ports		      [2, 1]
	      Position		      [75, 219, 110, 241]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_sel"
	      Ports		      [1, 1]
	      Position		      [845, 327, 885, 353]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "max_delay"
	      Ports		      [0, 1]
	      Position		      [80, 265, 110, 285]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1023"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "max_delay_chk"
	      Ports		      [2, 1]
	      Position		      [170, 244, 210, 286]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<=b"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_delay"
	      Ports		      [3, 1]
	      Position		      [240, 245, 270, 365]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [300, 699, 340, 741]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "sync_delay"
	      MaskDescription	      "Delay an infrequent boolean pulse by th"
"e specified number of clocks."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\casper_library\\doc\\sync_delay_usage.html''])')"
	      MaskPromptString	      "Delay Length: "
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "DelayLen=@1;"
	      MaskInitialization      "BitWidth = max(2, ceil(log2(DelayLen+1)"
"));\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	      MaskDisplay	      "fprintf('Z^-%d', DelayLen)"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5"
	      System {
		Name			"sync_delay"
		Location		[383, 134, 876, 622]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [15, 203, 45, 217]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [145, 157, 190, 183]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [140, 267, 185, 293]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [70, 217, 115, 243]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "DelayLen"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [235, 102, 280, 128]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "UseCounter"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [3, 1]
		  Position		  [135, 203, 185, 257]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "BitWidth"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Down"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [85, 257, 115, 288]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [300, 112, 325, 178]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [210, 158, 255, 202]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [210, 218, 255, 262]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [345, 138, 375, 152]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [0, -30]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [20, 0; 0, 75; -210, 0]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [10, 0; 0, -15]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [1215, 328, 1245, 342]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out1"
	      Position		      [1215, 378, 1245, 392]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out2"
	      Position		      [1215, 453, 1245, 467]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out3"
	      Position		      [1215, 533, 1245, 547]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out4"
	      Position		      [1215, 613, 1245, 627]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [5, 0; 0, 40]
	      DstBlock		      "delay_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_reg"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0; 0, 25]
		DstBlock		"max_delay_chk"
		DstPort			1
	      }
	      Branch {
		Points			[105, 0; 0, 115]
		DstBlock		"mux_delay"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[5, 0; 0, -485]
		DstBlock		"delay_reg"
		DstPort			2
	      }
	      Branch {
		DstBlock		"sync_delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "max_delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"max_delay_chk"
		DstPort			2
	      }
	      Branch {
		Points			[35, 0; 0, 30]
		DstBlock		"mux_delay"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "max_delay_chk"
	      SrcPort		      1
	      DstBlock		      "mux_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in1"
	      SrcPort		      1
	      DstBlock		      "delay_dp"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bram_rd_addrs"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_dp"
		DstPort			2
	      }
	      Branch {
		Points			[135, 0; 0, 85]
		DstBlock		"AddSub1"
		DstPort			1
	      }
	      Branch {
		Points			[270, 0; 0, 165]
		DstBlock		"AddSub2"
		DstPort			1
	      }
	      Branch {
		Points			[270, 0; 0, 245]
		DstBlock		"AddSub3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "mux_delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[55, 0; 0, -10]
		DstBlock		"bram_rd_addrs"
		DstPort			1
	      }
	      Branch {
		Points			[55, 0; 0, 35]
		DstBlock		"bs_sel"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bs_sel"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[40, 0; 0, 60]
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[40, 0; 0, 140]
		DstBlock		"Relational2"
		DstPort			1
	      }
	      Branch {
		Points			[40, 0; 0, 220]
		DstBlock		"Relational3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay_sel"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "AddSub1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      2
	      Points		      [25, 0; 0, 240]
	      DstBlock		      "data_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      DstBlock		      "delay_dp1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in2"
	      SrcPort		      1
	      DstBlock		      "delay_dp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_dp1"
	      SrcPort		      1
	      Points		      [75, 0; 0, 145]
	      DstBlock		      "barrel_switcher"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "AddSub2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      3
	      Points		      [50, 0]
	      DstBlock		      "data_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      DstBlock		      "delay_dp2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in3"
	      SrcPort		      1
	      DstBlock		      "delay_dp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_dp2"
	      SrcPort		      1
	      Points		      [150, 0]
	      DstBlock		      "barrel_switcher"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "AddSub3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      4
	      Points		      [50, 0]
	      DstBlock		      "data_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub3"
	      SrcPort		      1
	      DstBlock		      "delay_dp3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in4"
	      SrcPort		      1
	      DstBlock		      "delay_dp3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_dp3"
	      SrcPort		      1
	      Points		      [145, 0; 0, -125]
	      DstBlock		      "barrel_switcher"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "delay_sel"
	      SrcPort		      1
	      Points		      [75, 0; 0, -30]
	      DstBlock		      "barrel_switcher"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      1
	      Points		      [25, 0; 0, 25]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      5
	      Points		      [45, 0; 0, -205]
	      DstBlock		      "data_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      Points		      [690, 0; 0, -355]
	      DstBlock		      "barrel_switcher"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "delay_dp"
	      SrcPort		      1
	      Points		      [145, 0; 0, 300]
	      DstBlock		      "barrel_switcher"
	      DstPort		      6
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "finedelay_fstop_prog"
	  Ports			  [7, 3]
	  Position		  [375, 296, 470, 464]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  UserDataPersistent	  on
	  UserData		  "DataTag14"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "finedelay_fstop_prog"
	  MaskPromptString	  "Number of Simultaneous Inputs|Number Of FFT"
" Channels|FFT Input Bit Width|Sine-Cos LUT Input Bitwidth (Determines the res"
"olution of phase)|Sine-Cos LUT Output Data Width|Maximum Number of FFT cycles"
"  (Rate of change of Fringe ) = 2 ^ ? "
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "n_input=@1;fft_len=@2;fft_bits=@3;theta_bit"
"s=@4;sine_cos_bits=@5;fft_cycle_bits=@6;"
	  MaskInitialization	  "finedelay_fstop_prog_init(gcb,...\n    'n_i"
"nput',n_input,...\n    'fft_len',fft_len,...\n    'fft_bits',fft_bits,...\n  "
"  'theta_bits',theta_bits,...\n    'sine_cos_bits',sine_cos_bits,...\n    'ff"
"t_cycle_bits',fft_cycle_bits);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|1024|18|14|18|17"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "finedelay_fstop_prog"
	    Location		    [277, 83, 981, 652]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [20, 58, 50, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "theta_fract"
	      Position		      [20, 183, 50, 197]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "theta_fs"
	      Position		      [20, 298, 50, 312]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "fft_fs"
	      Position		      [20, 413, 50, 427]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en_theta_fs"
	      Position		      [20, 268, 50, 282]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol0_in"
	      Position		      [925, 193, 955, 207]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in"
	      Position		      [925, 598, 955, 612]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [210, 356, 245, 374]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [1185, 185, 1230, 215]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "fft_bits"
	      bin_pt		      "fft_bits-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [1185, 215, 1230, 245]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "fft_bits"
	      bin_pt		      "fft_bits-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      Ports		      [1, 1]
	      Position		      [210, 761, 245, 779]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert5"
	      Ports		      [1, 1]
	      Position		      [1185, 590, 1230, 620]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "fft_bits"
	      bin_pt		      "fft_bits-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert6"
	      Ports		      [1, 1]
	      Position		      [1185, 620, 1230, 650]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "fft_bits"
	      bin_pt		      "fft_bits-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [355, 275, 390, 295]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [355, 685, 390, 705]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [355, 310, 390, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [355, 720, 390, 740]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [770, 292, 790, 318]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [770, 702, 790, 728]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT_Chnl_Cnt1"
	      Ports		      [1, 1]
	      Position		      [135, 232, 175, 248]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "10"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "2"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT_Chnl_Cnt2"
	      Ports		      [1, 1]
	      Position		      [135, 383, 170, 407]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "9"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT_Chnl_Cnt3"
	      Ports		      [1, 1]
	      Position		      [135, 637, 175, 653]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "10"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "1"
	      cnt_to		      "Inf"
	      cnt_by_val	      "2"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT_Chnl_Cnt4"
	      Ports		      [1, 1]
	      Position		      [135, 788, 170, 812]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "9"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT_Cycle_Cnt1"
	      Ports		      [2, 1]
	      Position		      [290, 394, 330, 421]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "17"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT_Cycle_Cnt2"
	      Ports		      [2, 1]
	      Position		      [290, 799, 330, 826]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "17"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT_Length1"
	      Ports		      [0, 1]
	      Position		      [135, 415, 170, 435]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "511"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "9"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT_Length2"
	      Ports		      [0, 1]
	      Position		      [135, 820, 170, 840]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "511"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "9"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fract_Fringe_Adder1"
	      Ports		      [2, 1]
	      Position		      [815, 214, 845, 241]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fract_Fringe_Adder2"
	      Ports		      [2, 1]
	      Position		      [815, 619, 845, 646]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fract_Theta_Mult1"
	      Ports		      [2, 1]
	      Position		      [210, 178, 255, 262]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fract_Theta_Mult2"
	      Ports		      [2, 1]
	      Position		      [210, 584, 255, 666]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fract_Theta_Reg1"
	      Ports		      [2, 1]
	      Position		      [135, 181, 175, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fract_Theta_Reg2"
	      Ports		      [2, 1]
	      Position		      [135, 586, 175, 619]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fringe_Rate_Reg1"
	      Ports		      [2, 1]
	      Position		      [290, 437, 330, 473]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fringe_Rate_Reg2"
	      Ports		      [2, 1]
	      Position		      [290, 842, 330, 878]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fringe_Theta_Cnt1"
	      Ports		      [3, 1]
	      Position		      [720, 277, 750, 333]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "14"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fringe_Theta_Cnt2"
	      Ports		      [3, 1]
	      Position		      [720, 687, 750, 743]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "14"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Input_Del1"
	      Ports		      [1, 1]
	      Position		      [980, 187, 1010, 213]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "7"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Input_Del2"
	      Ports		      [1, 1]
	      Position		      [980, 592, 1010, 618]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "7"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [135, 355, 170, 375]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [135, 760, 170, 780]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [290, 275, 325, 295]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [290, 685, 325, 705]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [470, 315, 505, 335]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [470, 725, 505, 745]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [210, 395, 245, 430]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [355, 416, 390, 454]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [210, 800, 245, 835]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational4"
	      Ports		      [2, 1]
	      Position		      [355, 821, 390, 859]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational_sel1"
	      Ports		      [2, 1]
	      Position		      [615, 328, 645, 352]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational_sel2"
	      Ports		      [2, 1]
	      Position		      [615, 738, 645, 762]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SineCosine1"
	      Ports		      [1, 2]
	      Position		      [875, 219, 920, 241]
	      SourceBlock	      "xbsIndex_r3/SineCosine"
	      SourceType	      "Xilinx Sine/Cosine Block"
	      mode		      "Sine and Cosine"
	      neg_sin		      "off"
	      neg_cos		      "off"
	      n_bits		      "18"
	      latency		      "2"
	      sym_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mem_type		      "Block RAM"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SineCosine2"
	      Ports		      [1, 2]
	      Position		      [875, 624, 920, 646]
	      SourceBlock	      "xbsIndex_r3/SineCosine"
	      SourceType	      "Xilinx Sine/Cosine Block"
	      mode		      "Sine and Cosine"
	      neg_sin		      "off"
	      neg_cos		      "off"
	      n_bits		      "18"
	      latency		      "2"
	      sym_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mem_type		      "Block RAM"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [1035, 183, 1060, 212]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag15"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri2"
	      Ports		      [1, 2]
	      Position		      [1035, 588, 1060, 617]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag16"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmult_4bit_em1"
	      Ports		      [4, 2]
	      Position		      [1105, 180, 1150, 245]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/Multipliers/cmult_4bit_e"
"m"
	      SourceType	      "cmult_4bit_em"
	      ShowPortLabels	      "on"
	      mult_latency	      "2"
	      add_latency	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmult_4bit_em2"
	      Ports		      [4, 2]
	      Position		      [1105, 585, 1150, 650]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/Multipliers/cmult_4bit_e"
"m"
	      SourceType	      "cmult_4bit_em"
	      ShowPortLabels	      "on"
	      mult_latency	      "2"
	      add_latency	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fstop_mux1"
	      Ports		      [3, 1]
	      Position		      [660, 327, 675, 403]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fstop_mux2"
	      Ports		      [3, 1]
	      Position		      [660, 737, 675, 813]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fstop_sel1"
	      Ports		      [0, 1]
	      Position		      [560, 327, 595, 343]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "17"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fstop_sel2"
	      Ports		      [0, 1]
	      Position		      [560, 737, 595, 753]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "17"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [415, 425, 450, 445]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge2"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [415, 830, 450, 850]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pulse_ext1"
	      Ports		      [1, 1]
	      Position		      [210, 281, 245, 299]
	      SourceBlock	      "casper_library/Misc/pulse_ext"
	      SourceType	      "pulse_ext"
	      ShowPortLabels	      "on"
	      pulse_len		      "2^27"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pulse_ext2"
	      Ports		      [1, 1]
	      Position		      [210, 691, 245, 709]
	      SourceBlock	      "casper_library/Misc/pulse_ext"
	      SourceType	      "pulse_ext"
	      ShowPortLabels	      "on"
	      pulse_len		      "2^27"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [1265, 183, 1300, 247]
	      UserDataPersistent      on
	      UserData		      "DataTag17"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c2"
	      Ports		      [2, 1]
	      Position		      [1265, 588, 1300, 652]
	      UserDataPersistent      on
	      UserData		      "DataTag18"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [135, 51, 255, 79]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay1"
	      Ports		      [1, 1]
	      Position		      [600, 49, 645, 81]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "4"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay2"
	      Ports		      [1, 1]
	      Position		      [825, 50, 870, 80]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [1050, 58, 1080, 72]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [1325, 207, 1355, 223]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [1325, 612, 1355, 628]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"sync_delay"
		DstPort			1
	      }
	      Branch {
		Points			[30, 0; 0, 140]
		DstBlock		"Fract_Theta_Reg1"
		DstPort			2
	      }
	      Branch {
		Points			[30, 0; 0, 175]
		DstBlock		"FFT_Chnl_Cnt1"
		DstPort			1
	      }
	      Branch {
		Points			[60, 0; 0, 210; 160, 0]
		DstBlock		"Logical3"
		DstPort			1
	      }
	      Branch {
		Points			[30, 0; 0, 305]
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[30, 0; 0, 330]
		DstBlock		"FFT_Chnl_Cnt2"
		DstPort			1
	      }
	      Branch {
		Points			[60, 0; 0, 400]
		DstBlock		"Fringe_Rate_Reg1"
		DstPort			2
	      }
	      Branch {
		Points			[60, 0; 0, 255]
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[30, 0; 0, 545]
		DstBlock		"Fract_Theta_Reg2"
		DstPort			2
	      }
	      Branch {
		Points			[30, 0; 0, 580]
		DstBlock		"FFT_Chnl_Cnt3"
		DstPort			1
	      }
	      Branch {
		Points			[60, 0; 0, 620; 160, 0]
		DstBlock		"Logical4"
		DstPort			1
	      }
	      Branch {
		Points			[30, 0; 0, 710]
		DstBlock		"Logical2"
		DstPort			2
	      }
	      Branch {
		Points			[30, 0; 0, 735]
		DstBlock		"FFT_Chnl_Cnt4"
		DstPort			1
	      }
	      Branch {
		Points			[60, 0; 0, 805]
		DstBlock		"Fringe_Rate_Reg2"
		DstPort			2
	      }
	      Branch {
		Points			[60, 0; 0, 665]
		DstBlock		"Delay4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay1"
	      SrcPort		      1
	      DstBlock		      "sync_delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay2"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "theta_fract"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Fract_Theta_Reg1"
		DstPort			1
	      }
	      Branch {
		Points			[30, 0; 0, 405]
		DstBlock		"Fract_Theta_Reg2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Fract_Theta_Reg1"
	      SrcPort		      1
	      DstBlock		      "Fract_Theta_Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT_Chnl_Cnt1"
	      SrcPort		      1
	      DstBlock		      "Fract_Theta_Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en_theta_fs"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[140, 0]
		DstBlock		"pulse_ext1"
		DstPort			1
	      }
	      Branch {
		Points			[135, 0; 0, 425]
		DstBlock		"pulse_ext2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "posedge1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -85; -335, 0]
		DstBlock		"Logical1"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0; 0, -105]
		DstBlock		"Logical5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT_Chnl_Cnt2"
	      SrcPort		      1
	      Points		      [10, 0; 0, 10]
	      DstBlock		      "Relational1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT_Length1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -5]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      DstBlock		      "FFT_Cycle_Cnt1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -5]
	      DstBlock		      "FFT_Cycle_Cnt1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_fs"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[75, 0; 0, 25]
		DstBlock		"Fringe_Rate_Reg1"
		DstPort			1
	      }
	      Branch {
		Points			[60, 0; 0, -70; 485, 0]
		DstBlock		"Relational_sel1"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 160; 140, 0; 0, 270]
		DstBlock		"Fringe_Rate_Reg2"
		DstPort			1
	      }
	      Branch {
		Points			[75, 0; 0, 160; 425, 0; 0, 180; 45, 0]
		DstBlock		"Relational_sel2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "FFT_Cycle_Cnt1"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Fringe_Rate_Reg1"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "posedge1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pulse_ext1"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Fringe_Theta_Cnt1"
		DstPort			1
	      }
	      Branch {
		Points			[125, 0; 0, 80]
		DstBlock		"fstop_mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "theta_fs"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Fringe_Theta_Cnt1"
		DstPort			2
	      }
	      Branch {
		Points			[645, 0; 0, 410]
		DstBlock		"Fringe_Theta_Cnt2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fstop_sel1"
	      SrcPort		      1
	      DstBlock		      "Relational_sel1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational_sel1"
	      SrcPort		      1
	      DstBlock		      "fstop_mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      Points		      [45, 0; 0, 65]
	      DstBlock		      "fstop_mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fstop_mux1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -40]
	      DstBlock		      "Fringe_Theta_Cnt1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Fract_Theta_Mult1"
	      SrcPort		      1
	      DstBlock		      "Fract_Fringe_Adder1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Fringe_Theta_Cnt1"
	      SrcPort		      1
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Fract_Fringe_Adder1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Fract_Fringe_Adder1"
	      SrcPort		      1
	      DstBlock		      "SineCosine1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol0_in"
	      SrcPort		      1
	      DstBlock		      "Input_Del1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Input_Del1"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_em1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      DstBlock		      "cmult_4bit_em1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SineCosine1"
	      SrcPort		      2
	      Points		      [80, 0; 0, -15]
	      DstBlock		      "cmult_4bit_em1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "SineCosine1"
	      SrcPort		      1
	      Points		      [160, 0; 0, 10]
	      DstBlock		      "cmult_4bit_em1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_em1"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_em1"
	      SrcPort		      2
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Fract_Theta_Reg2"
	      SrcPort		      1
	      DstBlock		      "Fract_Theta_Mult2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT_Chnl_Cnt3"
	      SrcPort		      1
	      DstBlock		      "Fract_Theta_Mult2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "posedge2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -85; -335, 0]
		DstBlock		"Logical2"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0; 0, -100]
		DstBlock		"Logical6"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT_Chnl_Cnt4"
	      SrcPort		      1
	      Points		      [10, 0; 0, 10]
	      DstBlock		      "Relational3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT_Length2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -5]
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      DstBlock		      "FFT_Cycle_Cnt2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -5]
	      DstBlock		      "FFT_Cycle_Cnt2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "FFT_Cycle_Cnt2"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "Relational4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Fringe_Rate_Reg2"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Relational4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational4"
	      SrcPort		      1
	      DstBlock		      "posedge2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pulse_ext2"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Fringe_Theta_Cnt2"
		DstPort			1
	      }
	      Branch {
		Points			[125, 0; 0, 80]
		DstBlock		"fstop_mux2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fstop_sel2"
	      SrcPort		      1
	      DstBlock		      "Relational_sel2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational_sel2"
	      SrcPort		      1
	      DstBlock		      "fstop_mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [5, 0; 0, 30; -5, 0; 0, 35]
	      DstBlock		      "fstop_mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fstop_mux2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -40]
	      DstBlock		      "Fringe_Theta_Cnt2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Fract_Theta_Mult2"
	      SrcPort		      1
	      DstBlock		      "Fract_Fringe_Adder2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Fringe_Theta_Cnt2"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Fract_Fringe_Adder2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Fract_Fringe_Adder2"
	      SrcPort		      1
	      DstBlock		      "SineCosine2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in"
	      SrcPort		      1
	      DstBlock		      "Input_Del2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Input_Del2"
	      SrcPort		      1
	      DstBlock		      "c_to_ri2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri2"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_em2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri2"
	      SrcPort		      2
	      DstBlock		      "cmult_4bit_em2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SineCosine2"
	      SrcPort		      2
	      Points		      [80, 0; 0, -15]
	      DstBlock		      "cmult_4bit_em2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "SineCosine2"
	      SrcPort		      1
	      Points		      [160, 0; 0, 10]
	      DstBlock		      "cmult_4bit_em2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_em2"
	      SrcPort		      1
	      DstBlock		      "Convert5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_em2"
	      SrcPort		      2
	      DstBlock		      "Convert6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert5"
	      SrcPort		      1
	      DstBlock		      "ri_to_c2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert6"
	      SrcPort		      1
	      DstBlock		      "ri_to_c2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c2"
	      SrcPort		      1
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "partial_delay_prog"
	  Ports			  [5, 4]
	  Position		  [60, 185, 100, 255]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  UserDataPersistent	  on
	  UserData		  "DataTag19"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "partial_delay"
	  MaskDescription	  "For a set of parallel inputs which represen"
"t consecutive time samples of the\nsame input signal, this block delays the s"
"tream by a dynamically selectable\nnumber of samples between 0 and (n_inputs-"
"1)."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\partial_delay_usage.html''])')"
	  MaskPromptString	  "Number of Inputs (? >= 2)|Mux Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_inputs=@1;mux_latency=@2;"
	  MaskInitialization	  "partial_delay_init(gcb, ...\n    'n_inputs'"
", n_inputs, ...\n    'mux_latency', mux_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|2"
	  MaskTabNameString	  ","
	  System {
	    Name		    "partial_delay_prog"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [25, 23, 55, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 98, 55, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [25, 173, 55, 187]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [25, 248, 55, 262]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [25, 323, 55, 337]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [100, 95, 130, 125]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [100, 170, 130, 200]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [100, 245, 130, 275]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [100, 320, 130, 350]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [5, 1]
	      Position		      [175, 97, 200, 163]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [5, 1]
	      Position		      [175, 172, 200, 238]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [5, 1]
	      Position		      [175, 247, 200, 313]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux4"
	      Ports		      [5, 1]
	      Position		      [175, 322, 200, 388]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [250, 98, 280, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [250, 173, 280, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [250, 248, 280, 262]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [250, 323, 280, 337]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			5
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Mux4"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			5
	      }
	      Branch {
		DstBlock		"Mux4"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux4"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux4"
	      SrcPort		      1
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux4"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			5
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			3
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [135, 114, 175, 156]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "sync_delay"
	  MaskDescription	  "Delay an infrequent boolean pulse by the sp"
"ecified number of clocks."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\sync_delay_usage.html''])')"
	  MaskPromptString	  "Delay Length: "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskInitialization	  "BitWidth = max(2, ceil(log2(DelayLen+1)));"
"\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	  MaskDisplay		  "fprintf('Z^-%d', DelayLen)"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "sync_delay"
	    Location		    [383, 134, 876, 622]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [15, 203, 45, 217]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [145, 157, 190, 183]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [140, 267, 185, 293]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [70, 217, 115, 243]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "DelayLen"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [235, 102, 280, 128]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "UseCounter"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [135, 203, 185, 257]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Down"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [85, 257, 115, 288]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [300, 112, 325, 178]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [210, 158, 255, 202]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [210, 218, 255, 262]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [345, 138, 375, 152]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -15]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 75; -210, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay_en"
	  Ports			  [2, 1]
	  Position		  [205, 114, 245, 156]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "sync_delay_en"
	  MaskDescription	  "Delay an infrequent boolean pulse by the sp"
"ecified number of enabled clocks."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\sync_delay_en_usage.html''])')"
	  MaskPromptString	  "Delay Length: "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskInitialization	  "BitWidth = max(2, ceil(log2(DelayLen+1)));"
"\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	  MaskDisplay		  "fprintf('Z^-%d', DelayLen);\nport_label('in"
"put',2,'en');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "sync_delay_en"
	    Location		    [383, 134, 814, 380]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [15, 113, 45, 127]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [65, 203, 95, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [175, 67, 220, 93]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [170, 182, 215, 208]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [105, 132, 145, 148]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "DelayLen"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [265, 12, 310, 38]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "UseCounter"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [165, 113, 215, 167]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Down"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [70, 167, 100, 198]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [115, 177, 145, 208]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [330, 22, 355, 88]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [240, 68, 285, 112]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [240, 128, 285, 172]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [375, 48, 405, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -35]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [10, 0; 0, 85; -245, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -15]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay_prog"
	  Ports			  [2, 1]
	  Position		  [270, 190, 340, 225]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "sync_delay_prog"
	  MaskDescription	  "Delay an infrequent boolean pulse by  a run"
"-time programmable number of enabled clocks.  \nIf the input pulse repeats be"
"fore the output pulse is generated, an internal counter\nresets and that outp"
"ut pulse is never generated. When delay is changed, some randomly determined "
"\nsamples will be inserted/dropped from the buffered stream."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\sync_delay_prog_usage.html''])')"
	  MaskPromptString	  "Max Delay (2^?): "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "MaxDelay=@1;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "sync_delay_prog"
	    Location		    [383, 134, 876, 622]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 203, 45, 217]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [80, 223, 110, 237]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [145, 157, 190, 183]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [140, 267, 185, 293]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [135, 203, 185, 257]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Down"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [85, 257, 115, 288]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [210, 158, 255, 202]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [210, 218, 255, 262]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [275, 173, 305, 187]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 75; -210, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Downconverter"
      Ports		      []
      Position		      [20, 290, 72, 341]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Downconverter"
	Location		[52, 182, 684, 657]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "dds"
	  Ports			  [0, 8]
	  Position		  [15, 12, 55, 73]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "lo at -1/4"
	  UserDataPersistent	  on
	  UserData		  "DataTag20"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "dds"
	  MaskPromptString	  "Frequency divisions (M)|Frequency (? / M*2p"
"i)|Parallel LOs|Bit Width|Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "freq_div=@1;freq=@2;num_lo=@3;n_bits=@4;lat"
"ency=@5;"
	  MaskInitialization	  "dds_init(gcb, ...\n    'freq_div', freq_div"
", ...\n    'freq', freq, ...\n    'num_lo', num_lo, ...\n    'n_bits', n_bits"
", ...\n    'latency', latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|1|4|8|2"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "dds"
	    Location		    [303, 76, 934, 746]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "lo_const0"
	      Ports		      [0, 2]
	      Position		      [30, 30, 70, 90]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/Downconverter/lo_const"
	      SourceType	      "lo_const"
	      ShowPortLabels	      on
	      n_bits		      "8"
	      phase		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lo_const1"
	      Ports		      [0, 2]
	      Position		      [30, 130, 70, 190]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/Downconverter/lo_const"
	      SourceType	      "lo_const"
	      ShowPortLabels	      on
	      n_bits		      "8"
	      phase		      "1.5708"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lo_const2"
	      Ports		      [0, 2]
	      Position		      [30, 230, 70, 290]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/Downconverter/lo_const"
	      SourceType	      "lo_const"
	      ShowPortLabels	      on
	      n_bits		      "8"
	      phase		      "3.1416"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lo_const3"
	      Ports		      [0, 2]
	      Position		      [30, 330, 70, 390]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/Downconverter/lo_const"
	      SourceType	      "lo_const"
	      ShowPortLabels	      on
	      n_bits		      "8"
	      phase		      "4.7124"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin0"
	      Position		      [135, 35, 175, 55]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos0"
	      Position		      [135, 65, 175, 85]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin1"
	      Position		      [135, 135, 175, 155]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos1"
	      Position		      [135, 165, 175, 185]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin2"
	      Position		      [135, 235, 175, 255]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos2"
	      Position		      [135, 265, 175, 285]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin3"
	      Position		      [135, 335, 175, 355]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos3"
	      Position		      [135, 365, 175, 385]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "lo_const0"
	      SrcPort		      1
	      DstBlock		      "sin0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const0"
	      SrcPort		      2
	      DstBlock		      "cos0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const1"
	      SrcPort		      1
	      DstBlock		      "sin1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const1"
	      SrcPort		      2
	      DstBlock		      "cos1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const2"
	      SrcPort		      1
	      DstBlock		      "sin2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const2"
	      SrcPort		      2
	      DstBlock		      "cos2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const3"
	      SrcPort		      1
	      DstBlock		      "sin3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const3"
	      SrcPort		      2
	      DstBlock		      "cos3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dec_fir"
	  Ports			  [9, 2]
	  Position		  [475, 235, 575, 395]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "4 taps\n8_7 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag21"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time s"
"amples in parallel and decimates down to 1 time sample.  If coefficients are "
"symmetric, will automatically fold before multiplying."
	  MaskHelp		  "\n<h1>Description</h1>\n\nFIR filter which "
"can handle multiple time samples in parallel and decimates down to 1 time sam"
"ple.  If coefficients are symmetric, will automatically fold before multiplyi"
"ng.\n\n<h2>Mask Parameters</h2>\n\n<b>Number of Parallel Streams</b> (n_input"
"s): The number of time samples which arrive in parallel.<br><br>\n\n<b>Coeffi"
"cients</b> (coeff): The FIR coefficients.  If this vector is symmetric, the F"
"IR will automatically fold before multiplying.<br><br>\n\n<b>Bit Width Out</b"
"> (n_bits): The number of bits in each real/imag sample of the complex number"
" that is output.<br><br>\n\n<b>Quantization Behavior</b> (quantization): The "
"quantization behavior used in converting to the output bit width.<br><br>\n\n"
"\n<b>Add Latency</b> (add_latency) = The latency of adders/converters.<br><br"
">\n\n<b>Mult Latency</b> (mult_latency) = The latency of multipliers.<br><br>"
"\n"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit"
" Width Out|Quantization Behavior|Add Latency|Mult Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization"
"=&4;add_latency=@5;mult_latency=@6;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_in"
"puts, ...\n    'coeff', coeff, ...\n    'n_bits', n_bits, ...\n    'quantizat"
"ion', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_laten"
"cy', mult_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|[0.1 0.2 0.3 0.4]|8|Truncate|2|2"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "dec_fir"
	    Location		    [20, 74, 1004, 728]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [15, 462, 45, 478]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      Position		      [15, 182, 45, 198]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      Position		      [15, 227, 45, 243]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real3"
	      Position		      [15, 272, 45, 288]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag3"
	      Position		      [15, 317, 45, 333]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real4"
	      Position		      [15, 362, 45, 378]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag4"
	      Position		      [15, 407, 45, 423]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      Ports		      [1, 1]
	      Position		      [760, 302, 790, 318]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      Ports		      [1, 1]
	      Position		      [760, 502, 790, 518]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [60, 460, 90, 490]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      Ports		      [8, 10]
	      Position		      [400, 50, 500, 250]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fir_col"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult La"
"tency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mul"
"t_latency=@4;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', "
"n_inputs,...\n    'coeff', coeff, ...\n    'mult_latency', mult_latency, ..."
"\n    'add_latency', add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|[0.4 0.3 0.2 0.1]|2|2"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"fir_col1"
		Location		[150, 74, 910, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  Position		  [30, 82, 60, 98]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "real2"
		  Position		  [30, 162, 60, 178]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag2"
		  Position		  [30, 192, 60, 208]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "real3"
		  Position		  [30, 242, 60, 258]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag3"
		  Position		  [30, 272, 60, 288]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "real4"
		  Position		  [30, 322, 60, 338]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag4"
		  Position		  [30, 352, 60, 368]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [500, 100, 550, 180]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag23"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  Ports			  [5, 2]
		  Position		  [500, 280, 550, 360]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag24"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "c1"
		  Ports			  [0, 1]
		  Position		  [450, 100, 480, 110]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "c2"
		  Ports			  [0, 1]
		  Position		  [450, 280, 480, 290]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  Ports			  [2, 4]
		  Position		  [130, 72, 180, 133]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Downconverter/fir_ta"
"p"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  on
		  factor		  "0.4"
		  latency		  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap2"
		  Ports			  [2, 4]
		  Position		  [130, 152, 180, 213]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Downconverter/fir_ta"
"p"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  on
		  factor		  "0.3"
		  latency		  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap3"
		  Ports			  [2, 4]
		  Position		  [130, 232, 180, 293]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Downconverter/fir_ta"
"p"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  on
		  factor		  "0.2"
		  latency		  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap4"
		  Ports			  [2, 4]
		  Position		  [130, 312, 180, 373]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Downconverter/fir_ta"
"p"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  on
		  factor		  "0.1"
		  latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  Position		  [250, 75, 280, 85]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  Position		  [320, 85, 350, 95]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out2"
		  Position		  [250, 155, 280, 165]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out2"
		  Position		  [320, 165, 350, 175]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out3"
		  Position		  [250, 235, 280, 245]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out3"
		  Position		  [320, 245, 350, 255]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out4"
		  Position		  [250, 315, 280, 325]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out4"
		  Position		  [320, 325, 350, 335]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  Position		  [600, 90, 630, 110]
		  Port			  "9"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  Position		  [600, 190, 630, 210]
		  Port			  "10"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "adder_tree2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real2"
		  SrcPort		  1
		  DstBlock		  "fir_tap2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag2"
		  SrcPort		  1
		  DstBlock		  "fir_tap2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap2"
		  SrcPort		  1
		  DstBlock		  "real_out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap2"
		  SrcPort		  2
		  DstBlock		  "imag_out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap2"
		  SrcPort		  3
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fir_tap2"
		  SrcPort		  4
		  DstBlock		  "adder_tree2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "real3"
		  SrcPort		  1
		  DstBlock		  "fir_tap3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag3"
		  SrcPort		  1
		  DstBlock		  "fir_tap3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap3"
		  SrcPort		  1
		  DstBlock		  "real_out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap3"
		  SrcPort		  2
		  DstBlock		  "imag_out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap3"
		  SrcPort		  3
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "fir_tap3"
		  SrcPort		  4
		  DstBlock		  "adder_tree2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "real4"
		  SrcPort		  1
		  DstBlock		  "fir_tap4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag4"
		  SrcPort		  1
		  DstBlock		  "fir_tap4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap4"
		  SrcPort		  1
		  DstBlock		  "real_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap4"
		  SrcPort		  2
		  DstBlock		  "imag_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap4"
		  SrcPort		  3
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "fir_tap4"
		  SrcPort		  4
		  DstBlock		  "adder_tree2"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      Ports		      [2, 2]
	      Position		      [600, 450, 660, 550]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 0"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag25"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|2"
	      MaskTabNameString	      ","
	      System {
		Name			"imag_sum"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 17, 160, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [130, 42, 160, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      Ports		      [2, 2]
	      Position		      [600, 250, 660, 350]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 0"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag26"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|2"
	      MaskTabNameString	      ","
	      System {
		Name			"real_sum"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 17, 160, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [130, 42, 160, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [820, 402, 850, 433]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      Ports		      [1, 1]
	      Position		      [700, 302, 730, 318]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      Ports		      [1, 1]
	      Position		      [700, 502, 730, 518]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 252, 730, 268]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [880, 402, 910, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real3"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "imag3"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "real4"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "imag4"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      9
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      10
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_col"
	  Ports			  [4, 6]
	  Position		  [185, 229, 285, 361]
	  BackgroundColor	  "gray"
	  UserDataPersistent	  on
	  UserData		  "DataTag27"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fir_col"
	  MaskPromptString	  "Inputs|Coefficients|Add latency|Mult Latenc"
"y"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_inputs=@1;coeff=@2;add_latency=@3;mult_la"
"tency=@4;"
	  MaskInitialization	  "fir_col_init(gcb, ...\n    'n_inputs', n_in"
"puts,...\n    'coeff', coeff, ...\n    'mult_latency', mult_latency, ...\n   "
" 'add_latency', add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|[0.1 0.2 0.3 0.4]|2|2"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "fir_col"
	    Location		    [150, 74, 910, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      Position		      [30, 82, 60, 98]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      Position		      [30, 112, 60, 128]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      Position		      [30, 162, 60, 178]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      Position		      [30, 192, 60, 208]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      Ports		      [3, 2]
	      Position		      [500, 100, 550, 140]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 2"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag28"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|2"
	      MaskTabNameString	      ","
	      System {
		Name			"adder_tree1"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 17, 260, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [230, 42, 260, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      Ports		      [3, 2]
	      Position		      [500, 240, 550, 280]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 2"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag29"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|2"
	      MaskTabNameString	      ","
	      System {
		Name			"adder_tree2"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 17, 260, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [230, 42, 260, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      Ports		      [0, 1]
	      Position		      [450, 240, 480, 250]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_tap1"
	      Ports		      [2, 4]
	      Position		      [130, 72, 180, 133]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_tap"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fir_tap"
	      MaskPromptString	      "Factor|Mult latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "factor=@1;latency=@2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0.1|2"
	      MaskTabNameString	      ","
	      System {
		Name			"fir_tap1"
		Location		[397, 106, 908, 486]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [105, 143, 135, 157]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [105, 228, 135, 242]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [20, 76, 145, 104]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "factor"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [180, 197, 230, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [180, 112, 230, 163]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [355, 151, 400, 199]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [1, 1]
		  Position		  [360, 241, 405, 289]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [440, 168, 470, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [440, 258, 470, 272]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [255, 133, 285, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [250, 218, 280, 232]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [5, 0; 0, 35]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "b_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_tap2"
	      Ports		      [2, 4]
	      Position		      [130, 152, 180, 213]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_tap"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fir_tap"
	      MaskPromptString	      "Factor|Mult latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "factor=@1;latency=@2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0.2|2"
	      MaskTabNameString	      ","
	      System {
		Name			"fir_tap2"
		Location		[397, 106, 908, 486]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [105, 143, 135, 157]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [105, 228, 135, 242]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [20, 76, 145, 104]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "factor"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [180, 197, 230, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [180, 112, 230, 163]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [355, 151, 400, 199]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [1, 1]
		  Position		  [360, 241, 405, 289]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [440, 168, 470, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [440, 258, 470, 272]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [255, 133, 285, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [250, 218, 280, 232]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [5, 0; 0, 35]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "b_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      Position		      [250, 75, 280, 85]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      Position		      [320, 85, 350, 95]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      Position		      [250, 155, 280, 165]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      Position		      [320, 165, 350, 175]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      Position		      [600, 50, 630, 70]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      Position		      [600, 150, 630, 170]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_tap1"
	      SrcPort		      3
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_tap1"
	      SrcPort		      4
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_tap2"
	      SrcPort		      3
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_tap2"
	      SrcPort		      4
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col"
	  Ports			  [8, 10]
	  Position		  [315, 233, 450, 392]
	  BackgroundColor	  "gray"
	  UserDataPersistent	  on
	  UserData		  "DataTag30"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fir_dbl_col"
	  MaskPromptString	  "Inputs|Coefficients|Add latency|Mult Latenc"
"y"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_inputs=@1;coeff=@2;add_latency=@3;mult_la"
"tency=@4;"
	  MaskInitialization	  "fir_dbl_col_init(gcb, ...\n    'n_inputs', "
"n_inputs, ...\n    'coeff', coeff, ...\n    'mult_latency', mult_latency, ..."
"\n    'add_latency', add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|[0.1 0.2 0.3 0.4]|2|3"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "fir_dbl_col"
	    Location		    [230, 75, 990, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      Position		      [30, 82, 60, 98]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      Position		      [30, 112, 60, 128]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      Position		      [30, 162, 60, 178]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      Position		      [30, 192, 60, 208]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      Position		      [30, 242, 60, 258]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      Position		      [30, 272, 60, 288]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      Position		      [30, 322, 60, 338]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      Position		      [30, 352, 60, 368]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      Ports		      [3, 2]
	      Position		      [500, 100, 550, 140]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 2"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag31"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|2"
	      MaskTabNameString	      ","
	      System {
		Name			"adder_tree1"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 17, 260, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [230, 42, 260, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      Ports		      [3, 2]
	      Position		      [500, 240, 550, 280]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 2"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag32"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|2"
	      MaskTabNameString	      ","
	      System {
		Name			"adder_tree2"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 17, 260, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [230, 42, 260, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      Ports		      [0, 1]
	      Position		      [450, 240, 480, 250]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_dbl_ta"
"p"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fir_dbl_tap"
	      MaskPromptString	      "factor|Add latency|Mult latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "factor=@1;add_latency=@2;mult_latency=@"
"3;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0.1|2|3"
	      MaskTabNameString	      ",,"
	      System {
		Name			"fir_dbl_tap1"
		Location		[260, 83, 881, 745]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [25, 33, 55, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [25, 123, 55, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [30, 213, 60, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [30, 303, 60, 317]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [165, 364, 285, 396]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "factor"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [310, 16, 355, 64]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  Ports			  [1, 1]
		  Position		  [320, 286, 365, 334]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [395, 33, 425, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [395, 123, 425, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  Position		  [400, 213, 430, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  Position		  [400, 303, 430, 317]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [390, 423, 420, 437]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [390, 508, 420, 522]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 35]
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [100, 0]
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [85, 0]
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 230]
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [65, 0]
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_dbl_ta"
"p"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fir_dbl_tap"
	      MaskPromptString	      "factor|Add latency|Mult latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "factor=@1;add_latency=@2;mult_latency=@"
"3;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0.2|2|3"
	      MaskTabNameString	      ",,"
	      System {
		Name			"fir_dbl_tap2"
		Location		[260, 83, 881, 745]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [25, 33, 55, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [25, 123, 55, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [30, 213, 60, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [30, 303, 60, 317]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [165, 364, 285, 396]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "factor"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [310, 16, 355, 64]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  Ports			  [1, 1]
		  Position		  [320, 286, 365, 334]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [395, 33, 425, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [395, 123, 425, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  Position		  [400, 213, 430, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  Position		  [400, 303, 430, 317]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [390, 423, 420, 437]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [390, 508, 420, 522]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 35]
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [100, 0]
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [85, 0]
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 230]
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [65, 0]
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      Position		      [350, 82, 380, 98]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      Position		      [350, 112, 380, 128]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      Position		      [350, 162, 380, 178]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      Position		      [350, 192, 380, 208]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      Position		      [350, 242, 380, 258]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      Position		      [350, 272, 380, 288]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      Position		      [350, 322, 380, 338]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      Position		      [350, 352, 380, 368]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      Position		      [600, 50, 630, 70]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      Position		      [600, 150, 630, 170]
	      Port		      "10"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_tap"
	  Ports			  [4, 6]
	  Position		  [100, 227, 150, 318]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fir_dbl_tap"
	  MaskPromptString	  "factor|Add latency|Mult latency"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "factor=@1;add_latency=@2;mult_latency=@3;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0.073384|2|3"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "fir_dbl_tap"
	    Location		    [260, 83, 881, 745]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [25, 33, 55, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 123, 55, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [30, 213, 60, 227]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [30, 303, 60, 317]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [180, 412, 230, 463]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "16"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "on"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [180, 497, 230, 548]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "16"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "on"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [165, 364, 285, 396]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "factor"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [315, 487, 365, 538]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [315, 402, 365, 453]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [310, 16, 355, 64]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [1, 1]
	      Position		      [315, 106, 360, 154]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [1, 1]
	      Position		      [315, 196, 360, 244]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register3"
	      Ports		      [1, 1]
	      Position		      [320, 286, 365, 334]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [395, 33, 425, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [395, 123, 425, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_out"
	      Position		      [400, 213, 430, 227]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_out"
	      Position		      [400, 303, 430, 317]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [390, 423, 420, 437]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [390, 508, 420, 522]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[0, 225]
		DstBlock		"AddSub1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Register3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [85, 0]
	      Branch {
		Points			[0, 230]
		DstBlock		"AddSub"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Register2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[0, 380]
		DstBlock		"AddSub1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [100, 0]
	      Branch {
		Points			[0, 385]
		DstBlock		"AddSub"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "c_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register3"
	      SrcPort		      1
	      DstBlock		      "d_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 35]
	      Branch {
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_tap"
	  Ports			  [2, 4]
	  Position		  [20, 227, 70, 288]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fir_tap"
	  MaskPromptString	  "Factor|Mult latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "factor=@1;latency=@2;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|3"
	  MaskTabNameString	  ","
	  System {
	    Name		    "fir_tap"
	    Location		    [397, 106, 908, 486]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [105, 143, 135, 157]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [105, 228, 135, 242]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [20, 76, 145, 104]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "factor"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [180, 197, 230, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "latency"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [180, 112, 230, 163]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "latency"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [355, 151, 400, 199]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [1, 1]
	      Position		      [360, 241, 405, 289]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [440, 168, 470, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [440, 258, 470, 272]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [255, 133, 285, 147]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [250, 218, 280, 232]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [5, 0; 0, 35]
	      Branch {
		Points			[0, 85]
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "real"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "lo_const"
	  Ports			  [0, 2]
	  Position		  [140, 15, 180, 75]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "lo_const"
	  MaskPromptString	  "Output Bitwidth|Phase (0 to 2*pi)"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_bits=@1;phase=@2;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "lo_const"
	    Location		    [272, 380, 654, 641]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "const"
	      Ports		      [0, 1]
	      Position		      [145, 77, 205, 103]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "real(exp(phase*1j))"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "n_bits"
	      bin_pt		      "n_bits - 1"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const1"
	      Ports		      [0, 1]
	      Position		      [145, 37, 205, 63]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-imag(exp(phase*1j))"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "n_bits"
	      bin_pt		      "n_bits - 1"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin"
	      Position		      [235, 48, 265, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos"
	      Position		      [235, 78, 265, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "const"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "cos"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "const1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "sin"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "lo_osc"
	  Ports			  [1, 2]
	  Position		  [85, 15, 125, 75]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "lo_osc"
	  MaskPromptString	  "Output Bitwidth|counter step|counter start "
"value|Counter Bitwidth|Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "n_bits=@1;counter_step=@2;counter_start=@3;"
"counter_width=@4;latency=@5;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18|1|1|4|2"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "lo_osc"
	    Location		    [549, 351, 931, 612]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [20, 63, 50, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SineCosine"
	      Ports		      [1, 2]
	      Position		      [145, 40, 195, 100]
	      SourceBlock	      "xbsIndex_r3/SineCosine"
	      SourceType	      "Xilinx Sine/Cosine Block"
	      mode		      "Sine and Cosine"
	      neg_sin		      on
	      neg_cos		      off
	      n_bits		      "n_bits"
	      latency		      "latency"
	      sym_output	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mem_type		      "Block RAM"
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "counter"
	      Ports		      [1, 1]
	      Position		      [70, 45, 120, 95]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "counter_width"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "counter_start"
	      cnt_to		      "Inf"
	      cnt_by_val	      "counter_step"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin"
	      Position		      [235, 48, 265, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos"
	      Position		      [235, 78, 265, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "counter"
	      SrcPort		      1
	      DstBlock		      "SineCosine"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SineCosine"
	      SrcPort		      2
	      DstBlock		      "cos"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SineCosine"
	      SrcPort		      1
	      DstBlock		      "sin"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "counter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mixer"
	  Ports			  [5, 9]
	  Position		  [205, 17, 300, 153]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "lo at -1/16"
	  UserDataPersistent	  on
	  UserData		  "DataTag33"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "mixer"
	  MaskDescription	  "Digitally mixes an input signal (which can "
"be several samples in parallel) with an LO of the indicated frequency (which "
"is some fraction of the native FPGA clock rate)."
	  MaskHelp		  "\n<h1>Description</h1>\n\nDigitally mixes a"
"n input signal (which can be several samples in parallel) with an LO of the i"
"ndicated frequency (which is some fraction of the native FPGA clock rate).\n"
"\n<h2>Mask Parameters</h2>\n\n<b>Frequency Divisions</b> (freq_div):  The (po"
"wer of 2) denominator of the mixing frequency. <br><br>\n\n<b>Mixing Frequenc"
"y</b> (freq) = The numerator of the mixing frequency.<br><br>\n\n<b>Number of"
" Parallel Streams</b> (nstreams) = The number of samples which arrive in para"
"llel.<br><br>\n\n<b>Bit Width</b> (n_bits) = The bitwidth of LO samples.<br><"
"br>\n\n<b>BRAM Latency</b> (bram_latency) = The latency of sine/cos lookup ta"
"ble.<br><br>\n\n<b>MULT Latency</b> (mult_latency) = The latency of mixing mu"
"ltipliers.<br><br>\n\n<h2> Usage </h2>\nM = Frequency Divisions<br>\nF = Mixi"
"ng Frequency<br>\nM and F must both be integers, and M must be a power of 2. "
"The ratio F/M should equal the ratio f/r where r is the data rate of the samp"
"led signal. For example, an F/M of 3/16 would downmix an 800Msps signal with "
"an LO of 150MHz. "
	  MaskPromptString	  "Frequency Divisions (M)|Mixing Frequency (?"
" / M*2pi)|Number of Parallel Streams|Bit Width|BRAM Latency|Mult Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "freq_div=@1;freq=@2;nstreams=@3;n_bits=@4;b"
"ram_latency=@5;mult_latency=@6;"
	  MaskInitialization	  "mixer_init(gcb, ...\n    'freq_div', freq_d"
"iv, ...\n    'freq', freq, ...\n    'nstreams', nstreams, ...\n    'n_bits', "
"n_bits, ...\n    'bram_latency', bram_latency, ...\n    'mult_latency', mult_"
"latency);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "16|1|4|8|2|3"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "mixer"
	    Location		    [17, 122, 398, 522]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [130, 22, 160, 38]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [130, 72, 160, 88]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din2"
	      Position		      [130, 152, 160, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din3"
	      Position		      [130, 232, 160, 248]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din4"
	      Position		      [130, 312, 160, 328]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dds"
	      Ports		      [0, 8]
	      Position		      [20, 102, 80, 223]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "lo at -1/16"
	      AncestorBlock	      "casper_library/Downconverter/dds"
	      UserDataPersistent      on
	      UserData		      "DataTag34"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "dds"
	      MaskPromptString	      "Frequency divisions (M)|Frequency (? / "
"M*2pi)|Parallel LOs|Bit Width|Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "freq_div=@1;freq=@2;num_lo=@3;n_bits=@4"
";latency=@5;"
	      MaskInitialization      "dds_init(gcb, ...\n    'freq_div', freq"
"_div, ...\n    'freq', freq, ...\n    'num_lo', num_lo, ...\n    'n_bits', n_"
"bits, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "16|1|4|8|2"
	      MaskTabNameString	      ",,,,"
	      System {
		Name			"dds"
		Location		[303, 76, 934, 746]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Reference
		  Name			  "lo_osc0"
		  Ports			  [0, 2]
		  Position		  [30, 30, 70, 90]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Downconverter/lo_osc"
		  SourceType		  "lo_osc"
		  ShowPortLabels	  on
		  n_bits		  "8"
		  counter_step		  "4"
		  counter_start		  "0"
		  counter_width		  "4"
		  latency		  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lo_osc1"
		  Ports			  [0, 2]
		  Position		  [30, 130, 70, 190]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Downconverter/lo_osc"
		  SourceType		  "lo_osc"
		  ShowPortLabels	  on
		  n_bits		  "8"
		  counter_step		  "4"
		  counter_start		  "1"
		  counter_width		  "4"
		  latency		  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lo_osc2"
		  Ports			  [0, 2]
		  Position		  [30, 230, 70, 290]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Downconverter/lo_osc"
		  SourceType		  "lo_osc"
		  ShowPortLabels	  on
		  n_bits		  "8"
		  counter_step		  "4"
		  counter_start		  "2"
		  counter_width		  "4"
		  latency		  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lo_osc3"
		  Ports			  [0, 2]
		  Position		  [30, 330, 70, 390]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Downconverter/lo_osc"
		  SourceType		  "lo_osc"
		  ShowPortLabels	  on
		  n_bits		  "8"
		  counter_step		  "4"
		  counter_start		  "3"
		  counter_width		  "4"
		  latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin0"
		  Position		  [135, 35, 175, 55]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos0"
		  Position		  [135, 65, 175, 85]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin1"
		  Position		  [135, 135, 175, 155]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos1"
		  Position		  [135, 165, 175, 185]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin2"
		  Position		  [135, 235, 175, 255]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos2"
		  Position		  [135, 265, 175, 285]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin3"
		  Position		  [135, 335, 175, 355]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos3"
		  Position		  [135, 365, 175, 385]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "lo_osc0"
		  SrcPort		  1
		  DstBlock		  "sin0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_osc0"
		  SrcPort		  2
		  DstBlock		  "cos0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_osc1"
		  SrcPort		  1
		  DstBlock		  "sin1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_osc1"
		  SrcPort		  2
		  DstBlock		  "cos1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_osc2"
		  SrcPort		  1
		  DstBlock		  "sin2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_osc2"
		  SrcPort		  2
		  DstBlock		  "cos2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_osc3"
		  SrcPort		  1
		  DstBlock		  "sin3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_osc3"
		  SrcPort		  2
		  DstBlock		  "cos3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [190, 20, 220, 50]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rcmult1"
	      Ports		      [3, 2]
	      Position		      [230, 70, 280, 130]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/rcmult"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "rcmult"
	      MaskPromptString	      "Latency"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "latency=@1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3"
	      System {
		Name			"rcmult1"
		Location		[211, 164, 672, 530]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  Position		  [20, 138, 50, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  Position		  [15, 73, 45, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [260, 27, 310, 78]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [260, 107, 310, 158]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [335, 48, 365, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [335, 128, 365, 142]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [75, 0; 0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [190, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rcmult2"
	      Ports		      [3, 2]
	      Position		      [230, 150, 280, 210]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/rcmult"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "rcmult"
	      MaskPromptString	      "Latency"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "latency=@1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3"
	      System {
		Name			"rcmult2"
		Location		[211, 164, 672, 530]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  Position		  [20, 138, 50, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  Position		  [15, 73, 45, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [260, 27, 310, 78]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [260, 107, 310, 158]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [335, 48, 365, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [335, 128, 365, 142]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [75, 0; 0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [190, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rcmult3"
	      Ports		      [3, 2]
	      Position		      [230, 230, 280, 290]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/rcmult"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "rcmult"
	      MaskPromptString	      "Latency"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "latency=@1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3"
	      System {
		Name			"rcmult3"
		Location		[211, 164, 672, 530]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  Position		  [20, 138, 50, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  Position		  [15, 73, 45, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [260, 27, 310, 78]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [260, 107, 310, 158]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [335, 48, 365, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [335, 128, 365, 142]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [75, 0; 0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [190, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rcmult4"
	      Ports		      [3, 2]
	      Position		      [230, 310, 280, 370]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/rcmult"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "rcmult"
	      MaskPromptString	      "Latency"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "latency=@1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3"
	      System {
		Name			"rcmult4"
		Location		[211, 164, 672, 530]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  Position		  [20, 138, 50, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  Position		  [15, 73, 45, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [260, 27, 310, 78]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [260, 107, 310, 158]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [335, 48, 365, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [335, 128, 365, 142]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [75, 0; 0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [190, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [250, 22, 280, 38]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real1"
	      Position		      [330, 72, 360, 88]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag1"
	      Position		      [330, 107, 360, 123]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real2"
	      Position		      [330, 152, 360, 168]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag2"
	      Position		      [330, 187, 360, 203]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real3"
	      Position		      [330, 232, 360, 248]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag3"
	      Position		      [330, 267, 360, 283]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real4"
	      Position		      [330, 312, 360, 328]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag4"
	      Position		      [330, 347, 360, 363]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "rcmult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      1
	      DstBlock		      "rcmult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      2
	      DstBlock		      "rcmult1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rcmult1"
	      SrcPort		      1
	      DstBlock		      "real1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rcmult1"
	      SrcPort		      2
	      DstBlock		      "imag1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din2"
	      SrcPort		      1
	      DstBlock		      "rcmult2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      3
	      DstBlock		      "rcmult2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      4
	      DstBlock		      "rcmult2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rcmult2"
	      SrcPort		      1
	      DstBlock		      "real2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rcmult2"
	      SrcPort		      2
	      DstBlock		      "imag2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din3"
	      SrcPort		      1
	      DstBlock		      "rcmult3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      5
	      DstBlock		      "rcmult3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      6
	      DstBlock		      "rcmult3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rcmult3"
	      SrcPort		      1
	      DstBlock		      "real3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rcmult3"
	      SrcPort		      2
	      DstBlock		      "imag3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din4"
	      SrcPort		      1
	      DstBlock		      "rcmult4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      7
	      DstBlock		      "rcmult4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      8
	      DstBlock		      "rcmult4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rcmult4"
	      SrcPort		      1
	      DstBlock		      "real4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rcmult4"
	      SrcPort		      2
	      DstBlock		      "imag4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "rcmult"
	  Ports			  [3, 2]
	  Position		  [325, 19, 375, 71]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "rcmult"
	  MaskPromptString	  "Latency"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "latency=@1;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18"
	  System {
	    Name		    "rcmult"
	    Location		    [211, 164, 672, 530]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [15, 33, 45, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sin"
	      Position		      [20, 138, 50, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cos"
	      Position		      [15, 73, 45, 87]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [260, 27, 310, 78]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [260, 107, 310, 158]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [335, 48, 365, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [335, 128, 365, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [190, 0]
	      Branch {
		Points			[0, 80]
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sin"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cos"
	      SrcPort		      1
	      Points		      [75, 0; 0, -15]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FFTs"
      Ports		      []
      Position		      [235, 290, 285, 340]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"FFTs"
	Location		[603, 178, 1623, 828]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Twiddle"
	  Ports			  []
	  Position		  [700, 15, 750, 65]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "Twiddle"
	    Location		    [158, 317, 874, 700]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      SubSystem
	      Name		      "coeff_gen"
	      Ports		      []
	      Position		      [540, 30, 590, 80]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"coeff_gen"
		Location		[286, 205, 616, 485]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  SubSystem
		  Name			  "br_coeff_gen"
		  Ports			  [1, 1]
		  Position		  [50, 19, 95, 61]
		  BackgroundColor	  "gray"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "br_coeff_gen"
		  MaskPromptString	  "Coefficients: (0 to 2^(FFTSize-1)-1"
")|Step Period: (2^?)|Bit Width:|Latency:"
		  MaskStyleString	  "edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on"
		  MaskToolTipString	  "on,on,on,on"
		  MaskVarAliasString	  ",,,"
		  MaskVariables		  "Coeffs=@1;StepPeriod=@2;BitWidth=@3"
";bram_latency=@4;"
		  MaskInitialization	  "vlen = length(Coeffs);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 1 2 3]|0|18|4"
		  MaskTabNameString	  ",,,"
		  System {
		    Name		    "br_coeff_gen"
		    Location		    [115, 111, 630, 379]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [25, 48, 55, 62]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 29, 125, 81]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "log2(vlen) + StepPeriod"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM"
		    Ports		    [1, 1]
		    Position		    [210, 29, 260, 81]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "vlen"
		    initVector		    "round( real(Coeffs) * 2^(BitWidth"
"-1) ) / 2^(BitWidth-1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    latency		    "bram_latency"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [210, 94, 260, 146]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "vlen"
		    initVector		    "round( imag(Coeffs) * 2^(BitWidth"
"-1)  ) / 2^(BitWidth-1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    latency		    "bram_latency"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [145, 41, 190, 69]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "log2(vlen)"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [300, 54, 340, 96]
		    UserDataPersistent	    on
		    UserData		    "DataTag35"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [390, 68, 420, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "coeff_gen"
		  Ports			  [1, 1]
		  Position		  [50, 150, 95, 190]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  BlockChoice		  "br_coeff_gen"
		  TemplateBlock		  "self"
		  MemberBlocks		  "br_coeff_gen,static_coeff_gen"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "coeff_gen"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "br_coeff_gen"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/coeff"
"_gen/br_coeff_gen"
		    SourceType		    "br_coeff_gen"
		    ShowPortLabels	    "on"
		    Coeffs		    "[0 1 2 3]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "br_coeff_gen"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "br_coeff_gen"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "static_coeff_gen"
		  Ports			  [1, 1]
		  Position		  [50, 84, 95, 126]
		  BackgroundColor	  "gray"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "static_coeff_gen"
		  MaskPromptString	  "Coefficients: (0 to 2^(FFTSize-1)-1"
")|Bit Width:|Latency:"
		  MaskStyleString	  "edit,edit,edit"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "Coeffs=@1;BitWidth=@2;bram_latency="
"@3;"
		  MaskInitialization	  "\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "0|18|4"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "static_coeff_gen"
		    Location		    [458, 146, 973, 414]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [25, 48, 55, 62]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [185, 34, 255, 66]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "round(real(Coeffs(1)) * 2^(BitWid"
"th-1)) / 2^(BitWidth-1)"
		    equ			    "P=C"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [185, 84, 255, 116]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "round(imag(Coeffs(1)) * 2^(BitWid"
"th-1)) / 2^(BitWidth-1)"
		    equ			    "P=C"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [75, 45, 95, 65]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [295, 54, 335, 96]
		    UserDataPersistent	    on
		    UserData		    "DataTag36"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [390, 68, 420, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle"
	      Ports		      [3, 5]
	      Position		      [25, 135, 115, 215]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      BlockChoice	      "twiddle_coeff_0"
	      TemplateBlock	      "self"
	      MemberBlocks	      "twiddle_coeff_0,twiddle_coeff_1,twiddle"
"_general_3mult,twiddle_general_4mult,twiddle_stage_2"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"twiddle"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "twiddle_coeff_0"
		  Ports			  [3, 5]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/FFTs/Twiddle/twiddle"
"_coeff_0"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidth		  "18"
		  add_latency		  "3"
		  mult_latency		  "4"
		  bram_latency		  "4"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [200, 120, 220, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [200, 160, 220, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [200, 200, 220, 220]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "twiddle_coeff_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "twiddle_coeff_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "twiddle_coeff_0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  1
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  2
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  3
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  4
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  5
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_coeff_0"
	      Ports		      [3, 5]
	      Position		      [135, 20, 225, 100]
	      BackgroundColor	      "gray"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Bit Width|Add Latency|Mult Latency|BRAM"
" Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "BitWidth=@1;add_latency=@2;mult_latency"
"=@3;bram_latency=@4;"
	      MaskInitialization      "disp(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "18|3|4|4"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"twiddle_coeff_0"
		Location		[188, 137, 885, 703]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [145, 28, 175, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [145, 98, 175, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [145, 158, 175, 172]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [195, 15, 235, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [195, 145, 235, 185]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [195, 85, 235, 125]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [255, 14, 295, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag37"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [255, 84, 295, 126]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag38"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [320, 13, 350, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [320, 43, 350, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [320, 83, 350, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [320, 113, 350, 127]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [255, 158, 285, 172]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_coeff_1"
	      Ports		      [3, 5]
	      Position		      [255, 20, 345, 100]
	      BackgroundColor	      "gray"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Bit Width|Add Latency|Mult Latency|BRAM"
" Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "BitWidth=@1;add_latency=@2;mult_latency"
"=@3;bram_latency=@4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "18|3|4|4"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"twiddle_coeff_1"
		Location		[188, 137, 885, 703]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [145, 28, 175, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [145, 108, 175, 122]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [145, 183, 175, 197]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [195, 15, 235, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [195, 170, 235, 210]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [345, 110, 385, 150]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate"
		  Ports			  [1, 1]
		  Position		  [285, 87, 310, 113]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 14, 300, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag39"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [195, 94, 235, 136]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag40"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [325, 13, 355, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [325, 43, 355, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [440, 93, 470, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [440, 123, 470, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [255, 183, 285, 197]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [20, 0; 0, 25]
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Negate"
		  SrcPort		  1
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [30, 0]
		  DstBlock		  "Negate"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_general_3mult"
	      Ports		      [3, 5]
	      Position		      [375, 137, 465, 213]
	      BackgroundColor	      "gray"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Coefficients:|Coefficient Step Period ("
"2^?)|Bit Width|Add Latency|Mult Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "Coeffs=@1;StepPeriod=@2;BitWidth=@3;add"
"_latency=@4;mult_latency=@5;bram_latency=@6;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0]|0|18|3|4|4"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"twiddle_general_3mult"
		Location		[31, 74, 798, 650]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [225, 28, 255, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [50, 98, 80, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 463, 70, 477]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [545, 103, 590, 147]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [255, 83, 300, 127]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [255, 318, 300, 362]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [255, 388, 300, 432]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub4"
		  Ports			  [2, 1]
		  Position		  [540, 303, 585, 347]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [320, 90, 360, 120]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [315, 325, 355, 355]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [320, 395, 360, 425]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [445, 100, 485, 130]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert4"
		  Ports			  [1, 1]
		  Position		  [445, 315, 485, 345]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  Ports			  [1, 1]
		  Position		  [445, 385, 485, 415]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [275, 15, 315, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + 2*add_latency + bram"
"_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [105, 85, 145, 125]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [280, 450, 320, 490]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + 2*add_latency + bram"
"_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [260, 145, 300, 185]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [260, 200, 300, 240]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay5"
		  Ports			  [1, 1]
		  Position		  [260, 255, 300, 295]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [380, 93, 425, 137]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [380, 308, 425, 352]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult2"
		  Ports			  [2, 1]
		  Position		  [380, 378, 425, 422]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [340, 14, 380, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag41"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri2"
		  Ports			  [1, 2]
		  Position		  [180, 319, 220, 361]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag42"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri3"
		  Ports			  [1, 2]
		  Position		  [175, 84, 215, 126]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag43"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "coeff_gen"
		  Ports			  [1, 1]
		  Position		  [100, 320, 145, 360]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "br_coeff_gen"
		    DialogParameters {
		    Coeffs		    "Coeffs"
		    StepPeriod		    "StepPeriod"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "static_coeff_gen"
		    DialogParameters {
		    Coeffs		    "Coeffs"
		    n_bits		    "BitWidth"
		    latency		    "bram_latency"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "static_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "static_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "static_coeff_gen"
		  TemplateBlock		  "casper_library/FFTs/Twiddle/coeff_g"
"en/coeff_gen"
		  MemberBlocks		  "br_coeff_gen,static_coeff_gen"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "coeff_gen"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "static_coeff_gen"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/coeff"
"_gen/static_coeff_gen"
		    SourceType		    "static_coeff_gen"
		    ShowPortLabels	    "on"
		    Coeffs		    "Coeffs"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "static_coeff_gen"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "static_coeff_gen"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [405, 13, 435, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [405, 43, 435, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [610, 118, 640, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [605, 318, 635, 332]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [340, 463, 370, 477]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  Points		  [30, 0; 0, -65]
		  DstBlock		  "AddSub4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert4"
		  SrcPort		  1
		  Points		  [15, 0; 0, -195]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 200]
		    DstBlock		    "AddSub4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub4"
		  SrcPort		  1
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult2"
		  SrcPort		  1
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "Convert4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [55, 0; 0, 225]
		  DstBlock		  "Mult2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay5"
		  SrcPort		  1
		  Points		  [60, 0]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [30, 0; 0, 100]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "Mult2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  2
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Delay5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 105]
		    DstBlock		    "Delay4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "coeff_gen"
		  SrcPort		  1
		  DstBlock		  "c_to_ri2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "c_to_ri3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -130]
		    DstBlock		    "coeff_gen"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_general_4mult"
	      Ports		      [3, 5]
	      Position		      [20, 22, 110, 98]
	      BackgroundColor	      "gray"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Coefficients:|Coefficient Step Period ("
"2^?)|Bit Width|Add Latency|Mult Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "Coeffs=@1;StepPeriod=@2;BitWidth=@3;add"
"_latency=@4;mult_latency=@5;bram_latency=@6;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0]|0|18|3|4|4"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"twiddle_general_4mult"
		Location		[227, 74, 990, 598]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [225, 28, 255, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 148, 65, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 393, 70, 407]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [400, 138, 445, 182]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [410, 298, 455, 342]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [340, 135, 380, 165]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 2"
		  bin_pt		  "BitWidth"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [340, 195, 380, 225]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 2"
		  bin_pt		  "BitWidth"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [340, 255, 380, 285]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 2"
		  bin_pt		  "BitWidth"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [340, 315, 380, 345]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 2"
		  bin_pt		  "BitWidth"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [275, 15, 315, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [105, 135, 145, 175]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [280, 380, 320, 420]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [275, 128, 320, 172]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [275, 188, 320, 232]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult2"
		  Ports			  [2, 1]
		  Position		  [275, 248, 320, 292]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult3"
		  Ports			  [2, 1]
		  Position		  [275, 308, 320, 352]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [340, 14, 380, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag44"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri2"
		  Ports			  [1, 2]
		  Position		  [180, 249, 220, 291]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag45"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri3"
		  Ports			  [1, 2]
		  Position		  [185, 134, 225, 176]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag46"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "coeff_gen1"
		  Ports			  [1, 1]
		  Position		  [105, 250, 150, 290]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "br_coeff_gen"
		    DialogParameters {
		    Coeffs		    "Coeffs"
		    StepPeriod		    "StepPeriod"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "static_coeff_gen"
		    DialogParameters {
		    Coeffs		    "Coeffs"
		    n_bits		    "BitWidth"
		    latency		    "bram_latency"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		  }
		  BlockChoice		  "br_coeff_gen"
		  TemplateBlock		  "casper_library/FFTs/Twiddle/coeff_g"
"en/coeff_gen"
		  MemberBlocks		  "br_coeff_gen,static_coeff_gen"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "coeff_gen1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "br_coeff_gen"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/coeff"
"_gen/br_coeff_gen"
		    SourceType		    "br_coeff_gen"
		    ShowPortLabels	    "on"
		    Coeffs		    "Coeffs"
		    StepPeriod		    "StepPeriod"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "br_coeff_gen"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "br_coeff_gen"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [405, 13, 435, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [405, 43, 435, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [470, 153, 500, 167]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [470, 313, 500, 327]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [340, 393, 370, 407]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  Labels		  [2, 0]
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -130]
		    DstBlock		    "coeff_gen1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult3"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult2"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -40]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  1
		  Points		  [0, -5; 20, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "Mult3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Mult2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Mult2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Mult3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "c_to_ri3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff_gen1"
		  SrcPort		  1
		  DstBlock		  "c_to_ri2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_stage_2"
	      Ports		      [3, 5]
	      Position		      [375, 20, 465, 100]
	      BackgroundColor	      "gray"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Add Latenc"
"y|Mult Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;add_latency=@3;m"
"ult_latency=@4;bram_latency=@5;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5|18|3|4|4"
	      MaskTabNameString	      ",,,,"
	      System {
		Name			"twiddle_stage_2"
		Location		[68, 113, 765, 679]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [145, 28, 175, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 163, 45, 177]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [115, 328, 145, 342]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [235, 169, 285, 221]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize - 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [195, 15, 235, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [160, 315, 200, 355]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [225, 315, 265, 355]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [165, 140, 205, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [175, 219, 205, 251]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [390, 127, 415, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency + add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [390, 217, 415, 283]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency + add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate1"
		  Ports			  [1, 1]
		  Position		  [150, 258, 180, 282]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "bram_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [300, 181, 345, 209]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [265, 14, 305, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag47"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [65, 149, 105, 191]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag48"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [325, 13, 355, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [325, 43, 355, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [435, 153, 465, 167]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [435, 243, 465, 257]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [285, 328, 315, 342]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 55]
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Negate1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Negate1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [155, 0]
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "biplex_core"
	  Ports			  [4, 4]
	  Position		  [45, 155, 165, 250]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=3"
	  UserDataPersistent	  on
	  UserData		  "DataTag49"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "biplex_core"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "biplex_core_init(gcb,...\n    'FFTSize', FF"
"TSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantization,..."
"\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n    'mult"
"_latency', mult_latency,...\n    'bram_latency', bram_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|18|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "biplex_core"
	    Location		    [40, 173, 882, 476]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 53, 45, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 73, 45, 87]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 143, 45, 157]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_stage_1"
	      Ports		      [4, 4]
	      Position		      [75, 27, 170, 113]
	      AttributesFormatString  "FFTSize=3, FFTStage=1, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag50"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_stage_n"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Stage of FFT:|O"
"utput Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Maximum"
" Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency"
"|Mult Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|S"
"aturate|Error),edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;FFTStage=@2;BitWidth=@3;use_"
"bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_latency=@"
"9;mult_latency=@10;bram_latency=@11;"
	      MaskInitialization      "fft_stage_n_init(gcb,...\n    'FFTSize'"
", FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,...\n  "
"  'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeffNum'"
", MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', over"
"flow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_latenc"
"y,...\n    'bram_latency', bram_latency);\n    "
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|1|18|0|0|16|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"fft_stage_1"
		Location		[-22, 74, 849, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  Position		  [140, 38, 170, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  Position		  [80, 138, 110, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 203, 45, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [365, 283, 395, 297]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [75, 80, 115, 120]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize-FFTStage+1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [175, 190, 215, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [250, 112, 275, 178]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [255, 12, 280, 78]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [401, 225, 429, 270]
		  Orientation		  "up"
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-(FFTStage - 1)"
		  base1			  "MSB of Input"
		  bit0			  "FFTStage - 1"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [135, 85, 170, 115]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly"
		  Ports			  [4, 4]
		  Position		  [430, 33, 530, 117]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "butterfly"
		    Location		    [2, 74, 998, 708]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [110, 143, 140, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [110, 198, 140, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [180, 348, 210, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 698, 795, 732]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 799, 890, 841]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 93, 825, 137]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 813, 805, 857]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [685, 863, 730, 907]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [685, 803, 730, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [915, 788, 960, 832]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [705, 143, 750, 187]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [705, 83, 750, 127]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 333, 820, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [700, 383, 745, 427]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [700, 323, 745, 367]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 573, 810, 617]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [690, 623, 735, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [690, 563, 735, 607]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [165, 129, 205, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [165, 184, 205, 226]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [980, 803, 1010, 817]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [100, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [5, 0; 0, 10]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [5, 0; 0, -15]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [340, 25, 385, 65]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_f"
		  Ports			  [1, 1]
		  Position		  [130, 125, 175, 165]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [340, 189, 380, 231]
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize - FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [595, 23, 625, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [595, 58, 625, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [595, 93, 625, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [595, 123, 625, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "butterfly"
		  SrcPort		  4
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly"
		  SrcPort		  1
		  Points		  [20, 0; 0, -15]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly"
		  SrcPort		  2
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly"
		  SrcPort		  3
		  Points		  [45, 0]
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "butterfly"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  Points		  [20, 0; 0, -125]
		  DstBlock		  "butterfly"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  DstBlock		  "butterfly"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  DstBlock		  "delay_f"
		  DstPort		  1
		}
		Line {
		  Labels		  [2, 0]
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "delay_f"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [115, 0; 0, -80]
		  DstBlock		  "butterfly"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Slice"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_stage_2"
	      Ports		      [5, 4]
	      Position		      [220, 27, 315, 113]
	      AttributesFormatString  "FFTSize=3, FFTStage=2, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag51"
	      SourceBlock	      "casper_library/FFTs/fft_stage_n"
	      SourceType	      "fft_stage_n"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      FFTStage		      "2"
	      BitWidth		      "18"
	      use_bram		      "0"
	      CoeffBram		      "0"
	      MaxCoeffNum	      "16"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_stage_3"
	      Ports		      [5, 4]
	      Position		      [330, 27, 425, 113]
	      AttributesFormatString  "FFTSize=3, FFTStage=3, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag52"
	      SourceBlock	      "casper_library/FFTs/fft_stage_n"
	      SourceType	      "fft_stage_n"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      FFTStage		      "3"
	      BitWidth		      "18"
	      use_bram		      "0"
	      CoeffBram		      "0"
	      MaxCoeffNum	      "16"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [440, 33, 470, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [440, 53, 470, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [440, 73, 470, 87]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [440, 93, 470, 107]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "fft_stage_1"
	      SrcPort		      1
	      DstBlock		      "fft_stage_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_1"
	      SrcPort		      2
	      DstBlock		      "fft_stage_2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_stage_1"
	      SrcPort		      3
	      DstBlock		      "fft_stage_2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_stage_1"
	      SrcPort		      4
	      DstBlock		      "fft_stage_2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_stage_2"
		DstPort			5
	      }
	      Branch {
		DstBlock		"fft_stage_3"
		DstPort			5
	      }
	      Branch {
		DstBlock		"fft_stage_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "fft_stage_2"
	      SrcPort		      1
	      DstBlock		      "fft_stage_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_2"
	      SrcPort		      2
	      DstBlock		      "fft_stage_3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_stage_2"
	      SrcPort		      3
	      DstBlock		      "fft_stage_3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_stage_2"
	      SrcPort		      4
	      DstBlock		      "fft_stage_3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      DstBlock		      "fft_stage_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      DstBlock		      "fft_stage_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "fft_stage_1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_stage_3"
	      SrcPort		      1
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_3"
	      SrcPort		      2
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_3"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_3"
	      SrcPort		      4
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "butterfly_direct"
	  Ports			  [4, 4]
	  Position		  [375, 273, 475, 357]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=6, Coeffs=[0  1  2  3],\n StepPerio"
"d=4, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag53"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "butterfly_direct"
	  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0 to 2^(F"
"FTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Latency|Mult"
" Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavior|Overfl"
"ow Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error)"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;BitWidth"
"=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quantization=&"
"9;overflow=&10;"
	  MaskInitialization	  "butterfly_direct_init(gcb,...\n            "
"  'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n              '"
"StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n        "
"      'add_latency', add_latency,...\n              'mult_latency', mult_late"
"ncy,...\n              'bram_latency', bram_latency,...\n              'use_b"
"ram',use_bram,...\n              'quantization',quantization,...\n           "
"   'overflow',overflow);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|[0 1 2 3]|4|18|4|5|6|1|Truncate|Wrap"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "butterfly_direct"
	    Location		    [0, 74, 996, 728]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [20, 153, 50, 167]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [40, 178, 70, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 203, 45, 217]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [245, 18, 275, 32]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [315, 83, 360, 127]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [315, 148, 360, 192]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      Ports		      [2, 1]
	      Position		      [315, 208, 360, 252]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub3"
	      Ports		      [2, 1]
	      Position		      [315, 268, 360, 312]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [680, 25, 720, 65]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [675, 265, 715, 305]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [665, 505, 705, 545]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [660, 745, 700, 785]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [230, 332, 275, 378]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2 * add_latency + 1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [330, 12, 350, 38]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [745, 703, 795, 737]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [4, 1]
	      Position		      [845, 814, 890, 856]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [780, 108, 825, 152]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical10"
	      Ports		      [2, 1]
	      Position		      [760, 828, 805, 872]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical11"
	      Ports		      [4, 1]
	      Position		      [685, 918, 730, 962]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical12"
	      Ports		      [4, 1]
	      Position		      [685, 818, 730, 862]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical13"
	      Ports		      [2, 1]
	      Position		      [910, 803, 955, 847]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [4, 1]
	      Position		      [705, 198, 750, 242]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [4, 1]
	      Position		      [705, 98, 750, 142]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [775, 348, 820, 392]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [4, 1]
	      Position		      [700, 438, 745, 482]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [4, 1]
	      Position		      [700, 338, 745, 382]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [765, 588, 810, 632]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [4, 1]
	      Position		      [690, 648, 735, 692]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      Ports		      [4, 1]
	      Position		      [690, 578, 735, 622]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [560, 12, 585, 78]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [555, 252, 580, 318]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [545, 492, 570, 558]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [540, 732, 565, 798]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale"
	      Ports		      [1, 1]
	      Position		      [470, 57, 525, 113]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale1"
	      Ports		      [1, 1]
	      Position		      [475, 297, 530, 353]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale2"
	      Ports		      [1, 1]
	      Position		      [465, 537, 520, 593]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale3"
	      Ports		      [1, 1]
	      Position		      [460, 777, 515, 833]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [620, 68, 655, 82]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice10"
	      Ports		      [1, 1]
	      Position		      [605, 578, 640, 592]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice11"
	      Ports		      [1, 1]
	      Position		      [605, 608, 640, 622]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice12"
	      Ports		      [1, 1]
	      Position		      [605, 638, 640, 652]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice13"
	      Ports		      [1, 1]
	      Position		      [600, 788, 635, 802]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice14"
	      Ports		      [1, 1]
	      Position		      [600, 818, 635, 832]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice15"
	      Ports		      [1, 1]
	      Position		      [600, 848, 635, 862]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      Ports		      [1, 1]
	      Position		      [600, 878, 635, 892]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [620, 98, 655, 112]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [620, 128, 655, 142]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [620, 158, 655, 172]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [615, 308, 650, 322]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [615, 338, 650, 352]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [615, 368, 650, 382]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [615, 398, 650, 412]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [605, 548, 640, 562]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [875, 34, 915, 76]
	      UserDataPersistent      on
	      UserData		      "DataTag54"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [860, 514, 900, 556]
	      UserDataPersistent      on
	      UserData		      "DataTag55"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle"
	      Ports		      [3, 5]
	      Position		      [115, 145, 205, 225]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"twiddle_general_3mult"
		DialogParameters {
		  Coeffs		  "[exp(-2*pi*1j*(bit_rev(Coeffs, FFTS"
"ize-1))/2^FFTSize)]"
		  StepPeriod		  "4"
		  BitWidth		  "18"
		  add_latency		  "4"
		  mult_latency		  "5"
		  bram_latency		  "6"
		}
		BlockName		"twiddle_general_3mult/coeff_gen"
		DialogParameters {
		  BlockChoice		  "br_coeff_gen"
		}
		BlockName		"twiddle_general_3mult/coeff_gen/br_co"
"eff_gen"
		DialogParameters {
		  Coeffs		  "[1 2 3 4 5 6 7]"
		  StepPeriod		  "4"
		  BitWidth		  "10"
		  bram_latency		  "6"
		}
		BlockName		"twiddle_general_3mult/coeff_gen/br_co"
"eff_gen/ROM"
		DialogParameters {
		  distributed_mem	  "off"
		}
		BlockName		"twiddle_general_3mult/coeff_gen/br_co"
"eff_gen/ROM1"
		DialogParameters {
		  distributed_mem	  "off"
		}
	      }
	      BlockChoice	      "twiddle_general_3mult"
	      TemplateBlock	      "casper_library/FFTs/Twiddle/twiddle"
	      MemberBlocks	      "twiddle_coeff_0,twiddle_coeff_1,twiddle"
"_general_3mult,twiddle_general_4mult,twiddle_stage_2"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"twiddle"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "twiddle_general_3mult"
		  Ports			  [3, 5]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/FFTs/Twiddle/twiddle"
"_general_3mult"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  Coeffs		  "[exp(-2*pi*1j*(bit_rev(Coeffs, FFTS"
"ize-1))/2^FFTSize)]"
		  StepPeriod		  "4"
		  BitWidth		  "18"
		  add_latency		  "4"
		  mult_latency		  "5"
		  bram_latency		  "6"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [200, 120, 220, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [200, 160, 220, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [200, 200, 220, 220]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "twiddle_general_3mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "twiddle_general_3mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "twiddle_general_3mult"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  1
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  2
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  3
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  4
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  5
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a+bw"
	      Position		      [935, 48, 965, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a-bw"
	      Position		      [920, 528, 950, 542]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [975, 818, 1005, 832]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [305, 348, 335, 362]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      5
	      Points		      [5, 0]
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      4
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      3
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      2
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "twiddle"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "twiddle"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "twiddle"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "a+bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      DstBlock		      "a-bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [25, 0; 0, -60; 65, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Scale"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      Points		      [95, 0; 0, 115]
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Scale1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[15, 0]
		DstBlock		"Logical3"
		DstPort			3
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"Logical2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[10, 0]
		DstBlock		"Logical3"
		DstPort			4
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Logical2"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -80]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice5"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale1"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [140, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical6"
		DstPort			2
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Logical6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[5, 0]
		Branch {
		  Points		  [10, 0]
		  DstBlock		  "Logical6"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, 70]
		  DstBlock		  "Logical5"
		  DstPort		  4
		}
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical5"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      Points		      [5, 0; 0, -80]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [0, 460]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice9"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale2"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical9"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Logical8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice10"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical9"
		DstPort			2
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Logical8"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice11"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[15, 0]
		DstBlock		"Logical9"
		DstPort			3
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical8"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Slice12"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[10, 0]
		DstBlock		"Logical9"
		DstPort			4
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Logical8"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Logical7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [0, -50]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      Points		      [55, 0; 0, 295; 30, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Scale2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice13"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale3"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [140, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice13"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical12"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice14"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical12"
		DstPort			2
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical11"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice15"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Logical12"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[5, 0]
		Branch {
		  Points		  [10, 0]
		  DstBlock		  "Logical12"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, 70]
		  DstBlock		  "Logical11"
		  DstPort		  4
		}
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical11"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Logical12"
	      SrcPort		      1
	      DstBlock		      "Logical10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical11"
	      SrcPort		      1
	      Points		      [5, 0; 0, -80]
	      DstBlock		      "Logical10"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical10"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "AddSub3"
	      SrcPort		      1
	      Points		      [25, 0; 0, 475; 30, 0]
	      Branch {
		DstBlock		"Mux3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Scale3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      Points		      [0, 230]
	      DstBlock		      "Logical"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [170, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 240]
		Branch {
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 240]
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Logical13"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical13"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [95, 0]
	      DstBlock		      "Logical13"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft"
	  Ports			  [6, 5]
	  Position		  [500, 29, 655, 161]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=5, n_inputs=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag56"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Number of Simu"
"ltaneous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit"
",edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantiza"
"tion=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
	  MaskInitialization	  "fft_init(gcb,...\n    'FFTSize', FFTSize,.."
".\n    'BitWidth', BitWidth,...\n    'n_inputs', n_inputs,...\n    'quantizat"
"ion', quantization,...\n    'overflow', overflow,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_l"
"atency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|18|2|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "fft"
	    Location		    [-8, 74, 988, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      NamePlacement	      "alternate"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_biplex0"
	      Ports		      [4, 4]
	      Position		      [100, 100, 220, 220]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag57"
	      SourceBlock	      "casper_library/FFTs/fft_biplex"
	      SourceType	      "fft_biplex"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_biplex1"
	      Ports		      [4, 4]
	      Position		      [100, 300, 220, 420]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag58"
	      SourceBlock	      "casper_library/FFTs/fft_biplex"
	      SourceType	      "fft_biplex"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_direct"
	      Ports		      [6, 5]
	      Position		      [400, 15, 520, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=2"
	      UserDataPersistent      on
	      UserData		      "DataTag59"
	      SourceBlock	      "casper_library/FFTs/fft_direct"
	      SourceType	      "fft_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "2"
	      BitWidth		      "18"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      MapTail		      "1"
	      LargerFFTSize	      "5"
	      StartStage	      "4"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_unscrambler"
	      Ports		      [5, 5]
	      Position		      [550, 15, 670, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=5, n_inputs=2"
	      UserDataPersistent      on
	      UserData		      "DataTag60"
	      SourceBlock	      "casper_library/FFTs/fft_unscrambler"
	      SourceType	      "fft_unscrambler"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      n_inputs		      "2"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice"
	      Ports		      [1, 1]
	      Position		      [100, 17, 130, 33]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 17, 730, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [700, 102, 730, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [700, 202, 730, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [700, 302, 730, 318]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      Position		      [700, 402, 730, 418]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"fft_biplex1"
		DstPort			4
	      }
	      Branch {
		DstBlock		"slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"fft_biplex1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "fft_biplex1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "fft_biplex1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slice"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      4
	      DstBlock		      "fft_direct"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_biplex1"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_biplex1"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      1
	      DstBlock		      "fft_unscrambler"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      2
	      DstBlock		      "fft_unscrambler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      2
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      3
	      DstBlock		      "fft_unscrambler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      3
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      4
	      DstBlock		      "fft_unscrambler"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      4
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      5
	      DstBlock		      "fft_unscrambler"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      5
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_biplex"
	  Ports			  [4, 4]
	  Position		  [45, 15, 170, 110]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=3, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag61"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_biplex"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "fft_biplex_init(gcb,...\n    'FFTSize', FFT"
"Size,...\n    'BitWidth', BitWidth,...\n    'quantization', quantization,..."
"\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n    'mult"
"_latency', mult_latency,...\n    'bram_latency', bram_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|18|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "fft_biplex"
	    Location		    [109, 84, 959, 492]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 58, 45, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 83, 45, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 108, 45, 122]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "biplex_core"
	      Ports		      [4, 4]
	      Position		      [75, 30, 195, 125]
	      AttributesFormatString  "FFTSize=3"
	      UserDataPersistent      on
	      UserData		      "DataTag62"
	      SourceBlock	      "casper_library/FFTs/biplex_core"
	      SourceType	      "biplex_core"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_cplx_unscrambler"
	      Ports		      [3, 3]
	      Position		      [285, 24, 380, 126]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "FFTSize=@1;bram_latency=@2;"
	      MaskInitialization      "blk = gcb;\nmap = bit_reverse(0:2^(FFTS"
"ize-1)-1, FFTSize-1);\nset_param([blk,'/reorder'],'map',mat2str([map,map+2^(F"
"FTSize-1)]));\nset_param([blk,'/reorder'],'bram_latency', num2str(bram_latenc"
"y));\nset_param([blk,'/reorder1'],'map',mat2str([map+2^(FFTSize-1),map]));\ns"
"et_param([blk,'/reorder1'],'bram_latency', num2str(bram_latency));"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|2"
	      MaskTabNameString	      ","
	      System {
		Name			"biplex_cplx_unscrambler"
		Location		[-13, 74, 1003, 796]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "even"
		  Position		  [25, 148, 55, 162]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "odd"
		  Position		  [25, 173, 55, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [25, 123, 55, 137]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [285, 230, 325, 250]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [100, 31, 135, 49]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^(FFTSize-1)"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [560, 16, 595, 34]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^(FFTSize-1)"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [220, 66, 245, 94]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [675, 56, 700, 84]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [100, 72, 135, 108]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [1, 1]
		  Position		  [565, 62, 600, 98]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [155, 58, 200, 102]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [620, 48, 665, 92]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "barrel_switcher"
		  Ports			  [4, 3]
		  Position		  [270, 87, 365, 198]
		  AttributesFormatString  "n_inputs=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag63"
		  SourceBlock		  "casper_library/Reorder/barrel_switc"
"her"
		  SourceType		  "barrel_switcher"
		  ShowPortLabels	  "on"
		  n_inputs		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "barrel_switcher1"
		  Ports			  [4, 3]
		  Position		  [720, 77, 815, 188]
		  AttributesFormatString  "n_inputs=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag64"
		  SourceBlock		  "casper_library/Reorder/barrel_switc"
"her"
		  SourceType		  "barrel_switcher"
		  ShowPortLabels	  "on"
		  n_inputs		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [3, 3]
		  Position		  [410, 84, 505, 156]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag65"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 2 1 3 4 6 5 7]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 2]
		    Position		    [230, 175, 270, 195]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag66"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[0 2 1 3 4 6 5 7]"
		    latency		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder1"
		  Ports			  [3, 3]
		  Position		  [415, 189, 510, 261]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag67"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[4 6 5 7 0 2 1 3]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 2]
		    Position		    [230, 175, 270, 195]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag68"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[4 6 5 7 0 2 1 3]"
		    latency		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1"
		  Position		  [875, 128, 905, 142]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2"
		  Position		  [875, 163, 905, 177]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [875, 93, 905, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -15]
		    DstBlock		    "reorder"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "reorder1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  2
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  3
		  Points		  [5, 0; 0, 70]
		  DstBlock		  "reorder1"
		  DstPort		  3
		}
		Line {
		  Labels		  [1, 0]
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "barrel_switcher1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  DstBlock		  "barrel_switcher1"
		  DstPort		  3
		}
		Line {
		  Labels		  [2, 0]
		  SrcBlock		  "reorder1"
		  SrcPort		  3
		  Points		  [35, 0; 0, -80]
		  DstBlock		  "barrel_switcher1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "even"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "odd"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "barrel_switcher1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher1"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "pol1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher1"
		  SrcPort		  3
		  Points		  [0, 0]
		  DstBlock		  "pol2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [70, 0; 0, -15]
		  Branch {
		    Points		    [-5, 0]
		    DstBlock		    "reorder"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "barrel_switcher"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out"
	      Position		      [425, 33, 455, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out"
	      Position		      [425, 68, 455, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [220, 83, 250, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [425, 103, 455, 117]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_cplx_unscrambler"
	      SrcPort		      1
	      DstBlock		      "pol1_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      1
	      DstBlock		      "biplex_cplx_unscrambler"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      2
	      Points		      [35, 0; 0, 10]
	      DstBlock		      "biplex_cplx_unscrambler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      4
	      Points		      [50, 0; 0, -5]
	      DstBlock		      "biplex_cplx_unscrambler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "biplex_cplx_unscrambler"
	      SrcPort		      2
	      DstBlock		      "pol2_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_cplx_unscrambler"
	      SrcPort		      3
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_biplex_real_2x"
	  Ports			  [6, 4]
	  Position		  [205, 153, 330, 252]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=4, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag69"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_biplex_real_2x"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "fft_biplex_real_2x_init(gcb,...\n    'FFTSi"
"ze', FFTSize, ...\n    'BitWidth', BitWidth, ...\n    'quantization', quantiz"
"ation, ...\n    'overflow', overflow,...\n    'add_latency', add_latency,..."
"\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|18|Truncate|Saturate|2|3|2"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "fft_biplex_real_2x"
	    Location		    [135, 193, 985, 649]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 63, 45, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol3"
	      Position		      [15, 93, 45, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol4"
	      Position		      [15, 123, 45, 137]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 153, 45, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 178, 45, 192]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bi_real_unscr_2x"
	      Ports		      [3, 3]
	      Position		      [350, 107, 435, 193]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Size of FFT (2^?):|Sample Bit Width|Add"
" Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "FFTSize=@1;n_bits=@2;add_latency=@3;bra"
"m_latency=@4;"
	      MaskInitialization      "blk = gcb;\n\nset_param([blk,'/reorder'"
"],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param([blk"
",'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/reorde"
"r1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_para"
"m([blk,'/reorder1'],'bram_latency', num2str(bram_latency));"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "FFTSize|BitWidth|add_latency|bram_laten"
"cy"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"bi_real_unscr_2x"
		Location		[127, 128, 692, 406]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "even"
		  Position		  [50, 133, 80, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "odd"
		  Position		  [45, 223, 75, 237]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 93, 65, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [25, 185, 65, 205]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [225, 51, 260, 69]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize-1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [225, 82, 260, 118]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize-1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [265, 199, 295, 231]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay8"
		  Ports			  [1, 1]
		  Position		  [440, 22, 485, 68]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency * 2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [360, 182, 385, 248]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [290, 68, 335, 112]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "complex_addsub"
		  Ports			  [2, 2]
		  Position		  [410, 191, 485, 224]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "complex_addsub"
		    Location		    [409, 324, 993, 681]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [25, 138, 55, 152]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [175, 25, 225, 80]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [175, 95, 225, 150]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [175, 170, 225, 225]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [175, 240, 225, 295]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [305, 40, 350, 70]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits"
		    bin_pt		    "n_bits - 1"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [305, 110, 350, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits"
		    bin_pt		    "n_bits - 1"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [305, 185, 350, 215]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits"
		    bin_pt		    "n_bits - 1"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [305, 255, 350, 285]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits"
		    bin_pt		    "n_bits - 1"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [245, 45, 280, 65]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Right"
		    shift_bits		    "1"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift1"
		    Ports		    [1, 1]
		    Position		    [245, 115, 280, 135]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Right"
		    shift_bits		    "1"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift2"
		    Ports		    [1, 1]
		    Position		    [245, 190, 280, 210]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Right"
		    shift_bits		    "1"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift3"
		    Ports		    [1, 1]
		    Position		    [245, 260, 280, 280]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Right"
		    shift_bits		    "1"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [80, 29, 120, 71]
		    SourceBlock		    "fft_library/c_to_ri"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    BitWidth		    "n_bits"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [80, 124, 120, 166]
		    SourceBlock		    "fft_library/c_to_ri"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    BitWidth		    "n_bits"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [395, 44, 435, 86]
		    SourceBlock		    "fft_library/ri_to_c"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    likes_cookies	    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [395, 109, 435, 151]
		    SourceBlock		    "fft_library/ri_to_c"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    likes_cookies	    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+b"
		    Position		    [460, 58, 490, 72]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-b"
		    Position		    [460, 123, 490, 137]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [20, 0; 0, -150]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [0, 0]
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    DstBlock		    "Shift2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    DstBlock		    "Shift3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [0, 0; 35, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [25, 0; 0, 125]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [30, 0; 0, -25]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0; 0, 55]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [10, 0; 0, -125]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a+b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift1"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [0, 0]
		    SrcBlock		    "Shift2"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift3"
		    SrcPort		    1
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [3, 3]
		  Position		  [100, 86, 200, 154]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag70"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 4 2 6 1 5 3 7]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 4 2 6 1 5 3 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder1"
		  Ports			  [3, 3]
		  Position		  [105, 169, 200, 241]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag71"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[7 3 5 1 6 2 4 0]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[7 3 5 1 6 2 4 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol12_out"
		  Position		  [510, 173, 540, 187]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol34_out"
		  Position		  [510, 208, 540, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 38, 540, 52]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "reorder1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "reorder1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "reorder"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "reorder1"
		  SrcPort		  3
		  Points		  [0, -15]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  Points		  [135, 0]
		  Branch {
		    Points		    [55, 0]
		    DstBlock		    "complex_addsub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Delay8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay8"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "even"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pol12_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  2
		  DstBlock		  "pol34_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "odd"
		  SrcPort		  1
		  DstBlock		  "reorder1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "biplex_core"
	      Ports		      [4, 4]
	      Position		      [140, 100, 260, 195]
	      AttributesFormatString  "FFTSize=4"
	      UserDataPersistent      on
	      UserData		      "DataTag72"
	      SourceBlock	      "casper_library/FFTs/biplex_core"
	      SourceType	      "biplex_core"
	      ShowPortLabels	      "on"
	      FFTSize		      "4"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [65, 34, 105, 76]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [65, 94, 105, 136]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol12_out"
	      Position		      [505, 18, 535, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol34_out"
	      Position		      [505, 48, 535, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [285, 153, 315, 167]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [505, 173, 535, 187]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_2x"
	      SrcPort		      3
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_2x"
	      SrcPort		      2
	      Points		      [25, 0; 0, -95]
	      DstBlock		      "pol34_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_2x"
	      SrcPort		      1
	      Points		      [15, 0; 0, -95]
	      DstBlock		      "pol12_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      1
	      Points		      [70, 0]
	      DstBlock		      "bi_real_unscr_2x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      2
	      Points		      [70, 0]
	      DstBlock		      "bi_real_unscr_2x"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      4
	      Points		      [40, 0; 0, -5]
	      DstBlock		      "bi_real_unscr_2x"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_biplex_real_4x"
	  Ports			  [6, 6]
	  Position		  [205, 13, 330, 112]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=4, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag73"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_biplex_real_4x"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "fft_biplex_real_4x_init(gcb,...\n    'FFTSi"
"ze', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantizat"
"ion,...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n  "
"  'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|18|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "fft_biplex_real_4x"
	    Location		    [59, 184, 901, 488]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 63, 45, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol3"
	      Position		      [15, 93, 45, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol4"
	      Position		      [15, 123, 45, 137]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 153, 45, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 178, 45, 192]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bi_real_unscr_4x"
	      Ports		      [3, 5]
	      Position		      [350, 102, 435, 188]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Size of FFT (2^?):|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "FFTSize=@1;bram_latency=@2;"
	      MaskInitialization      "blk = gcb;\n\nset_param([blk,'/reorder'"
"],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param([blk"
",'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/reorde"
"r1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_para"
"m([blk,'/reorder1'],'bram_latency', num2str(bram_latency));\nset_param([blk,'"
"/reorder2'],'map', mat2str(2^(FFTSize-1)-1:-1:0));\nset_param([blk,'/reorder2"
"'],'bram_latency', num2str(bram_latency));"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|2"
	      MaskTabNameString	      ","
	      System {
		Name			"bi_real_unscr_4x"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "even"
		  Position		  [35, 133, 65, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "odd"
		  Position		  [50, 218, 80, 232]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 93, 65, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [25, 195, 65, 215]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [225, 51, 260, 69]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^(FFTSize-1)"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [225, 176, 260, 194]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [535, 325, 575, 345]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [225, 82, 260, 118]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [265, 209, 295, 241]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [365, 192, 390, 258]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [365, 107, 390, 173]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [365, 402, 390, 468]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [365, 317, 390, 383]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [285, 153, 330, 197]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [285, 68, 330, 112]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "complex_addsub"
		  Ports			  [2, 2]
		  Position		  [410, 200, 495, 235]
		  SourceBlock		  "casper_library/Misc/complex_addsub"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		}
		Block {
		  BlockType		  Reference
		  Name			  "complex_addsub1"
		  Ports			  [2, 2]
		  Position		  [410, 410, 495, 445]
		  SourceBlock		  "casper_library/Misc/complex_addsub"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay0"
		  Ports			  [1, 1]
		  Position		  [525, 195, 570, 225]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay0"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [525, 250, 570, 280]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mirror_spectrum"
		  Ports			  [9, 5]
		  Position		  [755, 32, 845, 248]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "mirror_spectrum"
		    Location		    [2, 74, 1006, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [80, 93, 110, 107]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [85, 173, 115, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in0"
		    Position		    [150, 248, 180, 262]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [85, 318, 115, 332]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in1"
		    Position		    [150, 393, 180, 407]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [85, 478, 115, 492]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in2"
		    Position		    [150, 553, 180, 567]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [85, 623, 115, 637]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in3"
		    Position		    [150, 698, 180, 712]
		    Port		    "9"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [240, 136, 280, 154]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize - 1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [245, 83, 280, 117]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [135, 77, 180, 123]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 2 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [390, 27, 435, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [135, 157, 180, 203]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [135, 302, 180, 348]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay5"
		    Ports		    [1, 1]
		    Position		    [135, 462, 180, 508]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [135, 607, 180, 653]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 155, 430, 205]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [415, 300, 430, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [415, 460, 430, 510]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [415, 605, 430, 655]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate"
		    Ports		    [1, 1]
		    Position		    [265, 244, 300, 286]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate1"
		    Ports		    [1, 1]
		    Position		    [265, 389, 300, 431]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate2"
		    Ports		    [1, 1]
		    Position		    [265, 549, 300, 591]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate3"
		    Ports		    [1, 1]
		    Position		    [265, 694, 300, 736]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [305, 113, 350, 157]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [205, 234, 245, 276]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag74"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [205, 379, 245, 421]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag75"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [205, 539, 245, 581]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag76"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri3"
		    Ports		    [1, 2]
		    Position		    [205, 684, 245, 726]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag77"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [320, 234, 360, 276]
		    UserDataPersistent	    on
		    UserData		    "DataTag78"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [320, 379, 360, 421]
		    UserDataPersistent	    on
		    UserData		    "DataTag79"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c2"
		    Ports		    [2, 1]
		    Position		    [320, 539, 360, 581]
		    UserDataPersistent	    on
		    UserData		    "DataTag80"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c3"
		    Ports		    [2, 1]
		    Position		    [320, 684, 360, 726]
		    UserDataPersistent	    on
		    UserData		    "DataTag81"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [455, 43, 485, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [455, 173, 485, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [455, 318, 485, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [455, 478, 485, 492]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [455, 623, 485, 637]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in3"
		    SrcPort		    1
		    DstBlock		    "c_to_ri3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    2
		    DstBlock		    "Negate3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "Delay5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in2"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    DstBlock		    "Negate2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in1"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [40, 0; 0, 30]
		    Branch {
		    Points		    [0, 145]
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in0"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    DstBlock		    "Negate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [3, 3]
		  Position		  [125, 87, 190, 153]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag82"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 4 2 6 1 5 3 7]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 2]
		    Position		    [230, 175, 270, 195]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag83"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[0 4 2 6 1 5 3 7]"
		    latency		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder1"
		  Ports			  [3, 3]
		  Position		  [130, 172, 195, 238]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag84"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[7 3 5 1 6 2 4 0]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 2]
		    Position		    [230, 175, 270, 195]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag85"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[7 3 5 1 6 2 4 0]"
		    latency		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder2"
		  Ports			  [6, 6]
		  Position		  [630, 290, 710, 455]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag86"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[7 6 5 4 3 2 1 0]|4|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder2"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [495, 243, 525, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [495, 323, 525, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram2"
		    Ports		    [3, 1]
		    Position		    [615, 223, 680, 277]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram3"
		    Ports		    [3, 1]
		    Position		    [615, 303, 680, 357]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din2"
		    Ports		    [1, 1]
		    Position		    [550, 240, 590, 260]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din3"
		    Ports		    [1, 1]
		    Position		    [550, 320, 590, 340]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 2]
		    Position		    [230, 175, 270, 195]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag87"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[7 6 5 4 3 2 1 0]"
		    latency		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [705, 243, 735, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [705, 323, 735, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "delay_din2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din2"
		    SrcPort		    1
		    DstBlock		    "bram2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram2"
		    SrcPort		    1
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "delay_din3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din3"
		    SrcPort		    1
		    DstBlock		    "bram3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram3"
		    SrcPort		    1
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [440, 19, 480, 61]
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-1) + 2*add_latency+1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [865, 88, 895, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [865, 133, 895, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol3_out"
		  Position		  [865, 178, 895, 192]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol4_out"
		  Position		  [865, 223, 895, 237]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [865, 43, 895, 57]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  5
		  DstBlock		  "pol4_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  4
		  DstBlock		  "pol3_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  3
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "odd"
		  SrcPort		  1
		  DstBlock		  "reorder1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "even"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [10, 0; 0, 30]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 145; 0, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		  }
		  Branch {
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  Points		  [20, 0]
		  Branch {
		    Points		    [125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, 210; 125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "reorder1"
		  SrcPort		  3
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "reorder"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "reorder1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [0, 20]
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 30]
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "complex_addsub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  DstBlock		  "complex_addsub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  1
		  DstBlock		  "delay0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  2
		  Points		  [10, 0]
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub1"
		  SrcPort		  2
		  Points		  [100, 0]
		  Branch {
		    Points		    [0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    8
		  }
		  Branch {
		    DstBlock		    "reorder2"
		    DstPort		    6
		  }
		}
		Line {
		  SrcBlock		  "complex_addsub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, -10]
		  Branch {
		    Points		    [0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    6
		  }
		  Branch {
		    DstBlock		    "reorder2"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, -150]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "reorder2"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "delay0"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "reorder2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "reorder2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  Points		  [90, 0]
		  Branch {
		    DstBlock		    "mirror_spectrum"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "reorder2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  2
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  4
		  Points		  [15, 0; 0, -245]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  3
		  Points		  [0, -270]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  5
		  Points		  [20, 0; 0, -220]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  6
		  Points		  [25, 0]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  9
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "biplex_core"
	      Ports		      [4, 4]
	      Position		      [145, 100, 265, 195]
	      AttributesFormatString  "FFTSize=4"
	      UserDataPersistent      on
	      UserData		      "DataTag88"
	      SourceBlock	      "casper_library/FFTs/biplex_core"
	      SourceType	      "biplex_core"
	      ShowPortLabels	      "on"
	      FFTSize		      "4"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [65, 34, 105, 76]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [65, 94, 105, 136]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out"
	      Position		      [505, 18, 535, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out"
	      Position		      [505, 48, 535, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol3_out"
	      Position		      [505, 78, 535, 92]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol4_out"
	      Position		      [505, 108, 535, 122]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [285, 153, 315, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [505, 173, 535, 187]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      5
	      Points		      [0, 5]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      4
	      Points		      [40, 0; 0, -45]
	      DstBlock		      "pol4_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      3
	      Points		      [35, 0; 0, -60]
	      DstBlock		      "pol3_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      2
	      Points		      [25, 0; 0, -75]
	      DstBlock		      "pol2_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      1
	      Points		      [15, 0; 0, -90]
	      DstBlock		      "pol1_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      2
	      Points		      [65, 0]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      4
	      Points		      [35, 0; 0, -10]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_direct"
	  Ports			  [6, 5]
	  Position		  [375, 14, 450, 121]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag89"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_direct"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Add Latency|Mu"
"lt Latency|BRAM Latency|Quantization Behavior|Overflow Behavior|Map Tail of L"
"arger FFT|Size of Larger FFT (2^?):|Start Stage of Map Tail:"
	  MaskStyleString	  "edit,edit,edit,edit,edit,popup(Truncate|Rou"
"nd  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|E"
"rror),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;add_latency=@3;mult_"
"latency=@4;bram_latency=@5;quantization=&6;overflow=&7;MapTail=@8;LargerFFTSi"
"ze=@9;StartStage=@10;"
	  MaskInitialization	  "fft_direct_init(gcb,...\n    'FFTSize', FFT"
"Size,...\n    'BitWidth', BitWidth,...\n    'add_latency', add_latency,...\n "
"   'mult_latency', mult_latency,...\n    'bram_latency', bram_latency,...\n  "
"  'quantization', quantization,...\n    'overflow', overflow,...\n    'MapTai"
"l', MapTail,...\n    'LargerFFTSize', LargerFFTSize,...\n    'StartStage', St"
"artStage);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|18|2|3|2|Truncate|Wrap|[]|5|3"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "fft_direct"
	    Location		    [-90, 126, 906, 780]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly1_0"
	      Ports		      [4, 4]
	      Position		      [220, 102, 300, 178]
	      AttributesFormatString  "FFTSize=5, Coeffs=[0  2  1  3  0  2  1 "
" 3],\n StepPeriod=0, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag90"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      Coeffs		      "[ 0 2 1 3 0 2 1 3]"
	      StepPeriod	      "0"
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	      use_bram		      "1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly1_1"
	      Ports		      [4, 4]
	      Position		      [220, 302, 300, 378]
	      AttributesFormatString  "FFTSize=5, Coeffs=[0  2  1  3  0  2  1 "
" 3],\n StepPeriod=0, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag91"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      Coeffs		      "[ 0 2 1 3 0 2 1 3]"
	      StepPeriod	      "0"
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	      use_bram		      "1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly2_0"
	      Ports		      [4, 4]
	      Position		      [520, 102, 600, 178]
	      AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5  3 "
" 7],\n StepPeriod=0, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag92"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      Coeffs		      "[ 0 4 2 6 1 5 3 7]"
	      StepPeriod	      "0"
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	      use_bram		      "1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly2_1"
	      Ports		      [4, 4]
	      Position		      [520, 302, 600, 378]
	      AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5  3 "
" 7],\n StepPeriod=0, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag93"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      Coeffs		      "[ 0 4 2 6 1 5 3 7]"
	      StepPeriod	      "0"
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	      use_bram		      "1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_0"
	      Ports		      [1, 1]
	      Position		      [90, 100, 120, 130]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_1"
	      Ports		      [1, 1]
	      Position		      [90, 200, 120, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_2"
	      Ports		      [1, 1]
	      Position		      [90, 300, 120, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_3"
	      Ports		      [1, 1]
	      Position		      [90, 400, 120, 430]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_0"
	      Ports		      [1, 1]
	      Position		      [390, 100, 420, 130]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_1"
	      Ports		      [1, 1]
	      Position		      [390, 200, 420, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_2"
	      Ports		      [1, 1]
	      Position		      [390, 300, 420, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_3"
	      Ports		      [1, 1]
	      Position		      [390, 400, 420, 430]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_0"
	      Ports		      [1, 1]
	      Position		      [690, 100, 720, 130]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_1"
	      Ports		      [1, 1]
	      Position		      [690, 200, 720, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_2"
	      Ports		      [1, 1]
	      Position		      [690, 300, 720, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_3"
	      Ports		      [1, 1]
	      Position		      [690, 400, 720, 430]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice0"
	      Ports		      [1, 1]
	      Position		      [90, 72, 120, 88]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      Ports		      [1, 1]
	      Position		      [390, 72, 420, 88]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 17, 780, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [750, 102, 780, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [750, 202, 780, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [750, 302, 780, 318]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      Position		      [750, 402, 780, 418]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "node0_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "node0_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "node0_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "node0_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"slice0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "node2_0"
	      SrcPort		      1
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node2_1"
	      SrcPort		      1
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node2_2"
	      SrcPort		      1
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node2_3"
	      SrcPort		      1
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node0_0"
	      SrcPort		      1
	      DstBlock		      "butterfly1_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node0_2"
	      SrcPort		      1
	      DstBlock		      "butterfly1_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly1_0"
	      SrcPort		      1
	      DstBlock		      "node1_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_0"
	      SrcPort		      2
	      DstBlock		      "node1_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"butterfly1_0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"butterfly1_1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "slice0"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"butterfly1_0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"butterfly1_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "node0_1"
	      SrcPort		      1
	      DstBlock		      "butterfly1_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node0_3"
	      SrcPort		      1
	      DstBlock		      "butterfly1_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly1_1"
	      SrcPort		      1
	      DstBlock		      "node1_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_1"
	      SrcPort		      2
	      DstBlock		      "node1_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node1_0"
	      SrcPort		      1
	      DstBlock		      "butterfly2_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node1_1"
	      SrcPort		      1
	      DstBlock		      "butterfly2_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly2_0"
	      SrcPort		      1
	      DstBlock		      "node2_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly2_0"
	      SrcPort		      2
	      DstBlock		      "node2_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_0"
	      SrcPort		      4
	      DstBlock		      "butterfly2_0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "butterfly2_0"
	      SrcPort		      4
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"butterfly2_0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"butterfly2_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "node1_2"
	      SrcPort		      1
	      DstBlock		      "butterfly2_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node1_3"
	      SrcPort		      1
	      DstBlock		      "butterfly2_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly2_1"
	      SrcPort		      1
	      DstBlock		      "node2_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly2_1"
	      SrcPort		      2
	      DstBlock		      "node2_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_1"
	      SrcPort		      4
	      DstBlock		      "butterfly2_1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_stage_n"
	  Ports			  [5, 4]
	  Position		  [60, 292, 155, 378]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=5, FFTStage=3, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag94"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_stage_n"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FFT:|Outpu"
"t Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Maximum Coe"
"fficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mul"
"t Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Satur"
"ate|Error),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;use_bram"
"=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_latency=@9;mu"
"lt_latency=@10;bram_latency=@11;"
	  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTSize', FF"
"TSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,...\n    'u"
"se_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeffNum', Ma"
"xCoeffNum,...\n    'quantization', quantization,...\n    'overflow', overflow"
",...\n    'add_latency', add_latency,...\n    'mult_latency', mult_latency,.."
".\n    'bram_latency', bram_latency);\n    "
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|3|18|0|0|12|Truncate|Wrap|3|2|2"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "fft_stage_n"
	    Location		    [70, 104, 851, 425]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [140, 38, 170, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "of_in"
	      Position		      [595, 98, 625, 112]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 203, 45, 217]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [365, 283, 395, 297]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [75, 80, 115, 120]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize-FFTStage+1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [175, 190, 215, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [640, 73, 685, 117]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [250, 112, 275, 178]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [255, 12, 280, 78]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [401, 225, 429, 270]
	      Orientation	      "up"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-(FFTStage - 1)"
	      base1		      "MSB of Input"
	      bit0		      "FFTStage - 1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [135, 85, 170, 115]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly_direct"
	      Ports		      [4, 4]
	      Position		      [430, 33, 530, 117]
	      AttributesFormatString  "FFTSize=5, Coeffs=[0  1  2  3],\n StepP"
"eriod=2, BitWidth=18"
	      LinkData {
		BlockName		"twiddle/twiddle_general_3mult/coeff_g"
"en/br_coeff_gen/ROM"
		DialogParameters {
		  distributed_mem	  "off"
		}
		BlockName		"twiddle/twiddle_general_3mult/coeff_g"
"en/br_coeff_gen/ROM1"
		DialogParameters {
		  distributed_mem	  "off"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag95"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      Coeffs		      "[0 1 2 3]"
	      StepPeriod	      "2"
	      BitWidth		      "18"
	      add_latency	      "3"
	      mult_latency	      "2"
	      bram_latency	      "2"
	      use_bram		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_b"
	      Ports		      [1, 1]
	      Position		      [340, 25, 385, 65]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  bram_latency		  "bram_latency"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay_b"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_slr"
		  SourceType		  "delay_slr"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_f"
	      Ports		      [1, 1]
	      Position		      [130, 130, 175, 170]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  bram_latency		  "bram_latency"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay_f"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_slr"
		  SourceType		  "delay_slr"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [340, 189, 380, 231]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(FFTSize - FFTStage)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [595, 23, 625, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [595, 58, 625, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [700, 88, 730, 102]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [570, 148, 600, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "of_in"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [115, 0; 0, -80]
	      DstBlock		      "butterfly_direct"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "delay_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_f"
	      SrcPort		      1
	      Points		      [0, -5; 50, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Mux1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, 120]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      Labels		      [2, 0]
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "delay_f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_b"
	      SrcPort		      1
	      DstBlock		      "butterfly_direct"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      Points		      [20, 0; 0, -125]
	      DstBlock		      "butterfly_direct"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "butterfly_direct"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "butterfly_direct"
	      SrcPort		      3
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly_direct"
	      SrcPort		      2
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly_direct"
	      SrcPort		      1
	      Points		      [20, 0; 0, -15]
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly_direct"
	      SrcPort		      4
	      Points		      [10, 0; 0, 50]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_unscrambler"
	  Ports			  [5, 5]
	  Position		  [375, 152, 455, 228]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=5, n_inputs=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag96"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_unscrambler"
	  MaskPromptString	  "Size of FFT: (2^?)|Number of Simultaneous I"
"nputs: (2^?)|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "FFTSize=@1;n_inputs=@2;bram_latency=@3;"
	  MaskInitialization	  "fft_unscrambler_init(gcb,...\n    'FFTSize'"
",FFTSize,... \n    'n_inputs', n_inputs,...\n    'bram_latency', bram_latency"
");"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|2|2"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "fft_unscrambler"
	    Location		    [388, 319, 933, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 58, 60, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 78, 60, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [30, 98, 60, 112]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [30, 118, 60, 132]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [30, 138, 60, 152]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const"
	      Ports		      [0, 1]
	      Position		      [225, 57, 250, 73]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "reorder"
	      Ports		      [6, 6]
	      Position		      [265, 37, 360, 93]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "order=3"
	      AncestorBlock	      "casper_library/Reorder/reorder"
	      UserDataPersistent      on
	      UserData		      "DataTag97"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "reorder"
	      MaskPromptString	      "Output Order:|Number of inputs|BRAM Lat"
"ency|Map Latency|Double Buffer"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "map=@1;n_inputs=@2;bram_latency=@3;map_"
"latency=@4;double_buffer=@5;"
	      MaskInitialization      "reorder_init(gcb, ...\n    'map', map, "
"...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ...\n  "
"  'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0 4 1 5 2 6 3 7]|4|2|1|0"
	      MaskTabNameString	      ",,,,"
	      System {
		Name			"reorder"
		Location		[142, 158, 899, 463]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 63, 70, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [25, 118, 55, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din0"
		  Position		  [495, 83, 525, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [495, 163, 525, 177]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [495, 243, 525, 257]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  Position		  [495, 323, 525, 337]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [95, 56, 145, 109]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "5"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "23"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [4, 1]
		  Position		  [415, 36, 440, 124]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [170, 37, 200, 53]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [170, 77, 200, 93]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram0"
		  Ports			  [3, 1]
		  Position		  [615, 63, 680, 117]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "sin(pi*(0:15)/16)"
		  write_mode		  "Read Before Write"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram1"
		  Ports			  [3, 1]
		  Position		  [615, 143, 680, 197]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "sin(pi*(0:15)/16)"
		  write_mode		  "Read Before Write"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram2"
		  Ports			  [3, 1]
		  Position		  [615, 223, 680, 277]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "sin(pi*(0:15)/16)"
		  write_mode		  "Read Before Write"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram3"
		  Ports			  [3, 1]
		  Position		  [615, 303, 680, 357]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "sin(pi*(0:15)/16)"
		  write_mode		  "Read Before Write"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_d0"
		  Ports			  [1, 1]
		  Position		  [305, 77, 345, 93]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din0"
		  Ports			  [1, 1]
		  Position		  [550, 80, 590, 100]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din1"
		  Ports			  [1, 1]
		  Position		  [550, 160, 590, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din2"
		  Ports			  [1, 1]
		  Position		  [550, 240, 590, 260]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din3"
		  Ports			  [1, 1]
		  Position		  [550, 320, 590, 340]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_map1"
		  Ports			  [1, 1]
		  Position		  [305, 175, 345, 195]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1*map_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_map2"
		  Ports			  [1, 1]
		  Position		  [305, 225, 345, 245]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0*map_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_sel"
		  Ports			  [1, 1]
		  Position		  [305, 37, 345, 53]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_valid"
		  Ports			  [1, 1]
		  Position		  [495, 13, 525, 27]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_we"
		  Ports			  [1, 1]
		  Position		  [305, 115, 345, 135]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "map1"
		  Ports			  [1, 2]
		  Position		  [230, 175, 270, 195]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  UserDataPersistent	  on
		  UserData		  "DataTag98"
		  SourceBlock		  "casper_library/FFTs/map"
		  SourceType		  "map"
		  ShowPortLabels	  "on"
		  map			  "[0 4 1 5 2 6 3 7]"
		  latency		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "map2"
		  Ports			  [1, 2]
		  Position		  [230, 225, 270, 245]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  UserDataPersistent	  on
		  UserData		  "DataTag99"
		  SourceBlock		  "casper_library/FFTs/map"
		  SourceType		  "map"
		  ShowPortLabels	  "on"
		  map			  "[0 4 1 5 2 6 3 7]"
		  latency		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "post_sync_delay"
		  Ports			  [1, 1]
		  Position		  [135, 159, 155, 201]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "pre_sync_delay"
		  Ports			  [1, 1]
		  Position		  [55, 159, 75, 201]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay_en"
		  Ports			  [2, 1]
		  Position		  [85, 159, 125, 201]
		  SourceBlock		  "casper_library/Delays/sync_delay_en"
		  SourceType		  "sync_delay_en"
		  ShowPortLabels	  "on"
		  DelayLen		  "8"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [165, 173, 195, 187]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [705, 13, 735, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout0"
		  Position		  [705, 83, 735, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout1"
		  Position		  [705, 163, 735, 177]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout2"
		  Position		  [705, 243, 735, 257]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout3"
		  Position		  [705, 323, 735, 337]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "delay_sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_sel"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay_d0"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pre_sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_delay_en"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay_en"
		  SrcPort		  1
		  DstBlock		  "post_sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "post_sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_we"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "delay_valid"
		  SrcPort		  1
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din0"
		  SrcPort		  1
		  DstBlock		  "delay_din0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din0"
		  SrcPort		  1
		  DstBlock		  "bram0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bram0"
		  SrcPort		  1
		  DstBlock		  "dout0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "delay_din1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din1"
		  SrcPort		  1
		  DstBlock		  "bram1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bram1"
		  SrcPort		  1
		  DstBlock		  "dout1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "delay_din2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din2"
		  SrcPort		  1
		  DstBlock		  "bram2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bram2"
		  SrcPort		  1
		  DstBlock		  "dout2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "delay_din3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din3"
		  SrcPort		  1
		  DstBlock		  "bram3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bram3"
		  SrcPort		  1
		  DstBlock		  "dout3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "map1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_map1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 40; -65, 0]
		    DstBlock		    "map2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay_map1"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "map2"
		  SrcPort		  1
		  DstBlock		  "delay_map2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_map2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "square_transposer"
	      Ports		      [5, 5]
	      Position		      [85, 30, 170, 160]
	      AttributesFormatString  "n_inputs=2"
	      AncestorBlock	      "casper_library/Reorder/square_transpose"
"r"
	      UserDataPersistent      on
	      UserData		      "DataTag100"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "square_transposer"
	      MaskPromptString	      "Number of inputs (2^?):"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "n_inputs=@1;"
	      MaskInitialization      "square_transposer_init(gcb,...\n    'n_"
"inputs', n_inputs);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2"
	      System {
		Name			"square_transposer"
		Location		[11, 180, 1007, 828]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 13, 45, 27]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [15, 173, 45, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [15, 253, 45, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  Position		  [15, 333, 45, 347]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In4"
		  Position		  [15, 413, 45, 427]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb1"
		  Ports			  [1, 1]
		  Position		  [270, 175, 300, 205]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb2"
		  Ports			  [1, 1]
		  Position		  [270, 255, 300, 285]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb3"
		  Ports			  [1, 1]
		  Position		  [270, 335, 300, 365]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb4"
		  Ports			  [1, 1]
		  Position		  [270, 415, 300, 445]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf1"
		  Ports			  [1, 1]
		  Position		  [60, 175, 90, 205]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf2"
		  Ports			  [1, 1]
		  Position		  [60, 255, 90, 285]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf3"
		  Ports			  [1, 1]
		  Position		  [60, 335, 90, 365]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf4"
		  Ports			  [1, 1]
		  Position		  [60, 415, 90, 445]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "barrel_switcher"
		  Ports			  [6, 5]
		  Position		  [120, 152, 240, 303]
		  AttributesFormatString  "n_inputs=2"
		  AncestorBlock		  "casper_library/Reorder/barrel_switc"
"her"
		  UserDataPersistent	  on
		  UserData		  "DataTag101"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "barrel_switcher"
		  MaskPromptString	  "Number of Inputs: (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_inputs=@1;"
		  MaskInitialization	  "barrel_switcher_init(gcb,...\n    '"
"n_inputs', n_inputs);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "barrel_switcher"
		    Location		    [403, 74, 946, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sel"
		    Position		    [15, 23, 45, 37]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [15, 493, 45, 507]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [15, 333, 45, 347]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [15, 413, 45, 427]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [165, 15, 195, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay_sync"
		    Ports		    [1, 1]
		    Position		    [55, 493, 85, 507]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux11"
		    Ports		    [3, 1]
		    Position		    [165, 147, 190, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux12"
		    Ports		    [3, 1]
		    Position		    [315, 147, 340, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux21"
		    Ports		    [3, 1]
		    Position		    [165, 227, 190, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux22"
		    Ports		    [3, 1]
		    Position		    [315, 227, 340, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux31"
		    Ports		    [3, 1]
		    Position		    [165, 307, 190, 373]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux32"
		    Ports		    [3, 1]
		    Position		    [315, 307, 340, 373]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux41"
		    Ports		    [3, 1]
		    Position		    [165, 387, 190, 453]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux42"
		    Ports		    [3, 1]
		    Position		    [315, 387, 340, 453]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [85, 91, 130, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [235, 91, 280, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [95, 493, 125, 507]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [465, 173, 495, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [465, 253, 495, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    Position		    [465, 333, 495, 347]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    Position		    [465, 413, 495, 427]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay_sync"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay_sync"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux31"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux41"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux22"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux32"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux42"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux31"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux12"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux41"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux22"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux31"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux32"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux41"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux42"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux12"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux42"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux21"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux22"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux12"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux31"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux32"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux22"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux41"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux42"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux32"
		    DstPort		    3
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "counter"
		  Ports			  [1, 1]
		  Position		  [95, 87, 125, 123]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "n_inputs"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Down"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay0"
		  Ports			  [1, 1]
		  Position		  [270, 15, 300, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [315, 13, 345, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [315, 173, 345, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [315, 253, 345, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out3"
		  Position		  [315, 333, 345, 347]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out4"
		  Position		  [315, 413, 345, 427]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "counter"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  1
		  DstBlock		  "delay0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay0"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Delayf1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf1"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  2
		  DstBlock		  "Delayb1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayb1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "Delayf2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf2"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  3
		  DstBlock		  "Delayb2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayb2"
		  SrcPort		  1
		  DstBlock		  "Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "Delayf3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf3"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  4
		  DstBlock		  "Delayb3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayb3"
		  SrcPort		  1
		  DstBlock		  "Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In4"
		  SrcPort		  1
		  DstBlock		  "Delayf4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf4"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  5
		  DstBlock		  "Delayb4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayb4"
		  SrcPort		  1
		  DstBlock		  "Out4"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [500, 38, 530, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [500, 93, 530, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [500, 148, 530, 162]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [500, 203, 530, 217]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [500, 258, 530, 272]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      1
	      DstBlock		      "reorder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "const"
	      SrcPort		      1
	      DstBlock		      "reorder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      2
	      DstBlock		      "reorder"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      3
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      3
	      DstBlock		      "reorder"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      4
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      4
	      DstBlock		      "reorder"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      5
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      5
	      DstBlock		      "reorder"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      6
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_wideband_real"
	  Ports			  [6, 3]
	  Position		  [515, 234, 655, 346]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=5, n_inputs=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag102"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_wideband_real"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Number of Simu"
"ltaneous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit"
",edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantiza"
"tion=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
	  MaskInitialization	  "fft_wideband_real_init(gcb,...\n    'FFTSiz"
"e', FFTSize,...\n    'BitWidth', BitWidth,...\n    'n_inputs', n_inputs,...\n"
"    'quantization', quantization,...\n    'overflow', overflow,...\n    'add_"
"latency', add_latency,...\n    'mult_latency', mult_latency,...\n    'bram_la"
"tency', bram_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|18|2|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "fft_wideband_real"
	    Location		    [62, 128, 911, 677]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      NamePlacement	      "alternate"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_biplex_real_4x0"
	      Ports		      [6, 6]
	      Position		      [100, 100, 220, 220]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/fft_biplex_real_4x"
	      UserDataPersistent      on
	      UserData		      "DataTag103"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_biplex_real_4x"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max "
"Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,"
"edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;"
"overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	      MaskInitialization      "fft_biplex_real_4x_init(gcb,...\n    'F"
"FTSize', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quant"
"ization,...\n    'overflow', overflow,...\n    'add_latency', add_latency,..."
"\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n"
"\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|18|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"fft_biplex_real_4x0"
		Location		[59, 184, 901, 488]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2"
		  Position		  [15, 63, 45, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol3"
		  Position		  [15, 93, 45, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol4"
		  Position		  [15, 123, 45, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 153, 45, 167]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [15, 178, 45, 192]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bi_real_unscr_4x"
		  Ports			  [3, 5]
		  Position		  [350, 102, 435, 188]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Size of FFT (2^?):|BRAM Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "FFTSize=@1;bram_latency=@2;"
		  MaskInitialization	  "blk = gcb;\n\nset_param([blk,'/reor"
"der'],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param("
"[blk,'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/re"
"order1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_"
"param([blk,'/reorder1'],'bram_latency', num2str(bram_latency));\nset_param([b"
"lk,'/reorder2'],'map', mat2str(2^(FFTSize-1)-1:-1:0));\nset_param([blk,'/reor"
"der2'],'bram_latency', num2str(bram_latency));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "bi_real_unscr_4x"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "even"
		    Position		    [35, 133, 65, 147]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "odd"
		    Position		    [50, 218, 80, 232]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [35, 93, 65, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [25, 195, 65, 215]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [225, 51, 260, 69]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [225, 176, 260, 194]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [535, 325, 575, 345]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [225, 82, 260, 118]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [265, 209, 295, 241]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [365, 192, 390, 258]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [365, 107, 390, 173]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [365, 402, 390, 468]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [365, 317, 390, 383]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [285, 153, 330, 197]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [285, 68, 330, 112]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "complex_addsub"
		    Ports		    [2, 2]
		    Position		    [410, 200, 495, 235]
		    SourceBlock		    "casper_library/Misc/complex_addsu"
"b"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    BitWidth		    "BitWidth"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "complex_addsub1"
		    Ports		    [2, 2]
		    Position		    [410, 410, 495, 445]
		    SourceBlock		    "casper_library/Misc/complex_addsu"
"b"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    BitWidth		    "BitWidth"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay0"
		    Ports		    [1, 1]
		    Position		    [525, 195, 570, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay0"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [525, 250, 570, 280]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "mirror_spectrum"
		    Ports		    [9, 5]
		    Position		    [755, 32, 845, 248]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "mirror_spectrum"
		    Location		    [2, 74, 1006, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [80, 93, 110, 107]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [85, 173, 115, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in0"
		    Position		    [150, 248, 180, 262]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [85, 318, 115, 332]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in1"
		    Position		    [150, 393, 180, 407]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [85, 478, 115, 492]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in2"
		    Position		    [150, 553, 180, 567]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [85, 623, 115, 637]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in3"
		    Position		    [150, 698, 180, 712]
		    Port		    "9"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [240, 136, 280, 154]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize - 1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [245, 83, 280, 117]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [135, 77, 180, 123]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 2 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [390, 27, 435, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [135, 157, 180, 203]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [135, 302, 180, 348]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay5"
		    Ports		    [1, 1]
		    Position		    [135, 462, 180, 508]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [135, 607, 180, 653]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 155, 430, 205]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [415, 300, 430, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [415, 460, 430, 510]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [415, 605, 430, 655]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate"
		    Ports		    [1, 1]
		    Position		    [265, 244, 300, 286]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate1"
		    Ports		    [1, 1]
		    Position		    [265, 389, 300, 431]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate2"
		    Ports		    [1, 1]
		    Position		    [265, 549, 300, 591]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate3"
		    Ports		    [1, 1]
		    Position		    [265, 694, 300, 736]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [305, 113, 350, 157]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [205, 234, 245, 276]
		    UserDataPersistent	    on
		    UserData		    "DataTag104"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [205, 379, 245, 421]
		    UserDataPersistent	    on
		    UserData		    "DataTag105"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [205, 539, 245, 581]
		    UserDataPersistent	    on
		    UserData		    "DataTag106"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri3"
		    Ports		    [1, 2]
		    Position		    [205, 684, 245, 726]
		    UserDataPersistent	    on
		    UserData		    "DataTag107"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [320, 234, 360, 276]
		    UserDataPersistent	    on
		    UserData		    "DataTag108"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [320, 379, 360, 421]
		    UserDataPersistent	    on
		    UserData		    "DataTag109"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c2"
		    Ports		    [2, 1]
		    Position		    [320, 539, 360, 581]
		    UserDataPersistent	    on
		    UserData		    "DataTag110"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c3"
		    Ports		    [2, 1]
		    Position		    [320, 684, 360, 726]
		    UserDataPersistent	    on
		    UserData		    "DataTag111"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [455, 43, 485, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [455, 173, 485, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [455, 318, 485, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [455, 478, 485, 492]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [455, 623, 485, 637]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Negate"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    DstBlock		    "Negate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in0"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [40, 0; 0, 30]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 145]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    Points		    [0, 145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in1"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    DstBlock		    "Negate2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in2"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "Delay5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    2
		    DstBlock		    "Negate3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in3"
		    SrcPort		    1
		    DstBlock		    "c_to_ri3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder"
		    Ports		    [3, 3]
		    Position		    [125, 87, 190, 153]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag112"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[0 2 1 3]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 2]
		    Position		    [230, 175, 270, 195]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag113"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[0 2 1 3]"
		    latency		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder1"
		    Ports		    [3, 3]
		    Position		    [130, 172, 195, 238]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag114"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[3 1 2 0]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 2]
		    Position		    [230, 175, 270, 195]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag115"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[3 1 2 0]"
		    latency		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder2"
		    Ports		    [6, 6]
		    Position		    [630, 290, 710, 455]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag116"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[3 2 1 0]|4|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder2"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [495, 243, 525, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [495, 323, 525, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram2"
		    Ports		    [3, 1]
		    Position		    [615, 223, 680, 277]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram3"
		    Ports		    [3, 1]
		    Position		    [615, 303, 680, 357]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din2"
		    Ports		    [1, 1]
		    Position		    [550, 240, 590, 260]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din3"
		    Ports		    [1, 1]
		    Position		    [550, 320, 590, 340]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 2]
		    Position		    [230, 175, 270, 195]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag117"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[3 2 1 0]"
		    latency		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [705, 243, 735, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [705, 323, 735, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "delay_din2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din2"
		    SrcPort		    1
		    DstBlock		    "bram2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram2"
		    SrcPort		    1
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "delay_din3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din3"
		    SrcPort		    1
		    DstBlock		    "bram3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram3"
		    SrcPort		    1
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [440, 19, 480, 61]
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1) + 2*add_latency+1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol1_out"
		    Position		    [865, 88, 895, 102]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol2_out"
		    Position		    [865, 133, 895, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol3_out"
		    Position		    [865, 178, 895, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol4_out"
		    Position		    [865, 223, 895, 237]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [865, 43, 895, 57]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    6
		    Points		    [25, 0]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    9
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    5
		    Points		    [20, 0; 0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    3
		    Points		    [0, -270]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    4
		    Points		    [15, 0; 0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    2
		    DstBlock		    "pol1_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [90, 0]
		    Branch {
		    Points		    [0, 270]
		    DstBlock		    "reorder2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "mirror_spectrum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    DstBlock		    "reorder2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "delay0"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 150]
		    DstBlock		    "reorder2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "reorder2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -150]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "complex_addsub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, -10]
		    Branch {
		    DstBlock		    "reorder2"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    6
		    }
		    }
		    Line {
		    SrcBlock		    "complex_addsub1"
		    SrcPort		    2
		    Points		    [100, 0]
		    Branch {
		    DstBlock		    "reorder2"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    8
		    }
		    }
		    Line {
		    SrcBlock		    "complex_addsub"
		    SrcPort		    2
		    Points		    [10, 0]
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "complex_addsub"
		    SrcPort		    1
		    DstBlock		    "delay0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "complex_addsub1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "complex_addsub1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    Points		    [15, 0; 0, 30]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "complex_addsub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "reorder1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "reorder"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "reorder1"
		    SrcPort		    3
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    3
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 210; 125, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [125, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 145; 0, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "complex_addsub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [10, 0; 0, 30]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "even"
		    SrcPort		    1
		    DstBlock		    "reorder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "odd"
		    SrcPort		    1
		    DstBlock		    "reorder1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    3
		    DstBlock		    "pol2_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    4
		    DstBlock		    "pol3_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    5
		    DstBlock		    "pol4_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "biplex_core"
		  Ports			  [4, 4]
		  Position		  [145, 100, 265, 195]
		  AttributesFormatString  "FFTSize=3"
		  UserDataPersistent	  on
		  UserData		  "DataTag118"
		  SourceBlock		  "casper_library/FFTs/biplex_core"
		  SourceType		  "biplex_core"
		  ShowPortLabels	  "on"
		  FFTSize		  "3"
		  BitWidth		  "18"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  add_latency		  "2"
		  mult_latency		  "3"
		  bram_latency		  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [65, 34, 105, 76]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [65, 94, 105, 136]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [505, 18, 535, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [505, 48, 535, 62]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol3_out"
		  Position		  [505, 78, 535, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol4_out"
		  Position		  [505, 108, 535, 122]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [285, 153, 315, 167]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [505, 173, 535, 187]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  4
		  Points		  [35, 0; 0, -10]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  2
		  Points		  [65, 0]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  1
		  Points		  [65, 0]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  3
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "biplex_core"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pol3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "biplex_core"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pol4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  1
		  Points		  [15, 0; 0, -90]
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  2
		  Points		  [25, 0; 0, -75]
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  3
		  Points		  [35, 0; 0, -60]
		  DstBlock		  "pol3_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  4
		  Points		  [40, 0; 0, -45]
		  DstBlock		  "pol4_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  5
		  Points		  [0, 5]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_direct"
	      Ports		      [6, 5]
	      Position		      [400, 15, 520, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=2"
	      AncestorBlock	      "casper_library/FFTs/fft_direct"
	      UserDataPersistent      on
	      UserData		      "DataTag119"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_direct"
	      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Add Latenc"
"y|Mult Latency|BRAM Latency|Quantization Behavior|Overflow Behavior|Map Tail "
"of Larger FFT|Size of Larger FFT (2^?):|Start Stage of Map Tail:"
	      MaskStyleString	      "edit,edit,edit,edit,edit,popup(Truncate"
"|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Satura"
"te|Error),edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;add_latency=@3;m"
"ult_latency=@4;bram_latency=@5;quantization=&6;overflow=&7;MapTail=@8;LargerF"
"FTSize=@9;StartStage=@10;"
	      MaskInitialization      "fft_direct_init(gcb,...\n    'FFTSize',"
" FFTSize,...\n    'BitWidth', BitWidth,...\n    'add_latency', add_latency,.."
".\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency,..."
"\n    'quantization', quantization,...\n    'overflow', overflow,...\n    'Ma"
"pTail', MapTail,...\n    'LargerFFTSize', LargerFFTSize,...\n    'StartStage'"
", StartStage);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|18|2|3|2|Truncate|Wrap|1|5|4"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"fft_direct"
		Location		[-90, 126, 906, 780]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [30, 47, 60, 63]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in0"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  Position		  [30, 202, 60, 218]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  Position		  [30, 302, 60, 318]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  Position		  [30, 402, 60, 418]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "butterfly1_0"
		  Ports			  [4, 4]
		  Position		  [220, 102, 300, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag120"
		  SourceBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  SourceType		  "butterfly_direct"
		  ShowPortLabels	  "on"
		  FFTSize		  "5"
		  Coeffs		  "[ 0 4 2 6 1 5 3 7]"
		  StepPeriod		  "0"
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		  mult_latency		  "mult_latency"
		  bram_latency		  "bram_latency"
		  use_bram		  "1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		}
		Block {
		  BlockType		  Reference
		  Name			  "butterfly1_1"
		  Ports			  [4, 4]
		  Position		  [220, 302, 300, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag121"
		  SourceBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  SourceType		  "butterfly_direct"
		  ShowPortLabels	  "on"
		  FFTSize		  "5"
		  Coeffs		  "[ 0 4 2 6 1 5 3 7]"
		  StepPeriod		  "0"
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		  mult_latency		  "mult_latency"
		  bram_latency		  "bram_latency"
		  use_bram		  "1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		}
		Block {
		  BlockType		  Reference
		  Name			  "butterfly2_0"
		  Ports			  [4, 4]
		  Position		  [520, 102, 600, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0   8   4  12   "
"2  10   6  14],\n StepPeriod=0, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag122"
		  SourceBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  SourceType		  "butterfly_direct"
		  ShowPortLabels	  "on"
		  FFTSize		  "5"
		  Coeffs		  "[ 0 8 4 12 2 10 6 14]"
		  StepPeriod		  "0"
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		  mult_latency		  "mult_latency"
		  bram_latency		  "bram_latency"
		  use_bram		  "1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		}
		Block {
		  BlockType		  Reference
		  Name			  "butterfly2_1"
		  Ports			  [4, 4]
		  Position		  [520, 302, 600, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[1   9   5  13   "
"3  11   7  15],\n StepPeriod=0, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag123"
		  SourceBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  SourceType		  "butterfly_direct"
		  ShowPortLabels	  "on"
		  FFTSize		  "5"
		  Coeffs		  "[ 1 9 5 13 3 11 7 15]"
		  StepPeriod		  "0"
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		  mult_latency		  "mult_latency"
		  bram_latency		  "bram_latency"
		  use_bram		  "1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_0"
		  Ports			  [1, 1]
		  Position		  [90, 100, 120, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_1"
		  Ports			  [1, 1]
		  Position		  [90, 200, 120, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_2"
		  Ports			  [1, 1]
		  Position		  [90, 300, 120, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_3"
		  Ports			  [1, 1]
		  Position		  [90, 400, 120, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_0"
		  Ports			  [1, 1]
		  Position		  [390, 100, 420, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_1"
		  Ports			  [1, 1]
		  Position		  [390, 200, 420, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_2"
		  Ports			  [1, 1]
		  Position		  [390, 300, 420, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_3"
		  Ports			  [1, 1]
		  Position		  [390, 400, 420, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_0"
		  Ports			  [1, 1]
		  Position		  [690, 100, 720, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_1"
		  Ports			  [1, 1]
		  Position		  [690, 200, 720, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_2"
		  Ports			  [1, 1]
		  Position		  [690, 300, 720, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_3"
		  Ports			  [1, 1]
		  Position		  [690, 400, 720, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice0"
		  Ports			  [1, 1]
		  Position		  [90, 72, 120, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  Ports			  [1, 1]
		  Position		  [390, 72, 420, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "1"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [750, 17, 780, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out0"
		  Position		  [750, 102, 780, 118]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [750, 202, 780, 218]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [750, 302, 780, 318]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  Position		  [750, 402, 780, 418]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in0"
		  SrcPort		  1
		  DstBlock		  "node0_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  DstBlock		  "node0_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  DstBlock		  "node0_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  DstBlock		  "node0_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "node2_0"
		  SrcPort		  1
		  DstBlock		  "out0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_1"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_2"
		  SrcPort		  1
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_0"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_2"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  1
		  DstBlock		  "node1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  2
		  DstBlock		  "node1_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "slice0"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node0_1"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_3"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  1
		  DstBlock		  "node1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  2
		  DstBlock		  "node1_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_0"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_1"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  1
		  DstBlock		  "node2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  2
		  DstBlock		  "node2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  4
		  DstBlock		  "butterfly2_0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  4
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly2_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly2_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node1_2"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_3"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  1
		  DstBlock		  "node2_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  2
		  DstBlock		  "node2_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  4
		  DstBlock		  "butterfly2_1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_unscrambler"
	      Ports		      [3, 3]
	      Position		      [550, 15, 670, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=4, n_inputs=1"
	      AncestorBlock	      "casper_library/FFTs/fft_unscrambler"
	      UserDataPersistent      on
	      UserData		      "DataTag124"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_unscrambler"
	      MaskPromptString	      "Size of FFT: (2^?)|Number of Simultaneo"
"us Inputs: (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "FFTSize=@1;n_inputs=@2;bram_latency=@3;"
	      MaskInitialization      "fft_unscrambler_init(gcb,...\n    'FFTS"
"ize',FFTSize,... \n    'n_inputs', n_inputs,...\n    'bram_latency', bram_lat"
"ency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|1|2"
	      MaskTabNameString	      ",,"
	      System {
		Name			"fft_unscrambler"
		Location		[388, 319, 933, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 58, 60, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [30, 78, 60, 92]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [30, 98, 60, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  Ports			  [0, 1]
		  Position		  [225, 57, 250, 73]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [4, 4]
		  Position		  [265, 39, 360, 96]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=3"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag125"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 2 4 6 1 3 5 7]|2|2|1|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "23"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [4, 1]
		    Position		    [415, 36, 440, 124]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map2"
		    Ports		    [1, 1]
		    Position		    [305, 225, 345, 245]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 2]
		    Position		    [230, 175, 270, 195]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag126"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[0 2 4 6 1 3 5 7]"
		    latency		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map2"
		    Ports		    [1, 2]
		    Position		    [230, 225, 270, 245]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    UserDataPersistent	    on
		    UserData		    "DataTag127"
		    SourceBlock		    "casper_library/FFTs/map"
		    SourceType		    "map"
		    ShowPortLabels	    "on"
		    map			    "[0 2 4 6 1 3 5 7]"
		    latency		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [5, 0; 0, 40; -65, 0]
		    DstBlock		    "map2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "map2"
		    SrcPort		    1
		    DstBlock		    "delay_map2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "square_transposer"
		  Ports			  [3, 3]
		  Position		  [85, 30, 170, 120]
		  AttributesFormatString  "n_inputs=1"
		  AncestorBlock		  "casper_library/Reorder/square_trans"
"poser"
		  UserDataPersistent	  on
		  UserData		  "DataTag128"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "square_transposer"
		  MaskPromptString	  "Number of inputs (2^?):"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_inputs=@1;"
		  MaskInitialization	  "square_transposer_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1"
		  System {
		    Name		    "square_transposer"
		    Location		    [11, 180, 1007, 828]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 13, 45, 27]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb1"
		    Ports		    [1, 1]
		    Position		    [270, 175, 300, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb2"
		    Ports		    [1, 1]
		    Position		    [270, 255, 300, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf1"
		    Ports		    [1, 1]
		    Position		    [60, 175, 90, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf2"
		    Ports		    [1, 1]
		    Position		    [60, 255, 90, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "barrel_switcher"
		    Ports		    [4, 3]
		    Position		    [120, 152, 240, 303]
		    AttributesFormatString  "n_inputs=1"
		    AncestorBlock	    "casper_library/Reorder/barrel_swi"
"tcher"
		    UserDataPersistent	    on
		    UserData		    "DataTag129"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "barrel_switcher"
		    MaskPromptString	    "Number of Inputs: (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "n_inputs=@1;"
		    MaskInitialization	    "barrel_switcher_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "1"
		    System {
		    Name		    "barrel_switcher"
		    Location		    [403, 74, 946, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sel"
		    Position		    [15, 23, 45, 37]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [15, 333, 45, 347]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay_sync"
		    Ports		    [1, 1]
		    Position		    [55, 333, 85, 347]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux11"
		    Ports		    [3, 1]
		    Position		    [165, 147, 190, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux21"
		    Ports		    [3, 1]
		    Position		    [165, 227, 190, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [85, 91, 130, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [95, 333, 125, 347]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay_sync"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay_sync"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux11"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux21"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "counter"
		    Ports		    [1, 1]
		    Position		    [95, 87, 125, 123]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "n_inputs"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Down"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay0"
		    Ports		    [1, 1]
		    Position		    [270, 15, 300, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [315, 13, 345, 27]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "counter"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    1
		    DstBlock		    "delay0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay0"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Delayf1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf1"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    2
		    DstBlock		    "Delayb1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Delayf2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf2"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    3
		    DstBlock		    "Delayb2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb2"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [500, 38, 530, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [500, 93, 530, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [500, 148, 530, 162]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  2
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  3
		  DstBlock		  "reorder"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  4
		  DstBlock		  "Out2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice"
	      Ports		      [1, 1]
	      Position		      [100, 17, 130, 33]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 17, 730, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [700, 102, 730, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [700, 202, 730, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex_real_4x0"
		DstPort			6
	      }
	      Branch {
		DstBlock		"slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "slice"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      6
	      DstBlock		      "fft_direct"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      3
	      DstBlock		      "fft_direct"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      4
	      DstBlock		      "fft_direct"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      1
	      DstBlock		      "fft_unscrambler"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      2
	      DstBlock		      "fft_unscrambler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      2
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      3
	      DstBlock		      "fft_unscrambler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      3
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "map"
	  Ports			  [1, 1]
	  Position		  [230, 296, 295, 384]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  UserDataPersistent	  on
	  UserData		  "DataTag130"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "map"
	  MaskPromptString	  "Map|latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "map=@1;latency=@2;"
	  MaskInitialization	  "map_init(gcb, 'map', map, 'latency', latenc"
"y)"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "[0 8 4 12 2 10 6 14 1 9 5 13 3 11 7 15]|1"
	  MaskTabNameString	  ","
	  System {
	    Name		    "map"
	    Location		    [738, 390, 1309, 1007]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 123, 45, 137]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [300, 100, 400, 180]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Uncram"
	      Ports		      [1, 2]
	      Position		      [80, 44, 110, 511]
	      AttributesFormatString  "UFix_1_0"
	      UserDataPersistent      on
	      UserData		      "DataTag131"
	      SourceBlock	      "casper_library/Misc/uncram"
	      SourceType	      "uncram"
	      ShowPortLabels	      "on"
	      num_slice		      "4"
	      slice_width	      "1"
	      bin_pt		      "0"
	      arith_type	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "expr0"
	      Ports		      [4, 1]
	      Position		      [200, 102, 240, 123]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "(in03)|(in00&~in00)|(in01&~in01)|(in02&"
"~in02)|(in03&~in03)"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "expr1"
	      Ports		      [4, 1]
	      Position		      [200, 142, 240, 163]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "(in02)|(in00&~in00)|(in01&~in01)|(in02&"
"~in02)|(in03&~in03)"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "expr2"
	      Ports		      [4, 1]
	      Position		      [200, 182, 240, 203]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "(in01)|(in00&~in00)|(in01&~in01)|(in02&"
"~in02)|(in03&~in03)"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "expr3"
	      Ports		      [4, 1]
	      Position		      [200, 222, 240, 243]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "(in00)|(in00&~in00)|(in01&~in01)|(in02&"
"~in02)|(in03&~in03)"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [500, 123, 520, 137]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      Points		      [115, 445; 0, 0]
	      Branch {
		DstBlock		"expr0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"expr1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"expr2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"expr3"
		DstPort			1
	      }
	    }
	    Line {
	      Points		      [115, 330; 0, 0]
	      Branch {
		DstBlock		"expr0"
		DstPort			2
	      }
	      Branch {
		DstBlock		"expr1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"expr2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"expr3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Uncram"
	      SrcPort		      2
	      Points		      [0, -175]
	      Branch {
		DstBlock		"expr0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"expr1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"expr2"
		DstPort			3
	      }
	      Branch {
		DstBlock		"expr3"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Uncram"
	      SrcPort		      1
	      Points		      [0, -60]
	      Branch {
		DstBlock		"expr0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"expr1"
		DstPort			4
	      }
	      Branch {
		DstBlock		"expr2"
		DstPort			4
	      }
	      Branch {
		DstBlock		"expr3"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "expr0"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "expr1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "expr2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "expr3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Uncram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Misc"
      Ports		      []
      Position		      [165, 215, 215, 265]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Misc"
	Location		[182, 411, 684, 685]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "adder_tree"
	  Ports			  [3, 2]
	  Position		  [115, 92, 190, 168]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "latency 1"
	  UserDataPersistent	  on
	  UserData		  "DataTag132"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "adder_tree"
	  MaskDescription	  "Sums all inputs using a tree of adds and de"
"lays."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	  MaskPromptString	  "Number of Inputs|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_inputs=@1;latency=@2;"
	  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_inputs', n"
"_inputs, ...\n    'latency', latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|1"
	  MaskTabNameString	  ","
	  System {
	    Name		    "adder_tree"
	    Location		    [101, 74, 1010, 744]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [30, 62, 60, 78]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din2"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr1"
	      Ports		      [2, 1]
	      Position		      [130, 40, 170, 100]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [80, 15, 110, 45]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [230, 17, 260, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [230, 42, 260, 58]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "addr1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din2"
	      SrcPort		      1
	      DstBlock		      "addr1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr1"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bit_reverse"
	  Ports			  [1, 1]
	  Position		  [220, 89, 275, 111]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "1 bits"
	  UserDataPersistent	  on
	  UserData		  "DataTag133"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "bit_reverse"
	  MaskDescription	  "Reverses the bit order of the input.  Input"
" must be unsigned with binary point at position 0.  Costs nothing in hardware"
"."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_bit_reverse\\sp_bit_reverse.html''])')"
	  MaskPromptString	  "Number of Bits"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "n_bits=@1;"
	  MaskInitialization	  "bit_reverse_init(gcb,'n_bits', n_bits);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1"
	  System {
	    Name		    "bit_reverse"
	    Location		    [225, 486, 880, 877]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [20, 53, 50, 67]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [565, 53, 595, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [45, 199, 85, 241]
	  AttributesFormatString  "8_7 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag134"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "c_to_ri"
	  MaskDescription	  "Outputs real and imaginary components of a "
"complex input.\nUseful for simplifying interconnects.\nSee also: Real-Imag to"
" Complex (ri_to_c)"
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_c_to_ri\\sp_c_to_ri.html''])')"
	  MaskPromptString	  "Bit Width|Binary Point"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_bits=@1;bin_pt=@2;"
	  MaskInitialization	  "annotation=sprintf('%d_%d r/i',n_bits,bin_p"
"t);\nset_param(gcb,'AttributesFormatString',annotation);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|7"
	  MaskTabNameString	  ","
	  System {
	    Name		    "c_to_ri"
	    Location		    [698, 148, 968, 282]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [20, 63, 50, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_im"
	      Ports		      [1, 1]
	      Position		      [150, 79, 190, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "bin_pt"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_re"
	      Ports		      [1, 1]
	      Position		      [150, 29, 190, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "bin_pt"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_im"
	      Ports		      [1, 1]
	      Position		      [80, 81, 125, 109]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "n_bits"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_re"
	      Ports		      [1, 1]
	      Position		      [80, 31, 125, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "n_bits"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "re"
	      Position		      [215, 38, 245, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "im"
	      Position		      [215, 88, 245, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "slice_re"
	      SrcPort		      1
	      DstBlock		      "force_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_im"
	      SrcPort		      1
	      DstBlock		      "force_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force_re"
	      SrcPort		      1
	      DstBlock		      "re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force_im"
	      SrcPort		      1
	      DstBlock		      "im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"slice_re"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"slice_im"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "complex_addsub"
	  Ports			  [2, 2]
	  Position		  [320, 19, 380, 66]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Bit Wdith|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "BitWidth=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18|2"
	  MaskTabNameString	  ","
	  System {
	    Name		    "complex_addsub"
	    Location		    [408, 185, 992, 542]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 138, 55, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [175, 25, 225, 80]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [175, 95, 225, 150]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      Ports		      [2, 1]
	      Position		      [175, 170, 225, 225]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub3"
	      Ports		      [2, 1]
	      Position		      [175, 240, 225, 295]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [305, 40, 350, 70]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth - 1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [305, 110, 350, 140]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth - 1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [305, 185, 350, 215]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth - 1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [305, 255, 350, 285]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth - 1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      Ports		      [1, 1]
	      Position		      [245, 45, 280, 65]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Right"
	      shift_bits	      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift1"
	      Ports		      [1, 1]
	      Position		      [245, 115, 280, 135]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Right"
	      shift_bits	      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift2"
	      Ports		      [1, 1]
	      Position		      [245, 190, 280, 210]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Right"
	      shift_bits	      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift3"
	      Ports		      [1, 1]
	      Position		      [245, 260, 280, 280]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Right"
	      shift_bits	      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 29, 120, 71]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag135"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [80, 124, 120, 166]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag136"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [395, 44, 435, 86]
	      UserDataPersistent      on
	      UserData		      "DataTag137"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [395, 109, 435, 151]
	      UserDataPersistent      on
	      UserData		      "DataTag138"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a+b"
	      Position		      [460, 58, 490, 72]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a-b"
	      Position		      [460, 123, 490, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Shift3"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "Shift2"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      DstBlock		      "a-b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "a+b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -125]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [30, 0; 0, 55]
	      Branch {
		Points			[0, 70]
		DstBlock		"AddSub3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [30, 0; 0, -25]
	      Branch {
		Points			[0, -45]
		DstBlock		"AddSub"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [25, 0; 0, 125]
	      Branch {
		Points			[0, 70]
		DstBlock		"AddSub3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub3"
	      SrcPort		      1
	      DstBlock		      "Shift3"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      DstBlock		      "Shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      DstBlock		      "Shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Shift"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [20, 0; 0, -150]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cram"
	  Ports			  [4, 1]
	  Position		  [310, 213, 375, 247]
	  UserDataPersistent	  on
	  UserData		  "DataTag139"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cram"
	  MaskDescription	  "Concatenates inputs together after forcing "
"binary point to zero."
	  MaskPromptString	  "Number of slices"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_slice=@1;"
	  MaskInitialization	  "cram_init(gcb, ...\n    'num_slice', num_sl"
"ice);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "cram"
	    Location		    [505, 470, 863, 835]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [100, 150, 130, 170]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [100, 250, 130, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [100, 350, 130, 370]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [100, 450, 130, 470]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [300, 52, 350, 553]
	      AncestorBlock	      "xbsIndex_r3/Concat"
	      FunctionName	      "xlconcat"
	      Parameters	      "sfcn_mwsv__"
	      MaskType		      "Xilinx Bus Concatenator"
	      MaskDescription	      "Concatenates two or more inputs.  Input"
"s must be unsigned with binary point at zero."
	      MaskHelp		      "eval('xlWeb(xlhtmldoclink(''Concat''))'"
");"
	      MaskPromptString	      "Number of Inputs|Use Explicit Sample Pe"
"riod|Sample Period  (use -1 to inherit first known input period)|Override wit"
"h Doubles"
	      MaskStyleString	      "popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15"
"|16),checkbox,edit,checkbox"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|xlMagicCallback||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,off,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "num_inputs=@1;explicit_period=@2;period"
"=@3;dbl_ovrd=@4;"
	      MaskInitialization      "[designRoot, family, part, speed, packa"
"ge, simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,"
"1,1);\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position')"
";\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeig"
"ht/2;\n[logoX, logoY] = xlogo(iPos);\n\n\n\n\n% one time added for param list"
"\nnumInputs = num_inputs + 1;\nprecision0 = 1;\nlatency = 0;\ndblOvrd = dbl_o"
"vrd;\nexplicitClk = explicit_period;\n\n\n% just pass everything to s-functio"
"n\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY, fg);\nport_label('input',1,'hi');\nport_l"
"abel('input',num_inputs+1,'lo');\nport_label('output',1,'cat');\n;plot([0 0 i"
"Width iWidth 0], [0 iHeight iHeight 0 0]);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|off|1|off"
	      MaskTabNameString	      ",,,"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp3"
	      Ports		      [1, 1]
	      Position		      [200, 350, 250, 400]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp4"
	      Ports		      [1, 1]
	      Position		      [200, 450, 250, 500]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [400, 250, 430, 270]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "Reinterp3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "Reinterp4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp4"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge"
	  Ports			  [1, 1]
	  Position		  [155, 21, 190, 39]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "edge"
	  MaskDescription	  "Outputs true if a boolean input signal is n"
"ot equal to its value last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\edge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "edge"
	    Location		    [496, 234, 731, 318]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [90, 25, 110, 45]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [125, 28, 155, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [180, 38, 210, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [40, 62, 80, 98]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "freeze_cntr"
	  MaskDescription	  "A freeze counter is an enabled counter whic"
"h holds its final value (regardless of enables)\nuntil it is reset."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\freeze_cntr_usage.html''])')"
	  MaskPromptString	  "Counter Length (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "CounterBits=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5"
	  System {
	    Name		    "freeze_cntr"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [100, 213, 130, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [210, 208, 240, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [270, 200, 320, 255]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "CounterBits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1023"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [240, 130, 265, 150]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [105, 245, 130, 265]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [280, 125, 325, 180]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [145, 201, 200, 274]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [390, 221, 430, 239]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CounterBits"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable1"
	      Ports		      [1, 1]
	      Position		      [345, 271, 385, 289]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "addr"
	      Position		      [460, 223, 490, 237]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      Position		      [350, 148, 380, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "done"
	      Position		      [420, 273, 450, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"enable1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "enable1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 45; -305, 0]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"done"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Counter3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -45; -25, 0]
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "negedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [210, 21, 245, 39]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "negedge"
	  MaskDescription	  "Outputs true if a boolean input signal is c"
"urrently false, but was true last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\negedge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "negedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 78, 200, 112]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [100, 21, 135, 39]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "posedge"
	  MaskDescription	  "Outputs true if a boolean input signal is t"
"rue this clock and was false last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\posedge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "power"
	  Ports			  [1, 1]
	  Position		  [40, 126, 85, 144]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Bit Width"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "BitWidth=@1;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18"
	  System {
	    Name		    "power"
	    Location		    [2, 74, 804, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [25, 93, 55, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [85, 79, 125, 121]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag140"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_square"
	      Ports		      [2, 1]
	      Position		      [170, 122, 220, 173]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "power_adder"
	      Ports		      [2, 1]
	      Position		      [255, 77, 305, 128]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth * 2"
	      bin_pt		      "BitWidth * 2 - 1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_square"
	      Ports		      [2, 1]
	      Position		      [170, 27, 220, 78]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "power"
	      Position		      [335, 98, 365, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0; 0, 25]
	      Branch {
		DstBlock		"imag_square"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"imag_square"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      Branch {
		DstBlock		"real_square"
		DstPort			2
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"real_square"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_square"
	      SrcPort		      1
	      Points		      [5, 0; 0, 35]
	      DstBlock		      "power_adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_square"
	      SrcPort		      1
	      Points		      [5, 0; 0, -35]
	      DstBlock		      "power_adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "power_adder"
	      SrcPort		      1
	      DstBlock		      "power"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pulse_ext"
	  Ports			  [1, 1]
	  Position		  [40, 21, 75, 39]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pulse_ext"
	  MaskDescription	  "Extends a boolean signal to be high for the"
" specified number of clocks after\nthe last high input."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\pulse_ext_usage.html''])')"
	  MaskPromptString	  "Length of Pulse"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "pulse_len=@1;"
	  MaskInitialization	  "bits = ceil(log2(pulse_len+1));"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5"
	  System {
	    Name		    "pulse_ext"
	    Location		    [690, 701, 1252, 951]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [20, 43, 50, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [145, 109, 215, 141]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "pulse_len"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [165, 35, 215, 90]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1023"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational5"
	      Ports		      [2, 1]
	      Position		      [240, 93, 285, 137]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [85, 37, 130, 63]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [325, 108, 355, 122]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Relational5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational5"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 45; -160, 0; 0, -85]
		DstBlock		"Counter3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      DstBlock		      "Counter3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [120, 199, 160, 241]
	  UserDataPersistent	  on
	  UserData		  "DataTag141"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "ri_to_c"
	  MaskDescription	  "Concatenates real and imaginary inputs into"
" a complex output.\nUseful for simplifying interconnects.\nSee also: Complex "
"to Real-Imag (c_to_ri)"
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\ri_to_c_usage.html''])')"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ri_to_c"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_im"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_re"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "force_re"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force_im"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "force_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "force_im"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "stopwatch"
	  Ports			  [3, 1]
	  Position		  [370, 120, 445, 180]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "stopwatch"
	  MaskDescription	  "Counts the number of clocks between a start"
" and stop pulse."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\stopwatch\\stopwatch.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "stopwatch"
	    Location		    [343, 196, 1029, 636]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "start"
	      Position		      [140, 223, 170, 237]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "stop"
	      Position		      [140, 118, 170, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [140, 288, 170, 302]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [320, 194, 335, 206]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant8"
	      Ports		      [0, 1]
	      Position		      [320, 104, 335, 116]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [2, 1]
	      Position		      [535, 154, 570, 176]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [455, 152, 485, 183]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [295, 142, 325, 173]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [365, 195, 410, 235]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register3"
	      Ports		      [3, 1]
	      Position		      [365, 105, 410, 145]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "count_out"
	      Position		      [595, 158, 625, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -20]
	      DstBlock		      "Register3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "stop"
	      SrcPort		      1
	      DstBlock		      "Register3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -40]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register3"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [100, 0]
	      Branch {
		Points			[0, -130]
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[60, 0]
		Branch {
		  Points		  [0, -80]
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Branch {
		  Points		  [180, 0; 0, -135]
		  DstBlock		  "Counter1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "start"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Logical1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      DstBlock		      "count_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "uncram"
	  Ports			  [1, 2]
	  Position		  [220, 177, 285, 233]
	  AttributesFormatString  "Fix_18_17"
	  UserDataPersistent	  on
	  UserData		  "DataTag142"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "uncram"
	  MaskDescription	  "Takes a concatenated input and slices it up"
" into even pieces and reinterprets them as signed fixed point numbers with a "
"given binary point."
	  MaskPromptString	  "Number of slices|Slice Width|Output Binary "
"Point|Output Arithmetic Type (0=Unsigned, 1=Signed)"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_slice=@1;slice_width=@2;bin_pt=@3;arith"
"_type=@4;"
	  MaskInitialization	  "uncram_init(gcb, ...\n    'num_slice', num_"
"slice, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n "
"   'arith_type', arith_type);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|18|17|1"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "uncram"
	    Location		    [505, 470, 1108, 834]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [100, 50, 130, 70]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [300, 150, 350, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "17"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [300, 250, 350, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "17"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "-18"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [400, 150, 430, 170]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [400, 250, 430, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Multipliers"
      Ports		      []
      Position		      [165, 290, 215, 340]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Multipliers"
	Location		[43, 281, 545, 767]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult"
	  Ports			  [4, 2]
	  Position		  [295, 17, 335, 78]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  BlockChoice		  "cmult_4bit_br"
	  TemplateBlock		  "self"
	  MemberBlocks		  "cmult_4bit_br,cmult_4bit_em,cmult_4bit_sl"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cmult"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "cmult"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [20, 40, 40, 60]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [20, 80, 40, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [20, 120, 40, 140]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 160, 40, 180]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmult_4bit_br"
	      Ports		      [4, 2]
	      Position		      [100, 40, 140, 80]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      SourceBlock	      "casper_library/Multipliers/cmult_4bit_b"
"r"
	      SourceType	      "cmult_4bit_br"
	      ShowPortLabels	      "on"
	      mult_latency	      "1"
	      add_latency	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [200, 80, 220, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_br"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_br"
	      SrcPort		      2
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult*"
	  Ports			  [4, 2]
	  Position		  [295, 101, 335, 164]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  BlockChoice		  "cmult_4bit_br*"
	  TemplateBlock		  "self"
	  MemberBlocks		  "cmult_4bit_br*,cmult_4bit_em*,cmult_4bit_sl"
"*"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cmult*"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "cmult*"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [20, 40, 40, 60]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [20, 80, 40, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [20, 120, 40, 140]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 160, 40, 180]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmult_4bit_br*"
	      Ports		      [4, 2]
	      Position		      [100, 40, 140, 80]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      SourceBlock	      "casper_library/Multipliers/cmult_4bit_b"
"r*"
	      SourceType	      "cmult_4bit_br*"
	      ShowPortLabels	      "on"
	      mult_latency	      "1"
	      add_latency	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [200, 80, 220, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_br*"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_br*"
	      SrcPort		      2
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_br"
	  Ports			  [4, 2]
	  Position		  [210, 17, 250, 78]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cmult_4bit_br"
	  MaskDescription	  "Perform a complex multiplication (a+bi)(c-d"
"i)=(ac-bd)+(ad+bc)i. Implements the logic in Block RAM."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_br\\sp_cmult_4bit_br.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_br"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 26, 305, 79]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [265, 111, 305, 164]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [265, 196, 305, 249]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [2, 1]
	      Position		      [265, 281, 305, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM"
	      Ports		      [1, 1]
	      Position		      [320, 29, 370, 81]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "256"
	      initVector	      "transpose(transpose([0:7 -8:-1]) * [0:7"
" -8:-1]) / 64"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      latency		      "mult_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM1"
	      Ports		      [1, 1]
	      Position		      [320, 114, 370, 166]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      latency		      "mult_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM2"
	      Ports		      [1, 1]
	      Position		      [320, 199, 370, 251]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      latency		      "mult_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM3"
	      Ports		      [1, 1]
	      Position		      [320, 284, 370, 336]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      latency		      "mult_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [220, 58, 245, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [220, 118, 245, 132]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [220, 33, 245, 47]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [220, 143, 245, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret5"
	      Ports		      [1, 1]
	      Position		      [220, 203, 245, 217]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret6"
	      Ports		      [1, 1]
	      Position		      [220, 228, 245, 242]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret7"
	      Ports		      [1, 1]
	      Position		      [220, 288, 245, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret8"
	      Ports		      [1, 1]
	      Position		      [220, 313, 245, 327]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Resource Estimator"
	      Tag		      "resEstTag"
	      Ports		      []
	      Position		      [553, 28, 606, 81]
	      ShowName		      off
	      AttributesFormatString  "Resource\\nEstimator"
	      FontName		      "Arial"
	      SourceBlock	      "xbsIndex_r3/Resource Estimator"
	      SourceType	      "Xilinx Resource Estimator Block"
	      ShowPortLabels	      "on"
	      xl_estimator_area	      "[10 18 4 16 0 0 0]"
	      xl_use_estimator_area   "off"
	      simulink_period	      "1"
	      mrp_directory	      "B:\\projects\\eor_eight_station"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ROM"
	      SrcPort		      1
	      Points		      [0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ROM1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ROM2"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ROM3"
	      SrcPort		      1
	      Points		      [0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Reinterpret3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"Reinterpret7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -135]
		DstBlock		"Reinterpret1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Reinterpret6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Reinterpret5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, -125]
		DstBlock		"Reinterpret4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Reinterpret8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "ROM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ROM1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ROM2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      DstBlock		      "ROM3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret5"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret6"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret7"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret8"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_br*"
	  Ports			  [4, 2]
	  Position		  [210, 102, 250, 163]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cmult_4bit_br*"
	  MaskDescription	  "Perform a conjugating complex multiplicatio"
"n (a+bi)(c-di)=(ac+bd)+(bc-ad)i. Implements the logic in Block RAM."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_br_\\sp_cmult_4bit_br_.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_br*"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 26, 305, 79]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [265, 111, 305, 164]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [265, 196, 305, 249]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [2, 1]
	      Position		      [265, 281, 305, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM"
	      Ports		      [1, 1]
	      Position		      [320, 29, 370, 81]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "256"
	      initVector	      "transpose(transpose([0:7 -8:-1]) * [0:7"
" -8:-1]) / 64"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      latency		      "mult_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM1"
	      Ports		      [1, 1]
	      Position		      [320, 114, 370, 166]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      latency		      "mult_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM2"
	      Ports		      [1, 1]
	      Position		      [320, 199, 370, 251]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      latency		      "mult_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM3"
	      Ports		      [1, 1]
	      Position		      [320, 284, 370, 336]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      latency		      "mult_latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [220, 58, 245, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [220, 118, 245, 132]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [220, 33, 245, 47]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [220, 143, 245, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret5"
	      Ports		      [1, 1]
	      Position		      [220, 203, 245, 217]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret6"
	      Ports		      [1, 1]
	      Position		      [220, 228, 245, 242]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret7"
	      Ports		      [1, 1]
	      Position		      [220, 288, 245, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret8"
	      Ports		      [1, 1]
	      Position		      [220, 313, 245, 327]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Resource Estimator"
	      Tag		      "resEstTag"
	      Ports		      []
	      Position		      [553, 28, 606, 81]
	      ShowName		      off
	      AttributesFormatString  "Resource\\nEstimator"
	      FontName		      "Arial"
	      SourceBlock	      "xbsIndex_r3/Resource Estimator"
	      SourceType	      "Xilinx Resource Estimator Block"
	      ShowPortLabels	      "on"
	      xl_estimator_area	      "[10 18 4 16 0 0 0]"
	      xl_use_estimator_area   "off"
	      simulink_period	      "1"
	      mrp_directory	      "B:\\projects\\eor_eight_station"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret8"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret7"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret6"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret5"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      DstBlock		      "ROM3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ROM2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ROM1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "ROM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Reinterpret8"
		DstPort			1
	      }
	      Branch {
		Points			[0, -125]
		DstBlock		"Reinterpret4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		DstBlock		"Reinterpret5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"Reinterpret6"
		DstPort			1
	      }
	      Branch {
		Points			[0, -135]
		DstBlock		"Reinterpret1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, 255]
		DstBlock		"Reinterpret7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Reinterpret3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ROM3"
	      SrcPort		      1
	      Points		      [0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ROM2"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ROM1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ROM"
	      SrcPort		      1
	      Points		      [0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_em"
	  Ports			  [4, 2]
	  Position		  [115, 17, 155, 78]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cmult_4bit_em"
	  MaskDescription	  "Perform a complex multiplication (a+bi)(c-d"
"i)=(ac-bd)+(ad+bc)i. Implements the logic in embedded multipliers."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_em\\sp_cmult_4bit_em.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_em"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Resource Estimator"
	      Tag		      "resEstTag"
	      Ports		      []
	      Position		      [553, 28, 606, 81]
	      ShowName		      off
	      AttributesFormatString  "Resource\\nEstimator"
	      FontName		      "Arial"
	      SourceBlock	      "xbsIndex_r3/Resource Estimator"
	      SourceType	      "Xilinx Resource Estimator Block"
	      ShowPortLabels	      "on"
	      xl_estimator_area	      "[26 18 0 48 0 4 0]"
	      xl_use_estimator_area   "off"
	      simulink_period	      "1"
	      mrp_directory	      "B:\\projects\\eor_eight_station"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ac"
	      Ports		      [2, 1]
	      Position		      [235, 27, 285, 78]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ad"
	      Ports		      [2, 1]
	      Position		      [235, 282, 285, 333]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc"
	      Ports		      [2, 1]
	      Position		      [235, 197, 285, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bd"
	      Ports		      [2, 1]
	      Position		      [235, 112, 285, 163]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ac"
	      SrcPort		      1
	      Points		      [45, 0; 0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bd"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bc"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ad"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, 255]
		DstBlock		"ad"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ac"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"bc"
		DstPort			2
	      }
	      Branch {
		Points			[0, -135]
		DstBlock		"ac"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		Points			[0, 85]
		DstBlock		"bc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bd"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"ad"
		DstPort			2
	      }
	      Branch {
		Points			[25, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_em*"
	  Ports			  [4, 2]
	  Position		  [115, 102, 155, 163]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cmult_4bit_em*"
	  MaskDescription	  "Perform a conjugating complex multiplicatio"
"n (a+bi)(c-di)=(ac+bd)+(bc-ad)i. Implements the logic in dedicated multiplier"
"s."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_em_.html\\sp_cmult_4bit_em_.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_em*"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Resource Estimator"
	      Tag		      "resEstTag"
	      Ports		      []
	      Position		      [553, 28, 606, 81]
	      ShowName		      off
	      AttributesFormatString  "Resource\\nEstimator"
	      FontName		      "Arial"
	      SourceBlock	      "xbsIndex_r3/Resource Estimator"
	      SourceType	      "Xilinx Resource Estimator Block"
	      ShowPortLabels	      "on"
	      xl_estimator_area	      "[26 18 0 48 0 4 0]"
	      xl_use_estimator_area   "off"
	      simulink_period	      "1"
	      mrp_directory	      "B:\\projects\\eor_eight_station"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ac"
	      Ports		      [2, 1]
	      Position		      [235, 27, 285, 78]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ad"
	      Ports		      [2, 1]
	      Position		      [235, 282, 285, 333]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc"
	      Ports		      [2, 1]
	      Position		      [235, 197, 285, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bd"
	      Ports		      [2, 1]
	      Position		      [235, 112, 285, 163]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[25, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"ad"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		DstBlock		"bd"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"bc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -135]
		DstBlock		"ac"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"bc"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"ac"
		DstPort			1
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"ad"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ad"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bc"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bd"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ac"
	      SrcPort		      1
	      Points		      [45, 0; 0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_sl"
	  Ports			  [4, 2]
	  Position		  [25, 17, 65, 78]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cmult_4bit_sl"
	  MaskDescription	  "Perform a complex multiplication (a+bi)(c-d"
"i)=(ac-bd)+(ad+bc)i. Implements the logic in Slices."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_sl\\sp_cmult_4bit_sl.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_sl"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ac"
	      Ports		      [2, 1]
	      Position		      [235, 27, 285, 78]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "off"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ad"
	      Ports		      [2, 1]
	      Position		      [235, 282, 285, 333]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "off"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc"
	      Ports		      [2, 1]
	      Position		      [235, 197, 285, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "off"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bd"
	      Ports		      [2, 1]
	      Position		      [235, 112, 285, 163]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "off"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[4 8 0 7 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[4 8 0 7 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[25, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"ad"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		DstBlock		"bd"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"bc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -135]
		DstBlock		"ac"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"bc"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"ac"
		DstPort			1
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"ad"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ad"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bc"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bd"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ac"
	      SrcPort		      1
	      Points		      [45, 0; 0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_sl*"
	  Ports			  [4, 2]
	  Position		  [25, 102, 65, 163]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cmult_4bit_sl*"
	  MaskDescription	  "Perform a conjugating complex multiplicatio"
"n (a+bi)(c-di)=(ac+bd)+(bc-ad)i. Implements the logic in Slices."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_sl_\\sp_cmult_4bit_sl_.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_sl*"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ac"
	      Ports		      [2, 1]
	      Position		      [235, 27, 285, 78]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "off"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ad"
	      Ports		      [2, 1]
	      Position		      [235, 282, 285, 333]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "off"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc"
	      Ports		      [2, 1]
	      Position		      [235, 197, 285, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "off"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bd"
	      Ports		      [2, 1]
	      Position		      [235, 112, 285, 163]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "off"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[4 8 0 7 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[4 8 0 7 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ac"
	      SrcPort		      1
	      Points		      [45, 0; 0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bd"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bc"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ad"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, 255]
		DstBlock		"ad"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ac"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"bc"
		DstPort			2
	      }
	      Branch {
		Points			[0, -135]
		DstBlock		"ac"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		Points			[0, 85]
		DstBlock		"bc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bd"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"ad"
		DstPort			2
	      }
	      Branch {
		Points			[25, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PFBs"
      Ports		      []
      Position		      [305, 290, 355, 340]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"PFBs"
	Location		[170, 276, 1019, 918]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "first_tap"
	  Ports			  [2, 4]
	  Position		  [30, 22, 130, 98]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=0, taps=4"
	  UserDataPersistent	  on
	  UserData		  "DataTag143"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "first_tap"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implement "
"Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM Latenc"
"y|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(bartlet"
"t|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|ha"
"mming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edi"
"t,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;TotalTa"
"ps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_latenc"
"y=@9;n_inputs=@10;fwidth=@11;"
	  MaskInitialization	  "first_tap_init(gcb,...\n    'nput', nput,.."
".\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'T"
"otalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDistMem"
"', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency', mu"
"lt_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_input"
"s,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|11|8|4|8|1|hamming|2|2|0|1"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "first_tap"
	    Location		    [731, 167, 1265, 764]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [345, 197, 395, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [345, 132, 395, 183]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [285, 219, 325, 251]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [225, 221, 270, 249]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [230, 271, 275, 299]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [260, 144, 300, 186]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag144"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [340, 15, 385, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [65, 22, 160, 98]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "PFBSize=11, n_inputs=0, taps=4"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag145"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Wi"
"ndowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This is "
"input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidth=@9"
";"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', "
"TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', Wind"
"owType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inputs,"
" ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11|8|4|1|hamming|2|0|0|1"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[410, 101, 923, 771]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "11"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,1)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,2)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [150, 204, 200, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,3)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [150, 269, 200, 321]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,4)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [220, 214, 260, 246]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [220, 279, 260, 311]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [425, 164, 465, 206]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [345, 74, 385, 116]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [410, 28, 440, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [410, 88, 440, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [295, 278, 325, 292]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [485, 178, 515, 192]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0; 0, -30]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 15]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0; 0, -10]
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [40, 0; 0, 150]
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [95, 0; 0, 35]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [75, 0]
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 130]
		DstBlock		"c_to_ri"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "first_tap_real"
	  Ports			  [2, 4]
	  Position		  [30, 257, 135, 333]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=0, taps=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag146"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "first_tap_real"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implement "
"Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM Latenc"
"y|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(bartlet"
"t|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|ha"
"mming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edi"
"t,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;TotalTa"
"ps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_latenc"
"y=@9;n_inputs=@10;fwidth=@11;"
	  MaskInitialization	  "first_tap_real_init(gcb,...\n    'nput', np"
"ut,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n "
"   'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDi"
"stMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency"
"', mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_"
"inputs,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|8|8|2|8|1|hamming|2|2|2|1"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "first_tap_real"
	    Location		    [430, 142, 964, 723]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [365, 172, 415, 223]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [290, 194, 330, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [440, 184, 480, 216]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [290, 134, 330, 166]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [230, 196, 275, 224]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [235, 246, 280, 274]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [350, 15, 395, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [95, 30, 145, 80]
	      ForegroundColor	      "red"
	      BackgroundColor	      "yellow"
	      AttributesFormatString  "PFBSize=8, n_inputs=2, taps=2"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag147"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Ro"
"und-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultaneous"
" Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8;npu"
"t=@9;fwidth=@10;"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRound',"
" CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', CoeffD"
"istMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_late"
"ncy, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwidth',"
" fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|8|2|1|0|hamming|2|2|0|1"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[410, 101, 923, 771]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "6"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "64"
		  initVector		  "pfb_coeff_gen_calc(8, 2,'hamming',2"
", 0,1,1)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "64"
		  initVector		  "pfb_coeff_gen_calc(8, 2,'hamming',2"
", 0,1,2)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [350, 74, 390, 116]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [415, 28, 445, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [415, 88, 445, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [300, 253, 330, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [505, 193, 535, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [60, 0; 0, 140]
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [115, 0; 0, 40]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [0, -5; 95, 0]
	      Branch {
		Points			[0, 115]
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "last_tap"
	  Ports			  [4, 2]
	  Position		  [315, 22, 420, 98]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  UserDataPersistent	  on
	  UserData		  "DataTag148"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "last_tap"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_init(gcb,...\n    'TotalTaps', Tot"
"alTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidthOut,"
"...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_latency,."
"..\n    'mult_latency', mult_latency,...\n    'quantization', quantization);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|2|3|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "last_tap"
	    Location		    [-33, 246, 645, 760]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 148, 60, 162]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [280, 243, 310, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 228, 80, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [255, 208, 285, 222]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [315, 155, 365, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [325, 227, 370, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [160, 197, 210, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [160, 132, 210, 183]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [95, 219, 135, 251]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [85, 134, 125, 176]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag149"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=2"
	      UserDataPersistent      on
	      UserData		      "DataTag150"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_add_tree_init(gcb, ...\n    'TotalT"
"aps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut', B"
"itWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latency', "
"add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|2|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_add_tree"
		Location		[207, 121, 745, 701]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0_1"
		  Ports			  [1, 1]
		  Position		  [130, 139, 160, 151]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0_2"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1_1"
		  Ports			  [1, 1]
		  Position		  [130, 189, 160, 201]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1_2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2_1"
		  Ports			  [1, 1]
		  Position		  [130, 239, 160, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2_2"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3_1"
		  Ports			  [1, 1]
		  Position		  [130, 289, 160, 301]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3_2"
		  Ports			  [1, 1]
		  Position		  [130, 314, 160, 326]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0_1"
		  Ports			  [1, 1]
		  Position		  [70, 139, 115, 151]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0_2"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-16"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1_1"
		  Ports			  [1, 1]
		  Position		  [70, 189, 115, 201]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-32"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1_2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2_1"
		  Ports			  [1, 1]
		  Position		  [70, 239, 115, 251]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-64"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2_2"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-80"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3_1"
		  Ports			  [1, 1]
		  Position		  [70, 289, 115, 301]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-96"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3_2"
		  Ports			  [1, 1]
		  Position		  [70, 314, 115, 326]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-112"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 114, 350, 316]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag151"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  Ports			  [5, 2]
		  Position		  [200, 364, 350, 566]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag152"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert2"
		  Ports			  [1, 1]
		  Position		  [400, 258, 430, 272]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [450, 212, 480, 243]
		  UserDataPersistent	  on
		  UserData		  "DataTag153"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [500, 202, 530, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [150, 28, 180, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  DstBlock		  "convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0_1"
		  SrcPort		  1
		  DstBlock		  "Reint0_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice0_2"
		  SrcPort		  1
		  DstBlock		  "Reint0_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1_1"
		  SrcPort		  1
		  DstBlock		  "Reint1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice1_2"
		  SrcPort		  1
		  DstBlock		  "Reint1_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2_1"
		  SrcPort		  1
		  DstBlock		  "Reint2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice2_2"
		  SrcPort		  1
		  DstBlock		  "Reint2_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3_1"
		  SrcPort		  1
		  DstBlock		  "Reint3_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice3_2"
		  SrcPort		  1
		  DstBlock		  "Reint3_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [235, 149, 275, 191]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [510, 168, 540, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0; 0, 45]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "pfb_add_tree"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pfb_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_add_tree"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "last_tap_real"
	  Ports			  [4, 2]
	  Position		  [310, 257, 415, 333]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  UserDataPersistent	  on
	  UserData		  "DataTag154"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "last_tap_real"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_real_init(gcb,...\n    'TotalTaps'"
", TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidt"
"hOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_late"
"ncy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizati"
"on);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|1|2|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "last_tap_real"
	    Location		    [517, 336, 1195, 850]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 133, 60, 147]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [275, 243, 305, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 188, 80, 202]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [250, 188, 280, 202]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [310, 155, 360, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 227, 365, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [175, 142, 225, 193]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [100, 179, 140, 211]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [100, 124, 140, 156]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [245, 154, 285, 186]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_real_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=1"
	      UserDataPersistent      on
	      UserData		      "DataTag155"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_real_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_real_add_tree_init(gcb, ...\n    'T"
"otalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOu"
"t', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_laten"
"cy', add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|1|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_real_add_tree"
		Location		[594, 266, 1132, 846]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0"
		  Ports			  [1, 1]
		  Position		  [130, 114, 160, 126]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0"
		  Ports			  [1, 1]
		  Position		  [70, 114, 115, 126]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-0*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-1*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-2*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-3*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 115, 350, 315]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 2"
		  UserDataPersistent	  on
		  UserData		  "DataTag156"
		  SourceBlock		  "casper_library/Misc/adder_tree"
		  SourceType		  "adder_tree"
		  ShowPortLabels	  "on"
		  n_inputs		  "4"
		  latency		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidthOut"
		  bin_pt		  "BitWidthOut-1"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [80, 14, 120, 56]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "(log2(TotalTaps)+1)*add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [500, 202, 530, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [150, 28, 180, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0"
		  SrcPort		  1
		  DstBlock		  "Reint0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Reint1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Reint2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Reint3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [505, 168, 535, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_coeff_gen"
	  Ports			  [2, 3]
	  Position		  [30, 142, 125, 218]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "PFBSize=5, n_inputs=0, taps=4"
	  UserDataPersistent	  on
	  UserData		  "DataTag157"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pfb_coeff_gen"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of Coeffic"
"ients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Window"
"ing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This is inpu"
"t number:|Bin Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,edi"
"t"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,"
	  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@3;Co"
"effDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidth=@9;"
	  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'PFBSize',"
" PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', Tota"
"lTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', WindowTy"
"pe, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inputs, ..."
"\n    'nput', nput, ...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|8|4|1|hamming|2|0|0|1"
	  MaskTabNameString	  ",,,,,,,,"
	  System {
	    Name		    "pfb_coeff_gen"
	    Location		    [410, 101, 923, 771]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [235, 28, 265, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 93, 45, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [310, 99, 365, 646]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [65, 75, 115, 125]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "5"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [65, 17, 110, 63]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "bram_latency+1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [290, 17, 335, 63]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM1"
	      Ports		      [1, 1]
	      Position		      [150, 74, 200, 126]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "32"
	      initVector	      "pfb_coeff_gen_calc(5, 4,'hamming',0, 0,"
"1,1)"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM2"
	      Ports		      [1, 1]
	      Position		      [150, 139, 200, 191]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "32"
	      initVector	      "pfb_coeff_gen_calc(5, 4,'hamming',0, 0,"
"1,2)"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM3"
	      Ports		      [1, 1]
	      Position		      [150, 204, 200, 256]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "32"
	      initVector	      "pfb_coeff_gen_calc(5, 4,'hamming',0, 0,"
"1,3)"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM4"
	      Ports		      [1, 1]
	      Position		      [150, 269, 200, 321]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "32"
	      initVector	      "pfb_coeff_gen_calc(5, 4,'hamming',0, 0,"
"1,4)"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [385, 325, 430, 375]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [220, 84, 260, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [220, 149, 260, 181]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [220, 214, 260, 246]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [220, 279, 260, 311]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [360, 28, 390, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [130, 28, 160, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff"
	      Position		      [450, 343, 480, 357]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "coeff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"ROM1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ROM2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ROM3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ROM4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ROM1"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ROM2"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ROM3"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ROM4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fir"
	  Ports			  [3, 3]
	  Position		  [460, 21, 550, 169]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "taps=4, add_latency=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag158"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pfb_fir"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Total Number of Tap"
"s:|Windowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Inpu"
"t Bitwidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for"
" Coeffs|Add Latency|Mult Latency|BRAM Latency|Quantization Behavior|Bin Width"
" Scaling (normal=1)"
	  MaskStyleString	  "edit,edit,popup(bartlett|barthannwin|blackm"
"an|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nu"
"ttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edi"
"t,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even "
"Values)),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inp"
"uts=@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistM"
"em=@9;add_latency=@10;mult_latency=@11;bram_latency=@12;quantization=&13;fwid"
"th=@14;"
	  MaskInitialization	  "pfb_fir_init(gcb, ...\n    'PFBSize', PFBSi"
"ze, ...\n    'TotalTaps', TotalTaps, ...\n    'WindowType', WindowType, ...\n"
"    'n_inputs', n_inputs, ...\n    'MakeBiplex', MakeBiplex, ...\n    'BitWid"
"thIn', BitWidthIn, ...\n    'BitWidthOut', BitWidthOut, ...\n    'CoeffBitWid"
"th', CoeffBitWidth, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'add_late"
"ncy', add_latency, ...\n    'mult_latency', mult_latency, ...\n    'bram_late"
"ncy', bram_latency, ...\n    'quantization', quantization, ...\n    'fwidth',"
" fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|4|hamming|0|1|8|18|8|1|1|2|2|Truncate|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	  System {
	    Name		    "pfb_fir"
	    Location		    [182, 194, 913, 616]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 52, 45, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in1"
	      Position		      [15, 102, 45, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2_in1"
	      Position		      [15, 152, 45, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 52, 250, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      AncestorBlock	      "casper_library/PFBs/first_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag159"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Round-off Coefficients:|Total Number of Taps"
":|Input Bitwidth:|Implement Coeff Gen in Distributed Memory:|Windowing Functi"
"on:|Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width "
"(normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Coe"
"ffRound=&4;TotalTaps=@5;BitWidthIn=@6;CoeffDistMem=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_init(gcb,...\n    'nput', npu"
"t,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n  "
"  'CoeffRound', CoeffRound,...\n    'TotalTaps', TotalTaps,...\n    'BitWidth"
"In', BitWidthIn,...\n    'CoeffDistMem', CoeffDistMem,...\n    'WindowType', "
"WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency', bra"
"m_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|5|8|1|4|8|1|hamming|2|2|0|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol1_in1_first_tap"
		Location		[236, 173, 770, 770]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [345, 197, 395, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [345, 132, 395, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [285, 219, 325, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 221, 270, 249]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [230, 271, 275, 299]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 144, 300, 186]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag160"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [340, 15, 385, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [65, 22, 160, 98]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "PFBSize=5, n_inputs=0, taps=4"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag161"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'CoeffRound', "
"CoeffRound, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|4|1|1|hamming|2|0|0|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "32"
		    initVector		    "pfb_coeff_gen_calc(5, 4,'hamming'"
",0, 0,1,1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "32"
		    initVector		    "pfb_coeff_gen_calc(5, 4,'hamming'"
",0, 0,1,2)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "32"
		    initVector		    "pfb_coeff_gen_calc(5, 4,'hamming'"
",0, 0,1,3)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM4"
		    Ports		    [1, 1]
		    Position		    [150, 269, 200, 321]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "32"
		    initVector		    "pfb_coeff_gen_calc(5, 4,'hamming'"
",0, 0,1,4)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [220, 279, 260, 311]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ROM4"
		    SrcPort		    1
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [425, 164, 465, 206]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [345, 74, 385, 116]
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [410, 28, 440, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [410, 88, 440, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [295, 278, 325, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [485, 178, 515, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0; 0, -30]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [10, 0; 0, -10]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [40, 0; 0, 150]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [95, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [75, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 52, 700, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag162"
	      SourceBlock	      "casper_library/PFBs/last_tap"
	      SourceType	      "last_tap"
	      ShowPortLabels	      "on"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      BitWidthOut	      "18"
	      CoeffBitWidth	      "8"
	      add_latency	      "1"
	      mult_latency	      "2"
	      quantization	      "Truncate"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 52, 400, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 52, 550, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol2_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 102, 250, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      AncestorBlock	      "casper_library/PFBs/first_tap"
	      UserDataPersistent      on
	      UserData		      "DataTag163"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Round-off Coefficients:|Total Number of Taps"
":|Input Bitwidth:|Implement Coeff Gen in Distributed Memory:|Windowing Functi"
"on:|Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width "
"(normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Coe"
"ffRound=&4;TotalTaps=@5;BitWidthIn=@6;CoeffDistMem=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_init(gcb,...\n    'nput', npu"
"t,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n  "
"  'CoeffRound', CoeffRound,...\n    'TotalTaps', TotalTaps,...\n    'BitWidth"
"In', BitWidthIn,...\n    'CoeffDistMem', CoeffDistMem,...\n    'WindowType', "
"WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency', bra"
"m_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|5|8|1|4|8|1|hamming|2|2|0|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol2_in1_first_tap"
		Location		[290, 213, 824, 810]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [345, 197, 395, 248]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [345, 132, 395, 183]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [285, 219, 325, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 221, 270, 249]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [230, 271, 275, 299]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 144, 300, 186]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag164"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidthIn"
		  bin_pt		  "BitWidthIn-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [340, 15, 385, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [85, 22, 180, 98]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "PFBSize=5, n_inputs=0, taps=4"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag165"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRou"
"nd', CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', Co"
"effDistMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|4|1|1|hamming|2|0|0|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "32"
		    initVector		    "pfb_coeff_gen_calc(5, 4,'hamming'"
",0, 0,1,1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "32"
		    initVector		    "pfb_coeff_gen_calc(5, 4,'hamming'"
",0, 0,1,2)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "32"
		    initVector		    "pfb_coeff_gen_calc(5, 4,'hamming'"
",0, 0,1,3)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM4"
		    Ports		    [1, 1]
		    Position		    [150, 269, 200, 321]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "32"
		    initVector		    "pfb_coeff_gen_calc(5, 4,'hamming'"
",0, 0,1,4)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [220, 279, 260, 311]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ROM4"
		    SrcPort		    1
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [425, 164, 465, 206]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [345, 74, 385, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [410, 28, 440, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [410, 88, 440, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [295, 278, 325, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [485, 178, 515, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  Points		  [5, 0; 0, -30]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [10, 0; 0, -10]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [20, 0; 0, 150]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [75, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 102, 700, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag166"
	      SourceBlock	      "casper_library/PFBs/last_tap"
	      SourceType	      "last_tap"
	      ShowPortLabels	      "on"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      BitWidthOut	      "18"
	      CoeffBitWidth	      "8"
	      add_latency	      "1"
	      mult_latency	      "2"
	      quantization	      "Truncate"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 102, 400, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 102, 550, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 52, 780, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out1"
	      Position		      [750, 102, 780, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out1"
	      Position		      [750, 152, 780, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pol1_in1"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pol1_in1_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol2_in1_first_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol2_out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fir_real"
	  Ports			  [3, 3]
	  Position		  [460, 249, 550, 401]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "taps=2, add_latency=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag167"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pfb_fir_real"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Total Number of Tap"
"s:|Windowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Inpu"
"t Bitwidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for"
" Coeffs|Add Latency|Mult Latency|BRAM Latency|Quantization Behavior|Bin Width"
" Scaling (normal=1)"
	  MaskStyleString	  "edit,edit,popup(bartlett|barthannwin|blackm"
"an|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nu"
"ttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edi"
"t,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even "
"Values)),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inp"
"uts=@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistM"
"em=@9;add_latency=@10;mult_latency=@11;bram_latency=@12;quantization=&13;fwid"
"th=@14;"
	  MaskInitialization	  "pfb_fir_real_init(gcb,...\n    'PFBSize', P"
"FBSize,...\n    'TotalTaps', TotalTaps,...\n    'WindowType', WindowType,..."
"\n    'n_inputs', n_inputs,...\n    'MakeBiplex', MakeBiplex,...\n    'BitWid"
"thIn', BitWidthIn,...\n    'BitWidthOut', BitWidthOut,...\n    'CoeffBitWidth"
"', CoeffBitWidth,...\n    'CoeffDistMem', CoeffDistMem,...\n    'add_latency'"
", add_latency,...\n    'mult_latency', mult_latency,...\n    'bram_latency', "
"bram_latency,...\n    'quantization', quantization,...\n    'fwidth', fwidth)"
";"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "10|2|hamming|1|0|8|18|8|1|1|2|2|Truncate|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	  System {
	    Name		    "pfb_fir_real"
	    Location		    [565, 285, 1296, 739]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 52, 45, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in1"
	      Position		      [15, 102, 45, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in2"
	      Position		      [15, 152, 45, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 52, 250, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=2"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag168"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM La"
"tency|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(bar"
"tlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswi"
"n|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_la"
"tency=@9;n_inputs=@10;fwidth=@11;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_lat"
"ency', mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs'"
", n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|10|8|2|8|1|hamming|2|2|1|1"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"pol1_in1_first_tap"
		Location		[430, 142, 964, 723]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [95, 30, 145, 80]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=10, n_inputs=1, taps=2"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag169"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Windowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This"
" is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidt"
"h=@9;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', "
"WindowType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inp"
"uts, ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|8|2|1|hamming|2|1|0|1"
		  MaskTabNameString	  ",,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "9"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "512"
		    initVector		    "pfb_coeff_gen_calc(10, 2,'hamming"
"',1, 0,1,1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "512"
		    initVector		    "pfb_coeff_gen_calc(10, 2,'hamming"
"',1, 0,1,2)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 5]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [60, 0; 0, 140]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [115, 0; 0, 40]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -5; 95, 0]
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [300, 52, 400, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=2"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag170"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in1_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=2, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag171"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [3, 2]
		    Position		    [200, 114, 350, 216]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 1"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag172"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "2|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [230, 17, 260, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [230, 42, 260, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 163, 530, 177]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 100, 430, 130]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 163, 430, 177]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 152, 630, 168]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in2_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 102, 250, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=1, taps=2"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag173"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM La"
"tency|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(bar"
"tlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswi"
"n|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_la"
"tency=@9;n_inputs=@10;fwidth=@11;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_lat"
"ency', mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs'"
", n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|10|8|2|8|1|hamming|2|2|1|1"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"pol1_in2_first_tap"
		Location		[430, 142, 964, 723]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [95, 30, 145, 80]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=10, n_inputs=1, taps=2"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag174"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Windowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This"
" is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidt"
"h=@9;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTap"
"s', TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', "
"WindowType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inp"
"uts, ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|8|2|1|hamming|2|1|1|1"
		  MaskTabNameString	  ",,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "9"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "512"
		    initVector		    "pfb_coeff_gen_calc(10, 2,'hamming"
"',1, 1,1,1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "512"
		    initVector		    "pfb_coeff_gen_calc(10, 2,'hamming"
"',1, 1,1,2)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 5]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [60, 0; 0, 140]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [115, 0; 0, 40]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -5; 95, 0]
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in2_last_tap"
	      Ports		      [4, 2]
	      Position		      [300, 102, 400, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=2"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag175"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in2_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=2, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag176"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [3, 2]
		    Position		    [200, 114, 350, 216]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 1"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag177"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "2|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [230, 17, 260, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [230, 42, 260, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 163, 530, 177]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 100, 430, 130]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 163, 430, 177]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 152, 630, 168]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [450, 52, 480, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out1"
	      Position		      [450, 102, 480, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out2"
	      Position		      [450, 152, 480, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pol1_in2_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pol1_in2_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in1_first_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "pol1_in1"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tap"
	  Ports			  [4, 4]
	  Position		  [170, 22, 275, 98]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "tap"
	    Location		    [136, 282, 638, 654]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [20, 33, 50, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [130, 98, 160, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [15, 243, 45, 257]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [290, 243, 320, 257]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [340, 210, 390, 265]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [190, 212, 240, 263]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [190, 147, 240, 198]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [130, 234, 170, 266]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [70, 236, 115, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [70, 281, 115, 309]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "0"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [110, 149, 150, 191]
	      UserDataPersistent      on
	      UserData		      "DataTag178"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [190, 20, 235, 60]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [270, 184, 310, 226]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [190, 84, 230, 126]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [255, 33, 285, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [255, 98, 285, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [130, 288, 160, 302]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [410, 233, 440, 247]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0; 0, -25]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 130]
		DstBlock		"c_to_ri"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tap_real"
	  Ports			  [4, 4]
	  Position		  [170, 257, 275, 333]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pfb_tap_real"
	  MaskInitialization	  "cursys = gcb;\ndisp(cursys);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "tap_real"
	    Location		    [749, 241, 1251, 613]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [20, 33, 50, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [130, 98, 160, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [15, 178, 45, 192]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [290, 193, 320, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [340, 160, 390, 215]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [190, 147, 240, 198]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [130, 169, 170, 201]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [70, 119, 110, 151]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [270, 159, 310, 191]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [70, 171, 115, 199]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [70, 216, 115, 244]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "0"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [190, 20, 235, 60]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [190, 84, 230, 126]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [255, 33, 285, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [255, 98, 285, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [130, 223, 160, 237]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [410, 183, 440, 197]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [25, 0; 0, 25]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Reinterpret1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Reorder"
      Ports		      []
      Position		      [305, 215, 355, 265]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Reorder"
	Location		[29, 109, 527, 779]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "barrel_switcher"
	  Ports			  [4, 3]
	  Position		  [165, 132, 260, 243]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "n_inputs=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag179"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "barrel_switcher"
	  MaskPromptString	  "Number of Inputs: (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "n_inputs=@1;"
	  MaskInitialization	  "barrel_switcher_init(gcb,...\n    'n_inputs"
"', n_inputs);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1"
	  System {
	    Name		    "barrel_switcher"
	    Location		    [403, 74, 946, 728]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      Position		      [15, 23, 45, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 173, 45, 187]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [15, 253, 45, 267]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay_sync"
	      Ports		      [1, 1]
	      Position		      [55, 333, 85, 347]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux11"
	      Ports		      [3, 1]
	      Position		      [165, 147, 190, 213]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux21"
	      Ports		      [3, 1]
	      Position		      [165, 227, 190, 293]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [85, 91, 130, 119]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [95, 333, 125, 347]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [315, 173, 345, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [315, 253, 345, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Delay_sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay_sync"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux11"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux21"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux11"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux21"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux11"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux21"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux11"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux21"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dbl_buffer"
	  Ports			  [5, 1]
	  Position		  [155, 31, 225, 89]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "dbl_buffer"
	  MaskPromptString	  "Depth|Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "depth=@1;latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "32|2"
	  MaskTabNameString	  ","
	  System {
	    Name		    "dbl_buffer"
	    Location		    [450, 136, 920, 687]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rw_mode"
	      Position		      [35, 48, 65, 62]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "wr_addr"
	      Position		      [75, 68, 105, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rd_addr"
	      Position		      [35, 88, 65, 102]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [15, 148, 45, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [15, 238, 45, 252]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [50, 257, 90, 273]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [170, 41, 195, 109]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [170, 211, 195, 279]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [170, 296, 195, 364]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux5"
	      Ports		      [3, 1]
	      Position		      [170, 456, 195, 524]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux6"
	      Ports		      [3, 1]
	      Position		      [385, 101, 410, 169]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram0"
	      Ports		      [3, 1]
	      Position		      [290, 128, 355, 182]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "depth"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram1"
	      Ports		      [3, 1]
	      Position		      [290, 383, 355, 437]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "depth"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "latency"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [260, 16, 290, 44]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "latency + 1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay1"
	      Ports		      [1, 1]
	      Position		      [170, 141, 195, 169]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay2"
	      Ports		      [1, 1]
	      Position		      [170, 396, 195, 424]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [435, 128, 465, 142]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [25, 0; 0, 60]
	      DstBlock		      "bram0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay1"
	      SrcPort		      1
	      DstBlock		      "bram0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [25, 0; 0, 60]
	      DstBlock		      "bram1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay2"
	      SrcPort		      1
	      DstBlock		      "bram1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rw_mode"
	      SrcPort		      1
	      Points		      [0, 0; 85, 0]
	      Branch {
		Points			[0, 0]
		Branch {
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -25]
		  DstBlock		  "delay"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 170]
		Branch {
		  Points		  [0, 85]
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux5"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Mux2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "wr_addr"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, 275]
		DstBlock		"Mux3"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "rd_addr"
	      SrcPort		      1
	      Points		      [0, 0; 70, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		Points			[0, 235]
		DstBlock		"Mux3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "bram1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -275]
	      DstBlock		      "Mux6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram0"
	      SrcPort		      1
	      DstBlock		      "Mux6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      Points		      [0, 0; 75, 0]
	      Branch {
		DstBlock		"delay1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [40, 0; 0, 85]
	      DstBlock		      "Mux6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux5"
	      SrcPort		      1
	      Points		      [35, 0; 0, -60]
	      DstBlock		      "bram1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [35, 0; 0, -70]
	      DstBlock		      "bram0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 265]
		DstBlock		"Mux5"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			3
	      }
	      Branch {
		Points			[0, 225]
		DstBlock		"Mux5"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reorder"
	  Ports			  [3, 3]
	  Position		  [25, 19, 120, 91]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "order=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag180"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "reorder"
	  MaskPromptString	  "Output Order:|Number of inputs|BRAM Latency"
"|Map Latency|Double Buffer|Map Type (0=ROM, 1=Logic)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;map_late"
"ncy=@4;double_buffer=@5;map_type=@6;"
	  MaskInitialization	  "reorder_init(gcb, ...\n    'map', map, ..."
"\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ...\n    '"
"map_latency', map_latency, ...\n    'double_buffer', double_buffer, ...\n    "
"'map_type', map_type);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "[0 8 4 12 2 10 6 14 1 9 5 13 3 11 7 15]|1|2"
"|1|0|1"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "reorder"
	    Location		    [142, 158, 905, 597]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [40, 63, 70, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 118, 55, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      Position		      [495, 83, 525, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [95, 56, 145, 109]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "5"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "31"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [415, 36, 440, 104]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [170, 37, 200, 53]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [170, 77, 200, 93]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram0"
	      Ports		      [3, 1]
	      Position		      [615, 63, 680, 117]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "16"
	      initVector	      "sin(pi*(0:15)/16)"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_d0"
	      Ports		      [1, 1]
	      Position		      [305, 77, 345, 93]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_din0"
	      Ports		      [1, 1]
	      Position		      [550, 80, 590, 100]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_map1"
	      Ports		      [1, 1]
	      Position		      [305, 175, 345, 195]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0*map_latency"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_sel"
	      Ports		      [1, 1]
	      Position		      [305, 37, 345, 53]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_valid"
	      Ports		      [1, 1]
	      Position		      [495, 13, 525, 27]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_we"
	      Ports		      [1, 1]
	      Position		      [305, 115, 345, 135]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "map1"
	      Ports		      [1, 1]
	      Position		      [230, 175, 270, 195]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library/FFTs/map"
	      UserDataPersistent      on
	      UserData		      "DataTag181"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "map"
	      MaskPromptString	      "Map|latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "map=@1;latency=@2;"
	      MaskInitialization      "map_init(gcb, 'map', map, 'latency', la"
"tency)"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0 8 4 12 2 10 6 14 1 9 5 13 3 11 7 15]"
"|1"
	      MaskTabNameString	      ","
	      System {
		Name			"map1"
		Location		[753, 417, 1349, 824]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [300, 100, 400, 180]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Uncram"
		  Ports			  [1, 4]
		  Position		  [80, 54, 110, 521]
		  AttributesFormatString  "UFix_1_0"
		  AncestorBlock		  "gavrt_library/uncram"
		  UserDataPersistent	  on
		  UserData		  "DataTag182"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "uncram"
		  MaskDescription	  "Takes a concatenated input and slic"
"es it up into even pieces and reinterprets them as signed fixed point numbers"
" with a given binary point."
		  MaskPromptString	  "Number of slices|Slice Width|Output"
" Binary Point|Output Arithmetic Type (0=Unsigned, 1=Signed)"
		  MaskStyleString	  "edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on"
		  MaskToolTipString	  "on,on,on,on"
		  MaskVarAliasString	  ",,,"
		  MaskVariables		  "num_slice=@1;slice_width=@2;bin_pt="
"@3;arith_type=@4;"
		  MaskInitialization	  "uncram_init(gcb, ...\n    'num_slic"
"e', num_slice, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt"
", ...\n    'arith_type', arith_type);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|1|0|0"
		  MaskTabNameString	  ",,,"
		  System {
		    Name		    "Uncram"
		    Location		    [505, 470, 1108, 834]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [100, 50, 130, 70]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterp1"
		    Ports		    [1, 1]
		    Position		    [300, 150, 350, 200]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterp2"
		    Ports		    [1, 1]
		    Position		    [300, 250, 350, 300]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterp3"
		    Ports		    [1, 1]
		    Position		    [300, 350, 350, 400]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterp4"
		    Ports		    [1, 1]
		    Position		    [300, 450, 350, 500]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [200, 150, 250, 200]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [200, 250, 250, 300]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [200, 350, 250, 400]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [200, 450, 250, 500]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [400, 150, 430, 170]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [400, 250, 430, 270]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    Position		    [400, 350, 430, 370]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    Position		    [400, 450, 430, 470]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterp4"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    DstBlock		    "Reinterp4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterp3"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    DstBlock		    "Reinterp3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterp2"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    DstBlock		    "Reinterp2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterp1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterp1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "expr0"
		  Ports			  [4, 1]
		  Position		  [200, 102, 240, 123]
		  SourceBlock		  "xbsIndex_r3/Expression"
		  SourceType		  "Xilinx Expression Block"
		  expression		  "(in03)|(in00&~in00)|(in01&~in01)|(i"
"n02&~in02)|(in03&~in03)"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "expr1"
		  Ports			  [4, 1]
		  Position		  [200, 142, 240, 163]
		  SourceBlock		  "xbsIndex_r3/Expression"
		  SourceType		  "Xilinx Expression Block"
		  expression		  "(in02)|(in00&~in00)|(in01&~in01)|(i"
"n02&~in02)|(in03&~in03)"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "expr2"
		  Ports			  [4, 1]
		  Position		  [200, 182, 240, 203]
		  SourceBlock		  "xbsIndex_r3/Expression"
		  SourceType		  "Xilinx Expression Block"
		  expression		  "(in01)|(in00&~in00)|(in01&~in01)|(i"
"n02&~in02)|(in03&~in03)"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "expr3"
		  Ports			  [4, 1]
		  Position		  [200, 222, 240, 243]
		  SourceBlock		  "xbsIndex_r3/Expression"
		  SourceType		  "Xilinx Expression Block"
		  expression		  "(in00)|(in00&~in00)|(in01&~in01)|(i"
"n02&~in02)|(in03&~in03)"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [500, 123, 520, 137]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Uncram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "expr3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "expr2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "expr1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "expr0"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Uncram"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "expr3"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "expr2"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "expr1"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "expr0"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Uncram"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "expr3"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "expr2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "expr1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "expr0"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Uncram"
		  SrcPort		  3
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "expr3"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "expr2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "expr1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "expr0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Uncram"
		  SrcPort		  4
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "expr3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "expr2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "expr1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "expr0"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "post_sync_delay"
	      Ports		      [1, 1]
	      Position		      [135, 159, 155, 201]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pre_sync_delay"
	      Ports		      [1, 1]
	      Position		      [55, 159, 75, 201]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay_en"
	      Ports		      [2, 1]
	      Position		      [85, 159, 125, 201]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay_en"
	      SourceType	      "sync_delay_en"
	      ShowPortLabels	      "on"
	      DelayLen		      "16"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [165, 173, 195, 187]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [705, 13, 735, 27]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [705, 83, 735, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "delay_map1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "map1"
	      SrcPort		      1
	      DstBlock		      "delay_map1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bram0"
	      SrcPort		      1
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_din0"
	      SrcPort		      1
	      DstBlock		      "bram0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "delay_din0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "bram0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_valid"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_we"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"bram0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"delay_valid"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "post_sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay_en"
	      SrcPort		      1
	      DstBlock		      "post_sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pre_sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_delay_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_d0"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"map1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay_d0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay_sel"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "delay_sel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_we"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sync_delay_en"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pre_sync_delay"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "square_transposer"
	  Ports			  [3, 3]
	  Position		  [35, 127, 115, 253]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "n_inputs=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag183"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "square_transposer"
	  MaskPromptString	  "Number of inputs (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "n_inputs=@1;"
	  MaskInitialization	  "square_transposer_init(gcb,...\n    'n_inpu"
"ts', n_inputs);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1"
	  System {
	    Name		    "square_transposer"
	    Location		    [11, 180, 1007, 828]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 13, 45, 27]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 173, 45, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [15, 253, 45, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delayb1"
	      Ports		      [1, 1]
	      Position		      [270, 175, 300, 205]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delayb2"
	      Ports		      [1, 1]
	      Position		      [270, 255, 300, 285]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delayf1"
	      Ports		      [1, 1]
	      Position		      [60, 175, 90, 205]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delayf2"
	      Ports		      [1, 1]
	      Position		      [60, 255, 90, 285]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "barrel_switcher"
	      Ports		      [4, 3]
	      Position		      [120, 152, 240, 303]
	      AttributesFormatString  "n_inputs=1"
	      UserDataPersistent      on
	      UserData		      "DataTag184"
	      SourceBlock	      "casper_library/Reorder/barrel_switcher"
	      SourceType	      "barrel_switcher"
	      ShowPortLabels	      "on"
	      n_inputs		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "counter"
	      Ports		      [1, 1]
	      Position		      [95, 87, 125, 123]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "n_inputs"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Down"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay0"
	      Ports		      [1, 1]
	      Position		      [270, 15, 300, 45]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [315, 13, 345, 27]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [315, 173, 345, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [315, 253, 345, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"barrel_switcher"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "counter"
	      SrcPort		      1
	      DstBlock		      "barrel_switcher"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      1
	      DstBlock		      "delay0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay0"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Delayf1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delayf1"
	      SrcPort		      1
	      DstBlock		      "barrel_switcher"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      2
	      DstBlock		      "Delayb1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delayb1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Delayf2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delayf2"
	      SrcPort		      1
	      DstBlock		      "barrel_switcher"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      3
	      DstBlock		      "Delayb2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delayb2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Scopes"
      Ports		      []
      Position		      [235, 215, 285, 265]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Scopes"
	Location		[640, 136, 1138, 806]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "snap"
	  Ports			  [3]
	  Position		  [45, 39, 70, 81]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "snap"
	  MaskDescription	  "The <i>snap</i> block provides a packaged s"
"olution to capturing data from\nthe FPGA fabric and making it accessible from"
" the CPU.  The block comes in\n2 flavors: <i>snap</i> (which captures to a 32"
" bit wide Shared BRAM), and\n<i>snap64</i> (which captures to 2x32 bit wide S"
"hared BRAMs to effect a\n64 bit capture)."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\snap_usage.html''])')"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "snap"
	    Location		    [142, 490, 1048, 858]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [495, 113, 525, 127]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [255, 203, 285, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [265, 123, 295, 137]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [450, 199, 465, 211]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [290, 227, 325, 243]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [40, 265, 70, 295]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [290, 147, 325, 163]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [375, 223, 395, 237]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [410, 202, 440, 238]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [340, 92, 355, 168]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [340, 172, 355, 248]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [480, 195, 525, 245]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [640, 255, 685, 305]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [545, 112, 575, 128]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [715, 265, 815, 295]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Scopes_snap_addr_user_da"
"ta_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [625, 91, 705, 149]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ctrl"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 265, 185, 295]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Scopes_snap_ctrl_user_da"
"ta_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [210, 266, 245, 294]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [545, 162, 585, 198]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      CounterBits	      "nsamples"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [315, 271, 350, 289]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig1"
	      Ports		      [1, 1]
	      Position		      [210, 171, 245, 199]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid"
	      Ports		      [1, 1]
	      Position		      [210, 91, 245, 119]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 95]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"bram"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [0, 0; 20, 0]
	      Branch {
		DstBlock		"bram"
		DstPort			3
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Register1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ctrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	      Branch {
		Points			[0, -95]
		Branch {
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "trig1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[105, 0]
		Branch {
		  DstBlock		  "Register"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 40]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "snap64"
	  Ports			  [3]
	  Position		  [90, 39, 115, 81]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "snap64"
	  MaskDescription	  "The <i>snap</i> block provides a packaged s"
"olution to capturing data from\nthe FPGA fabric and making it accessible from"
" the CPU.  The block comes in\n2 flavors: <i>snap</i> (which captures to a 32"
" bit wide Shared BRAM), and\n<i>snap64</i> (which captures to 2x32 bit wide S"
"hared BRAMs to effect a\n64 bit capture)."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\snap_usage.html''])')"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "snap64"
	    Location		    [25, 537, 871, 933]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [420, 113, 450, 127]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [230, 233, 260, 247]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [240, 153, 270, 167]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [425, 229, 440, 241]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [265, 257, 300, 273]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [15, 295, 45, 325]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [265, 177, 300, 193]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [350, 253, 370, 267]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [385, 232, 415, 268]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [315, 122, 330, 198]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [315, 202, 330, 278]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [455, 225, 500, 275]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [610, 285, 655, 335]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [470, 112, 500, 128]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [685, 295, 785, 325]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Scopes_snap_addr_user_da"
"ta_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram_lsb"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [595, 91, 675, 149]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram_msb"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [595, 16, 675, 74]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ctrl"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [60, 295, 160, 325]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Scopes_snap_ctrl_user_da"
"ta_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en1"
	      Ports		      [1, 1]
	      Position		      [530, 38, 560, 52]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "32"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en2"
	      Ports		      [1, 1]
	      Position		      [530, 113, 555, 127]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [185, 296, 220, 324]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [520, 192, 560, 228]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      CounterBits	      "nsamples"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [290, 301, 325, 319]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig1"
	      Ports		      [1, 1]
	      Position		      [185, 201, 220, 229]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid"
	      Ports		      [1, 1]
	      Position		      [185, 121, 220, 149]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Line {
	      SrcBlock		      "en2"
	      SrcPort		      1
	      DstBlock		      "bram_lsb"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en1"
	      SrcPort		      1
	      DstBlock		      "bram_msb"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"en2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"en1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 115]
		DstBlock		"Register1"
		DstPort			3
	      }
	      Branch {
		Points			[0, -70]
		Branch {
		  DstBlock		  "bram_msb"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "bram_lsb"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      DstBlock		      "ctrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	      Branch {
		Points			[0, -95]
		Branch {
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "trig1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[105, 0]
		Branch {
		  DstBlock		  "Register"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 40]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[20, 0; 0, 95]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -100]
		Branch {
		  Points		  [0, -75]
		  DstBlock		  "bram_msb"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "bram_lsb"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
      }
    }
    Annotation {
      Name		      "%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n%                                          "
"                                   %\n%   Center for Astronomy Signal Process"
"ing and Electronics Research           %\n%   http://seti.ssl.berkeley.edu/ca"
"sper/                                      %\n%   Copyright (C) 2006-2007 Uni"
"versity of California, Berkeley                %\n%                          "
"                                                   %\n%   This program is fre"
"e software; you can redistribute it and/or modify      %\n%   it under the te"
"rms of the GNU General Public License as published by      %\n%   the Free So"
"ftware Foundation; either version 2 of the License, or         %\n%   (at you"
"r option) any later version.                                       %\n%      "
"                                                                       %\n%  "
" This program is distributed in the hope that it will be useful,           %"
"\n%   but WITHOUT ANY WARRANTY; without even the implied warranty of         "
"   %\n%   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the      "
"       %\n%   GNU General Public License for more details.                   "
"           %\n%                                                              "
"               %\n%   You should have received a copy of the GNU General Publ"
"ic License along   %\n%   with this program; if not, write to the Free Softwa"
"re Foundation, Inc.,   %\n%   51 Franklin Street, Fifth Floor, Boston, MA 021"
"10-1301 USA.               %\n%                                              "
"                               %\n%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
      Position		      [16, 105]
      HorizontalAlignment     "left"
      FontName		      "Lucida Console"
      FontSize		      9
    }
  }
}
MatData {
  NumRecords		  185
  DataRecord {
    Tag			    DataTag184
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /-"
"W?P8.    P     8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    2    9&5F875L=', ;E]I;G!U=',         #@   \"@    &    \"     $      "
"   !0    @               $         #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag183
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /-"
"W?P8.    P     8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    2    9&5F875L=', ;E]I;G!U=',         #@   \"@    &    \"     $      "
"   !0    @               $         #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag182
    Data		    "  %)30     .    . (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \""
";A#  .    J $   8    (     @         %    \"     $    !     0         %  0 # "
"    $    \\    9&5F875L=',     ;G5M7W-L:6-E    <VQI8V5?=VED=&@ 8FEN7W!T      "
"  87)I=&A?='EP90        X    H    !@    @    !          4    (               "
"!          X    X    !@    @    &          4    (     0    $    !          D "
"   (            $$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"            / _#@   #@    &    \"     8         !0    @    !   "
"  0    $         \"0    @               X    X    !@    @    &          4    "
"(     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag181
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag180
    Data		    "  %)30     .    < 4   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \""
",T%@$.    X 0   8    (     @         %    \"     $    !     0         %  0 #@"
"    $   !B    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]"
"L871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97( ;6%P7W1Y<&4                ."
"    0 (   8    (     0         %    \"     $    (     0         .    0     8 "
"   (    !          %    \"     $    +     0         0    \"P   &UA<%]L871E;F-"
"Y       .    .     8    (    !@         %    \"     $    !     0         )   "
" \"               #@   $     &    \"     0         !0    @    !    #     $   "
"      $     P   !B<F%M7VQA=&5N8WD     #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @             0 X    X    !@    @    $      "
"    4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    (   "
" !@         %    \"     $    !     0         )    \"            / _#@   $    "
" &    \"     0         !0    @    !    #0    $         $     T   !D;W5B;&5?8G"
"5F9F5R    #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @               X   \"P    !@    @    &          4    (     0   !     ! "
"         D   \"                        @0        !!         *$          0    "
"    \"1         &$         L0        / _        (D         40        \"I     "
"    \"$         F0        !Q         +D .    .     8    (    !@         %    "
"\"     $    !     0         )    \"            / _#@   #@    &    \"     8   "
"      !0    @    !     0    $         \"0    @             0 X    X    !@    "
"@    &          4    (     0    $    !          D    (            \\#\\.    ."
"     8    (    !@         %    \"     $    !     0         )    \"           "
"    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"           #P/P"
  }
  DataRecord {
    Tag			    DataTag179
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /-"
"W?P8.    P     8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    2    9&5F875L=', ;E]I;G!U=',         #@   \"@    &    \"     $      "
"   !0    @               $         #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag178
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag177
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ '/"
"N# 4.    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (             $ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"    / _"
  }
  DataRecord {
    Tag			    DataTag176
    Data		    "  %)30     .    X (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (*"
"E@P<.    4 (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !B    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    <75A;G1I>F%T:6]N           . "
"   *     8    (     0         %    \"                0         .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"             ! #@  "
" #@    &    \"     8         !0    @    !     0    $         \"0    @        "
"    @0 X    X    !@    @    &          4    (     0    $    !          D    ("
"            ,D .    .     8    (    !@         %    \"     $    !     0      "
"   )    \"            \"! #@   #@    &    \"     8         !0    @    !     0"
"    $         \"0    @           #P/PX    X    !@    @    $          4    (  "
"   0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag175
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (_"
" 8 ,.    F (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    ;75L=%]L871E;F-Y  !Q=6%N=&EZ8"
"71I;VX   X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
"  $ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"           \"! #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @            R0 X    X    !@    @    &          4    (     0    $  "
"  !          D    (            ($ .    .     8    (    !@         %    \"    "
" $    !     0         )    \"            / _#@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @             0 X    X    !@    @    $"
"          4    (     0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag174
    Data		    "  %)30     .    R ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )&"
"LT ,.    . ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \",    9&5F875L=',       !01D)3:7IE         $-O969F0FET5VED=&@ 5&]T86Q"
"487!S      !#;V5F9D1I<W1-96T  %=I;F1O=U1Y<&4     8G)A;5]L871E;F-Y  !N7VEN<'5T"
"<P       &YP=70             9G=I9'1H                #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            D0 X    X    !@    @    &   "
"       4    (     0    $    !          D    (            ($ .    .     8    ("
"    !@         %    \"     $    !     0         )    \"             ! #@   #@"
"    &    \"     8         !0    @    !     0    $         \"0    @           "
"#P/PX    X    !@    @    $          4    (     0    <    !         !     '   "
" :&%M;6EN9P .    .     8    (    !@         %    \"     $    !     0         "
")    \"             ! #@   #@    &    \"     8         !0    @    !     0    "
"$         \"0    @           #P/PX    X    !@    @    &          4    (     0"
"    $    !          D    (            \\#\\.    .     8    (    !@         % "
"   \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag173
    Data		    "  %)30     .    8 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .@"
"7&  .    T ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"H    9&5F875L=',       !N<'5T             %!&0E-I>F4         0V]E9F9"
"\":717:61T: !4;W1A;%1A<',      $)I=%=I9'1H26X     0V]E9F9$:7-T365M  !7:6YD;W="
"4>7!E     &UU;'1?;&%T96YC>0  8G)A;5]L871E;F-Y  !N7VEN<'5T<P       &9W:61T:   "
"        #@   \"@    &    \"     $         !0    @               $         #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"    #P/PX    X    !@    @    &          4    (     0    $    !          D    "
"(            )$ .    .     8    (    !@         %    \"     $    !     0     "
"    )    \"            \"! #@   #@    &    \"     8         !0    @    !     "
"0    $         \"0    @             0 X    X    !@    @    &          4    ( "
"    0    $    !          D    (            ($ .    .     8    (    !@        "
" %    \"     $    !     0         )    \"            / _#@   #@    &    \"   "
"  0         !0    @    !    !P    $         $     <   !H86UM:6YG  X    X    !"
"@    @    &          4    (     0    $    !          D    (             $ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! #@   #@    &    \"     8         !0    @    !     0    $         \"0  "
"  @           #P/PX    X    !@    @    &          4    (     0    $    !     "
"     D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag172
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ '/"
"N# 4.    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (             $ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"    / _"
  }
  DataRecord {
    Tag			    DataTag171
    Data		    "  %)30     .    X (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (*"
"E@P<.    4 (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !B    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    <75A;G1I>F%T:6]N           . "
"   *     8    (     0         %    \"                0         .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"             ! #@  "
" #@    &    \"     8         !0    @    !     0    $         \"0    @        "
"    @0 X    X    !@    @    &          4    (     0    $    !          D    ("
"            ,D .    .     8    (    !@         %    \"     $    !     0      "
"   )    \"            \"! #@   #@    &    \"     8         !0    @    !     0"
"    $         \"0    @           #P/PX    X    !@    @    $          4    (  "
"   0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag170
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (_"
" 8 ,.    F (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    ;75L=%]L871E;F-Y  !Q=6%N=&EZ8"
"71I;VX   X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
"  $ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"           \"! #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @            R0 X    X    !@    @    &          4    (     0    $  "
"  !          D    (            ($ .    .     8    (    !@         %    \"    "
" $    !     0         )    \"            / _#@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @             0 X    X    !@    @    $"
"          4    (     0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag169
    Data		    "  %)30     .    R ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +)"
"_[P,.    . ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \",    9&5F875L=',       !01D)3:7IE         $-O969F0FET5VED=&@ 5&]T86Q"
"487!S      !#;V5F9D1I<W1-96T  %=I;F1O=U1Y<&4     8G)A;5]L871E;F-Y  !N7VEN<'5T"
"<P       &YP=70             9G=I9'1H                #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            D0 X    X    !@    @    &   "
"       4    (     0    $    !          D    (            ($ .    .     8    ("
"    !@         %    \"     $    !     0         )    \"             ! #@   #@"
"    &    \"     8         !0    @    !     0    $         \"0    @           "
"#P/PX    X    !@    @    $          4    (     0    <    !         !     '   "
" :&%M;6EN9P .    .     8    (    !@         %    \"     $    !     0         "
")    \"             ! #@   #@    &    \"     8         !0    @    !     0    "
"$         \"0    @           #P/PX    X    !@    @    &          4    (     0"
"    $    !          D    (               .    .     8    (    !@         %   "
" \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag168
    Data		    "  %)30     .    8 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &?"
"N:0,.    T ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"H    9&5F875L=',       !N<'5T             %!&0E-I>F4         0V]E9F9"
"\":717:61T: !4;W1A;%1A<',      $)I=%=I9'1H26X     0V]E9F9$:7-T365M  !7:6YD;W="
"4>7!E     &UU;'1?;&%T96YC>0  8G)A;5]L871E;F-Y  !N7VEN<'5T<P       &9W:61T:   "
"        #@   \"@    &    \"     $         !0    @               $         #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"        X    X    !@    @    &          4    (     0    $    !          D    "
"(            )$ .    .     8    (    !@         %    \"     $    !     0     "
"    )    \"            \"! #@   #@    &    \"     8         !0    @    !     "
"0    $         \"0    @             0 X    X    !@    @    &          4    ( "
"    0    $    !          D    (            ($ .    .     8    (    !@        "
" %    \"     $    !     0         )    \"            / _#@   #@    &    \"   "
"  0         !0    @    !    !P    $         $     <   !H86UM:6YG  X    X    !"
"@    @    &          4    (     0    $    !          D    (             $ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! #@   #@    &    \"     8         !0    @    !     0    $         \"0  "
"  @           #P/PX    X    !@    @    &          4    (     0    $    !     "
"     D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag167
    Data		    "  %)30     .    4 4   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $ "
"!U ,.    P 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   #2    9&5F875L=',       !01D)3:7IE         %1O=&%L5&%P<P      5VEN9&]W"
"5'EP90    !N7VEN<'5T<P       $UA:V5\":7!L97@     0FET5VED=&A);@    !\":717:61"
"T:$]U=    $-O969F0FET5VED=&@ 0V]E9F9$:7-T365M  !A9&1?;&%T96YC>0   &UU;'1?;&%T"
"96YC>0  8G)A;5]L871E;F-Y  !Q=6%N=&EZ871I;VX  &9W:61T:                   #@   "
"\"@    &    \"     $         !0    @               $         #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            D0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
" $ .    .     8    (    !          %    \"     $    '     0         0    !P  "
" &AA;6UI;F< #@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @           #P/PX    X    !@    @    &          4    (     0    $    !"
"          D    (               .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"            \"! #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @            R0 X    X    !@    @    &  "
"        4    (     0    $    !          D    (            ($ .    .     8    "
"(    !@         %    \"     $    !     0         )    \"            / _#@   #"
"@    &    \"     8         !0    @    !     0    $         \"0    @          "
" #P/PX    X    !@    @    &          4    (     0    $    !          D    (  "
"           $ .    .     8    (    !@         %    \"     $    !     0        "
" )    \"             ! #@   #@    &    \"     0         !0    @    !    \"   "
"  $         $     @   !4<G5N8V%T90X    X    !@    @    &          4    (     "
"0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag166
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $U"
"]7P,.    F (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    ;75L=%]L871E;F-Y  !Q=6%N=&EZ8"
"71I;VX   X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" $$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"           \"! #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @            R0 X    X    !@    @    &          4    (     0    $  "
"  !          D    (            ($ .    .     8    (    !@         %    \"    "
" $    !     0         )    \"            / _#@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @             0 X    X    !@    @    $"
"          4    (     0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag165
    Data		    "  %)30     .    & 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,]"
"T9 0.    B ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \":    9&5F875L=',       !01D)3:7IE         $-O969F0FET5VED=&@ 0V]E9F9"
"2;W5N9     !4;W1A;%1A<',      $-O969F1&ES=$UE;0  5VEN9&]W5'EP90    !B<F%M7VQA"
"=&5N8WD  &Y?:6YP=71S        ;G!U=             !F=VED=&@                   X  "
"  H    !@    @    !          4    (               !          X    X    !@    "
"@    &          4    (     0    $    !          D    (            %$ .    .  "
"   8    (    !@         %    \"     $    !     0         )    \"            "
"\"! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"           #P/PX    X    !@    @    &          4    (     0    $    !        "
"  D    (            $$ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"            / _#@   #@    &    \"     0         !0    @    "
"!    !P    $         $     <   !H86UM:6YG  X    X    !@    @    &          4 "
"   (     0    $    !          D    (             $ .    .     8    (    !@   "
"      %    \"     $    !     0         )    \"               #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @               X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"\\#\\"
  }
  DataRecord {
    Tag			    DataTag164
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag163
    Data		    "  %)30     .    J 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &J"
"P10,.    & 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"V    9&5F875L=',       !N<'5T             %!&0E-I>F4         0V]E9F9"
"\":717:61T: !#;V5F9E)O=6YD     %1O=&%L5&%P<P      0FET5VED=&A);@    !#;V5F9D1"
"I<W1-96T  %=I;F1O=U1Y<&4     ;75L=%]L871E;F-Y  !B<F%M7VQA=&5N8WD  &Y?:6YP=71S"
"        9G=I9'1H              X    H    !@    @    !          4    (         "
"      !          X    X    !@    @    &          4    (     0    $    !      "
"    D    (               .    .     8    (    !@         %    \"     $    !  "
"   0         )    \"            !1 #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @            @0 X    P    !@    @    $         "
" 4    (     0    $    !         !   0 Q    #@   #@    &    \"     8         !"
"0    @    !     0    $         \"0    @            00 X    X    !@    @    & "
"         4    (     0    $    !          D    (            ($ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _#@   "
"#@    &    \"     0         !0    @    !    !P    $         $     <   !H86UM:"
"6YG  X    X    !@    @    &          4    (     0    $    !          D    (  "
"           $ .    .     8    (    !@         %    \"     $    !     0        "
" )    \"             ! #@   #@    &    \"     8         !0    @    !     0   "
" $         \"0    @               X    X    !@    @    &          4    (     "
"0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag162
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $U"
"]7P,.    F (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    ;75L=%]L871E;F-Y  !Q=6%N=&EZ8"
"71I;VX   X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" $$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"           \"! #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @            R0 X    X    !@    @    &          4    (     0    $  "
"  !          D    (            ($ .    .     8    (    !@         %    \"    "
" $    !     0         )    \"            / _#@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @             0 X    X    !@    @    $"
"          4    (     0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag161
    Data		    "  %)30     .    & 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *V"
"\"R@4.    B ,   8    (     @         %    \"     $    !     0         %  0 #@"
"    $   \":    9&5F875L=',       !01D)3:7IE         $-O969F0FET5VED=&@ 5&]T86"
"Q487!S      !#;V5F9D1I<W1-96T  $-O969F4F]U;F0     5VEN9&]W5'EP90    !B<F%M7VQ"
"A=&5N8WD  &Y?:6YP=71S        ;G!U=             !F=VED=&@                   X "
"   H    !@    @    !          4    (               !          X    X    !@   "
" @    &          4    (     0    $    !          D    (            %$ .    . "
"    8    (    !@         %    \"     $    !     0         )    \"            "
"\"! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"            00 X    X    !@    @    &          4    (     0    $    !        "
"  D    (            \\#\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"            / _#@   #@    &    \"     0         !0    @  "
"  !    !P    $         $     <   !H86UM:6YG  X    X    !@    @    &          "
"4    (     0    $    !          D    (             $ .    .     8    (    !@ "
"        %    \"     $    !     0         )    \"               #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @               X  "
"  X    !@    @    &          4    (     0    $    !          D    (          "
"  \\#\\"
  }
  DataRecord {
    Tag			    DataTag160
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag159
    Data		    "  %)30     .    J 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &J"
"P10,.    & 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"V    9&5F875L=',       !N<'5T             %!&0E-I>F4         0V]E9F9"
"\":717:61T: !#;V5F9E)O=6YD     %1O=&%L5&%P<P      0FET5VED=&A);@    !#;V5F9D1"
"I<W1-96T  %=I;F1O=U1Y<&4     ;75L=%]L871E;F-Y  !B<F%M7VQA=&5N8WD  &Y?:6YP=71S"
"        9G=I9'1H              X    H    !@    @    !          4    (         "
"      !          X    X    !@    @    &          4    (     0    $    !      "
"    D    (               .    .     8    (    !@         %    \"     $    !  "
"   0         )    \"            !1 #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @            @0 X    P    !@    @    $         "
" 4    (     0    $    !         !   0 Q    #@   #@    &    \"     8         !"
"0    @    !     0    $         \"0    @            00 X    X    !@    @    & "
"         4    (     0    $    !          D    (            ($ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _#@   "
"#@    &    \"     0         !0    @    !    !P    $         $     <   !H86UM:"
"6YG  X    X    !@    @    &          4    (     0    $    !          D    (  "
"           $ .    .     8    (    !@         %    \"     $    !     0        "
" )    \"             ! #@   #@    &    \"     8         !0    @    !     0   "
" $         \"0    @               X    X    !@    @    &          4    (     "
"0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag158
    Data		    "  %)30     .    4 4   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #R"
"<H@ .    P 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   #2    9&5F875L=',       !01D)3:7IE         %1O=&%L5&%P<P      5VEN9&]W"
"5'EP90    !N7VEN<'5T<P       $UA:V5\":7!L97@     0FET5VED=&A);@    !\":717:61"
"T:$]U=    $-O969F0FET5VED=&@ 0V]E9F9$:7-T365M  !A9&1?;&%T96YC>0   &UU;'1?;&%T"
"96YC>0  8G)A;5]L871E;F-Y  !Q=6%N=&EZ871I;VX  &9W:61T:                   #@   "
"\"@    &    \"     $         !0    @               $         #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            40 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"$$ .    .     8    (    !          %    \"     $    '     0         0    !P  "
" &AA;6UI;F< #@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @               X    X    !@    @    &          4    (     0    $    !"
"          D    (            \\#\\.    .     8    (    !@         %    \"     "
"$    !     0         )    \"            \"! #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @            R0 X    X    !@    @    &"
"          4    (     0    $    !          D    (            ($ .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"            / _#@  "
" #@    &    \"     8         !0    @    !     0    $         \"0    @        "
"   #P/PX    X    !@    @    &          4    (     0    $    !          D    ("
"             $ .    .     8    (    !@         %    \"     $    !     0      "
"   )    \"             ! #@   #@    &    \"     0         !0    @    !    \" "
"    $         $     @   !4<G5N8V%T90X    X    !@    @    &          4    (   "
"  0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag157
    Data		    "  %)30     .    R ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )>"
"KR0$.    . ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \",    9&5F875L=',       !01D)3:7IE         $-O969F0FET5VED=&@ 5&]T86Q"
"487!S      !#;V5F9D1I<W1-96T  %=I;F1O=U1Y<&4     8G)A;5]L871E;F-Y  !N7VEN<'5T"
"<P       &YP=70             9G=I9'1H                #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X    X    !@    @    &   "
"       4    (     0    $    !          D    (            ($ .    .     8    ("
"    !@         %    \"     $    !     0         )    \"            !! #@   #@"
"    &    \"     8         !0    @    !     0    $         \"0    @           "
"#P/PX    X    !@    @    $          4    (     0    <    !         !     '   "
" :&%M;6EN9P .    .     8    (    !@         %    \"     $    !     0         "
")    \"             ! #@   #@    &    \"     8         !0    @    !     0    "
"$         \"0    @               X    X    !@    @    &          4    (     0"
"    $    !          D    (               .    .     8    (    !@         %   "
" \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag156
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag155
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 3C3; @"
  }
  DataRecord {
    Tag			    DataTag154
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag153
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag152
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =LR5!0"
  }
  DataRecord {
    Tag			    DataTag151
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =LR5!0"
  }
  DataRecord {
    Tag			    DataTag150
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 A0%T @"
  }
  DataRecord {
    Tag			    DataTag149
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag148
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [388!0"
  }
  DataRecord {
    Tag			    DataTag147
    Data		    "  %)30     .    & 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \""
"NHXP,.    B ,   8    (     @         %    \"     $    !     0         %  0 #@"
"    $   \":    9&5F875L=',       !01D)3:7IE         $-O969F0FET5VED=&@ 0V]E9F"
"92;W5N9     !4;W1A;%1A<',      $-O969F1&ES=$UE;0  5VEN9&]W5'EP90    !B<F%M7VQ"
"A=&5N8WD  &Y?:6YP=71S        ;G!U=             !F=VED=&@                   X "
"   H    !@    @    !          4    (               !          X    X    !@   "
" @    &          4    (     0    $    !          D    (            ($ .    . "
"    8    (    !@         %    \"     $    !     0         )    \"            "
"\"! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"               X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"            / _#@   #@    &    \"     0         !0    @    "
"!    !P    $         $     <   !H86UM:6YG  X    X    !@    @    &          4 "
"   (     0    $    !          D    (             $ .    .     8    (    !@   "
"      %    \"     $    !     0         )    \"             ! #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @               X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"\\#\\"
  }
  DataRecord {
    Tag			    DataTag146
    Data		    "  %)30     .    8 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %%"
";^P,.    T ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"H    9&5F875L=',       !N<'5T             %!&0E-I>F4         0V]E9F9"
"\":717:61T: !4;W1A;%1A<',      $)I=%=I9'1H26X     0V]E9F9$:7-T365M  !7:6YD;W="
"4>7!E     &UU;'1?;&%T96YC>0  8G)A;5]L871E;F-Y  !N7VEN<'5T<P       &9W:61T:   "
"        #@   \"@    &    \"     $         !0    @               $         #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"        X    X    !@    @    &          4    (     0    $    !          D    "
"(            ($ .    .     8    (    !@         %    \"     $    !     0     "
"    )    \"            \"! #@   #@    &    \"     8         !0    @    !     "
"0    $         \"0    @             0 X    X    !@    @    &          4    ( "
"    0    $    !          D    (            ($ .    .     8    (    !@        "
" %    \"     $    !     0         )    \"            / _#@   #@    &    \"   "
"  0         !0    @    !    !P    $         $     <   !H86UM:6YG  X    X    !"
"@    @    &          4    (     0    $    !          D    (             $ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! #@   #@    &    \"     8         !0    @    !     0    $         \"0  "
"  @             0 X    X    !@    @    &          4    (     0    $    !     "
"     D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag145
    Data		    "  %)30     .    R ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #0"
"N\\P$.    . ,   8    (     @         %    \"     $    !     0         %  0 #@"
"    $   \",    9&5F875L=',       !01D)3:7IE         $-O969F0FET5VED=&@ 5&]T86"
"Q487!S      !#;V5F9D1I<W1-96T  %=I;F1O=U1Y<&4     8G)A;5]L871E;F-Y  !N7VEN<'5"
"T<P       &YP=70             9G=I9'1H                #@   \"@    &    \"     "
"$         !0    @               $         #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @            F0 X    X    !@    @    &  "
"        4    (     0    $    !          D    (            ($ .    .     8    "
"(    !@         %    \"     $    !     0         )    \"            !! #@   #"
"@    &    \"     8         !0    @    !     0    $         \"0    @          "
" #P/PX    X    !@    @    $          4    (     0    <    !         !     '  "
"  :&%M;6EN9P .    .     8    (    !@         %    \"     $    !     0        "
" )    \"             ! #@   #@    &    \"     8         !0    @    !     0   "
" $         \"0    @               X    X    !@    @    &          4    (     "
"0    $    !          D    (               .    .     8    (    !@         %  "
"  \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag144
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag143
    Data		    "  %)30     .    8 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *5"
"ON0 .    T ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"H    9&5F875L=',       !N<'5T             %!&0E-I>F4         0V]E9F9"
"\":717:61T: !4;W1A;%1A<',      $)I=%=I9'1H26X     0V]E9F9$:7-T365M  !7:6YD;W="
"4>7!E     &UU;'1?;&%T96YC>0  8G)A;5]L871E;F-Y  !N7VEN<'5T<P       &9W:61T:   "
"        #@   \"@    &    \"     $         !0    @               $         #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"        X    X    !@    @    &          4    (     0    $    !          D    "
"(            )D .    .     8    (    !@         %    \"     $    !     0     "
"    )    \"            \"! #@   #@    &    \"     8         !0    @    !     "
"0    $         \"0    @            00 X    X    !@    @    &          4    ( "
"    0    $    !          D    (            ($ .    .     8    (    !@        "
" %    \"     $    !     0         )    \"            / _#@   #@    &    \"   "
"  0         !0    @    !    !P    $         $     <   !H86UM:6YG  X    X    !"
"@    @    &          4    (     0    $    !          D    (             $ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! #@   #@    &    \"     8         !0    @    !     0    $         \"0  "
"  @               X    X    !@    @    &          4    (     0    $    !     "
"     D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag142
    Data		    "  %)30     .    . (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ '^"
";]@ .    J $   8    (     @         %    \"     $    !     0         %  0 #  "
"   $    \\    9&5F875L=',     ;G5M7W-L:6-E    <VQI8V5?=VED=&@ 8FEN7W!T       "
" 87)I=&A?='EP90        X    H    !@    @    !          4    (               !"
"          X    X    !@    @    &          4    (     0    $    !          D  "
"  (             $ .    .     8    (    !@         %    \"     $    !     0   "
"      )    \"            #) #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @            Q0 X    X    !@    @    &          4    ("
"     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag141
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag140
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag139
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -_"
"+\\@$.    P     8    (     @         %    \"     $    !     0         %  0 \""
"@    $    4    9&5F875L=',  &YU;5]S;&EC90      #@   \"@    &    \"     $     "
"    !0    @               $         #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @            00 "
  }
  DataRecord {
    Tag			    DataTag138
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag137
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag136
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag135
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag134
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag133
    Data		    "  %)30     .    $ $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,B"
"?\"@8.    @     8    (     @         %    \"     $    !     0         %  0 !P"
"    $    '    ;E]B:71S   .    .     8    (    !@         %    \"     $    !  "
"   0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag132
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ '/"
"N# 4.    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (             $ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"    / _"
  }
  DataRecord {
    Tag			    DataTag131
    Data		    "  %)30     .    . (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \""
";A#  .    J $   8    (     @         %    \"     $    !     0         %  0 # "
"    $    \\    9&5F875L=',     ;G5M7W-L:6-E    <VQI8V5?=VED=&@ 8FEN7W!T      "
"  87)I=&A?='EP90        X    H    !@    @    !          4    (               "
"!          X    X    !@    @    &          4    (     0    $    !          D "
"   (            $$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"            / _#@   #@    &    \"     8         !0    @    !   "
"  0    $         \"0    @               X    X    !@    @    &          4    "
"(     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag130
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag129
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /-"
"W?P8.    P     8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    2    9&5F875L=', ;E]I;G!U=',         #@   \"@    &    \"     $      "
"   !0    @               $         #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag128
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /-"
"W?P8.    P     8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    2    9&5F875L=', ;E]I;G!U=',         #@   \"@    &    \"     $      "
"   !0    @               $         #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag127
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag126
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag125
    Data		    "  %)30     .    X 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -+"
"_5@0.    4 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]L"
"871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    ! "
"         4    (     0    @    !          X   !     !@    @    $          4   "
" (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@    @"
"    &          4    (     0    $    !          D    (               .    0   "
"  8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&%T"
"96YC>0     .    .     8    (    !@         %    \"     $    !     0         )"
"    \"             ! #@   #@    &    \"     0         !0    @    !    \"     "
"$         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     0 "
"   $    !          D    (            \\#\\.    0     8    (    !          %  "
"  \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8   "
" (    !@         %    \"     $    !     0         )    \"               #@   "
"'     &    \"     8         !0    @    !    \"     $         \"0   $         "
"               !         $$         80        / _        \"$         40      "
"  !Q #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
"@             0 X    X    !@    @    &          4    (     0    $    !       "
"   D    (             $ .    .     8    (    !@         %    \"     $    !   "
"  0         )    \"            / _#@   #@    &    \"     8         !0    @   "
" !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag124
    Data		    "  %)30     .    \\ $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \""
"/^&@,.    8 $   8    (     @         %    \"     $    !     0         %  0 #0"
"    $    T    9&5F875L=',      $9&5%-I>F4       !N7VEN<'5T<P      8G)A;5]L871"
"E;F-Y       .    *     8    (     0         %    \"                0         "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       !! #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @           #P/PX    X    !@    @    &          4    (     0    $    !  "
"        D    (             $ "
  }
  DataRecord {
    Tag			    DataTag123
    Data		    "  %)30     .    . 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,5"
"ZX0$.    J ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X   !P    !@    @    &   "
"       4    (     0    @    !          D   !             \\#\\        B0     "
"   !1         *D         (0        \"9         '$         N0 X    X    !@    "
"@    &          4    (     0    $    !          D    (               .    .  "
"   8    (    !@         %    \"     $    !     0         )    \"            #"
") #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
"           0 X    X    !@    @    &          4    (     0    $    !          "
"D    (            \"$ .    .     8    (    !@         %    \"     $    !     "
"0         )    \"             ! #@   #@    &    \"     8         !0    @    !"
"     0    $         \"0    @           #P/PX    X    !@    @    $          4 "
"   (     0    @    !         !     (    5')U;F-A=&4.    ,     8    (    !    "
"      %    \"     $    $     0         0  0 5W)A< "
  }
  DataRecord {
    Tag			    DataTag122
    Data		    "  %)30     .    . 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &,"
" 50<.    J ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X   !P    !@    @    &   "
"       4    (     0    @    !          D   !                        @0       "
" !!         *$          0        \"1         &$         L0 X    X    !@    @ "
"   &          4    (     0    $    !          D    (               .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            #) "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"         0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             ! #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @           #P/PX    X    !@    @    $          4   "
" (     0    @    !         !     (    5')U;F-A=&4.    ,     8    (    !      "
"    %    \"     $    $     0         0  0 5W)A< "
  }
  DataRecord {
    Tag			    DataTag121
    Data		    "  %)30     .    . 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *;"
"(! <.    J ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X   !P    !@    @    &   "
"       4    (     0    @    !          D   !                        00       "
"  !         &$        #P/P       !1         \"$         <0 X    X    !@    @ "
"   &          4    (     0    $    !          D    (               .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            #) "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"         0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             ! #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @           #P/PX    X    !@    @    $          4   "
" (     0    @    !         !     (    5')U;F-A=&4.    ,     8    (    !      "
"    %    \"     $    $     0         0  0 5W)A< "
  }
  DataRecord {
    Tag			    DataTag120
    Data		    "  %)30     .    . 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *;"
"(! <.    J ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X   !P    !@    @    &   "
"       4    (     0    @    !          D   !                        00       "
"  !         &$        #P/P       !1         \"$         <0 X    X    !@    @ "
"   &          4    (     0    $    !          D    (               .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            #) "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"         0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             ! #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @           #P/PX    X    !@    @    $          4   "
" (     0    @    !         !     (    5')U;F-A=&4.    ,     8    (    !      "
"    %    \"     $    $     0         0  0 5W)A< "
  }
  DataRecord {
    Tag			    DataTag119
    Data		    "  %)30     .    $ 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \""
",\"' (.    @ ,   8    (     @         %    \"     $    !     0         %  0 #"
"@    $   \":    9&5F875L=',       !&1E13:7IE         $)I=%=I9'1H        861D7"
"VQA=&5N8WD   !M=6QT7VQA=&5N8WD  &)R86U?;&%T96YC>0  <75A;G1I>F%T:6]N  !O=F5R9F"
"QO=P       $UA<%1A:6P         3&%R9V5R1D944VEZ90!3=&%R=%-T86=E              X"
"    H    !@    @    !          4    (               !          X    X    !@  "
"  @    &          4    (     0    $    !          D    (             $ .    ."
"     8    (    !@         %    \"     $    !     0         )    \"           "
" #) #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"             0 X    X    !@    @    &          4    (     0    $    !        "
"  D    (            \"$ .    .     8    (    !@         %    \"     $    !   "
"  0         )    \"             ! #@   #@    &    \"     0         !0    @   "
" !    \"     $         $     @   !4<G5N8V%T90X    P    !@    @    $          "
"4    (     0    0    !         !  ! !7<F%P#@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            %$ .    .     8    "
"(    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag118
    Data		    "  %)30     .    & ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /H"
".G $.    B (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"             A #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    ,     8    (    !          %    \"     $    $     0     "
"    0  0 5W)A< X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"             A #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag117
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag116
    Data		    "  %)30     .    P 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .7"
"\\[P,.    , 0   8    (     @         %    \"     $    !     0         %  0 #@"
"    $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]"
"L871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    !"
"          4    (     0    @    !          X   !     !@    @    $          4  "
"  (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@    "
"@    &          4    (     0    $    !          D    (               .    0  "
"   8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&%"
"T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
")    \"             ! #@   #@    &    \"     0         !0    @    !    \"    "
" $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     0"
"    $    !          D    (            \\#\\.    0     8    (    !          % "
"   \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"               #@  "
" %     &    \"     8         !0    @    !    !     $         \"0   \"        "
"     (0         !         \\#\\           X    X    !@    @    &          4  "
"  (     0    $    !          D    (            $$ .    .     8    (    !@    "
"     %    \"     $    !     0         )    \"             ! #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @               X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"   "
  }
  DataRecord {
    Tag			    DataTag115
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag114
    Data		    "  %)30     .    P 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  A"
"&4P(.    , 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]L"
"871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    ! "
"         4    (     0    @    !          X   !     !@    @    $          4   "
" (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@    @"
"    &          4    (     0    $    !          D    (               .    0   "
"  8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&%T"
"96YC>0     .    .     8    (    !@         %    \"     $    !     0         )"
"    \"             ! #@   #@    &    \"     0         !0    @    !    \"     "
"$         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     0 "
"   $    !          D    (            \\#\\.    0     8    (    !          %  "
"  \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8   "
" (    !@         %    \"     $    !     0         )    \"               #@   "
"%     &    \"     8         !0    @    !    !     $         \"0   \"         "
"    (0        / _         $            X    X    !@    @    &          4    ("
"     0    $    !          D    (            \\#\\.    .     8    (    !@     "
"    %    \"     $    !     0         )    \"             ! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    &          4    (     0    $    !          D    (              "
" "
  }
  DataRecord {
    Tag			    DataTag113
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag112
    Data		    "  %)30     .    P 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  @"
"D\\ <.    , 0   8    (     @         %    \"     $    !     0         %  0 #@"
"    $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]"
"L871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    !"
"          4    (     0    @    !          X   !     !@    @    $          4  "
"  (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@    "
"@    &          4    (     0    $    !          D    (               .    0  "
"   8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&%"
"T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
")    \"             ! #@   #@    &    \"     0         !0    @    !    \"    "
" $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     0"
"    $    !          D    (            \\#\\.    0     8    (    !          % "
"   \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"               #@  "
" %     &    \"     8         !0    @    !    !     $         \"0   \"        "
"                !         \\#\\        (0 X    X    !@    @    &          4  "
"  (     0    $    !          D    (            \\#\\.    .     8    (    !@  "
"       %    \"     $    !     0         )    \"             ! #@   #@    &   "
" \"     8         !0    @    !     0    $         \"0    @               X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
"    "
  }
  DataRecord {
    Tag			    DataTag111
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag110
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag109
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag108
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag107
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag106
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag105
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag104
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag103
    Data		    "  %)30     .    & ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /H"
".G $.    B (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"             A #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    ,     8    (    !          %    \"     $    $     0     "
"    0  0 5W)A< X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"             A #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag102
    Data		    "  %)30     .    : ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  R"
"$_@,.    V (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !U    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       ;E]I;G!U=',"
"      '%U86YT:7IA=&EO;@!O=F5R9FQO=P      861D7VQA=&5N8WD  &UU;'1?;&%T96YC>0!B"
"<F%M7VQA=&5N8WD     #@   \"@    &    \"     $         !0    @               $"
"         #@   #@    &    \"     8         !0    @    !     0    $         \"0"
"    @            40 X    X    !@    @    &          4    (     0    $    !   "
"       D    (            ,D .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             ! #@   #@    &    \"     0         !0    "
"@    !    \"     $         $     @   !4<G5N8V%T90X    P    !@    @    $      "
"    4    (     0    0    !         !  ! !7<F%P#@   #@    &    \"     8       "
"  !0    @    !     0    $         \"0    @             0 X    X    !@    @   "
" &          4    (     0    $    !          D    (            \"$ .    .     "
"8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag101
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /1"
"W?P8.    P     8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    2    9&5F875L=', ;E]I;G!U=',         #@   \"@    &    \"     $      "
"   !0    @               $         #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag100
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /1"
"W?P8.    P     8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    2    9&5F875L=', ;E]I;G!U=',         #@   \"@    &    \"     $      "
"   !0    @               $         #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag99
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag98
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag97
    Data		    "  %)30     .    X 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#"
"A[@<.    4 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]L"
"871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    ! "
"         4    (     0    @    !          X   !     !@    @    $          4   "
" (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@    @"
"    &          4    (     0    $    !          D    (               .    0   "
"  8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&%T"
"96YC>0     .    .     8    (    !@         %    \"     $    !     0         )"
"    \"             ! #@   #@    &    \"     0         !0    @    !    \"     "
"$         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     0 "
"   $    !          D    (            \\#\\.    0     8    (    !          %  "
"  \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8   "
" (    !@         %    \"     $    !     0         )    \"               #@   "
"'     &    \"     8         !0    @    !    \"     $         \"0   $         "
"              !!         \\#\\        40         !         &$         (0     "
"   !Q #@   #@    &    \"     8         !0    @    !     0    $         \"0   "
" @            00 X    X    !@    @    &          4    (     0    $    !      "
"    D    (             $ .    .     8    (    !@         %    \"     $    !  "
"   0         )    \"            / _#@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag96
    Data		    "  %)30     .    \\ $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  -"
"A*@<.    8 $   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $    T    9&5F875L=',      $9&5%-I>F4       !N7VEN<'5T<P      8G)A;5]L871E"
";F-Y       .    *     8    (     0         %    \"                0         ."
"    .     8    (    !@         %    \"     $    !     0         )    \"      "
"      !1 #@   #@    &    \"     8         !0    @    !     0    $         \"0"
"    @             0 X    X    !@    @    &          4    (     0    $    !   "
"       D    (             $ "
  }
  DataRecord {
    Tag			    DataTag95
    Data		    "  %)30     .    & 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !?"
"(/04.    B ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X   !0    !@    @    &   "
"       4    (     0    0    !          D    @                      #P/P      "
"  !         \"$ .    .     8    (    !@         %    \"     $    !     0     "
"    )    \"             ! #@   #@    &    \"     8         !0    @    !     0"
"    $         \"0    @            R0 X    X    !@    @    &          4    (  "
"   0    $    !          D    (            \"$ .    .     8    (    !@        "
" %    \"     $    !     0         )    \"             ! #@   #@    &    \"   "
"  8         !0    @    !     0    $         \"0    @             0 X    X    "
"!@    @    &          4    (     0    $    !          D    (               . "
"   .     8    (    !          %    \"     $    (     0         0    \"    %1R"
"=6YC871E#@   #     &    \"     0         !0    @    !    !     $         $  $"
" %=R87 "
  }
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    2 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )K"
"8H0,.    N ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"<    9&5F875L=',      $9&5%-I>F4       !&1E13=&%G90      0FET5VED=&@"
"      '5S95]B<F%M      !#;V5F9D)R86T     36%X0V]E9F9.=6T  '%U86YT:7IA=&EO;@!O"
"=F5R9FQO=P      861D7VQA=&5N8WD  &UU;'1?;&%T96YC>0!B<F%M7VQA=&5N8WD       X  "
"  H    !@    @    !          4    (               !          X    X    !@    "
"@    &          4    (     0    $    !          D    (            %$ .    .  "
"   8    (    !@         %    \"     $    !     0         )    \"             "
"A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
"          R0 X    X    !@    @    &          4    (     0    $    !          "
"D    (               .    ,     8    (    !          %    \"     $    !     0"
"         0  $ ,     X    X    !@    @    &          4    (     0    $    !   "
"       D    (            *$ .    .     8    (    !          %    \"     $    "
"(     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    "
"@    !    !     $         $  $ %=R87 .    .     8    (    !@         %    \" "
"    $    !     0         )    \"             A #@   #@    &    \"     8      "
"   !0    @    !     0    $         \"0    @             0 X    X    !@    @  "
"  &          4    (     0    $    !          D    (             $ "
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    . 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *;"
"(! <.    J ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X   !P    !@    @    &   "
"       4    (     0    @    !          D   !                        00       "
"  !         &$        #P/P       !1         \"$         <0 X    X    !@    @ "
"   &          4    (     0    $    !          D    (               .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            #) "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"         0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             ! #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @           #P/PX    X    !@    @    $          4   "
" (     0    @    !         !     (    5')U;F-A=&4.    ,     8    (    !      "
"    %    \"     $    $     0         0  0 5W)A< "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    . 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *;"
"(! <.    J ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X   !P    !@    @    &   "
"       4    (     0    @    !          D   !                        00       "
"  !         &$        #P/P       !1         \"$         <0 X    X    !@    @ "
"   &          4    (     0    $    !          D    (               .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            #) "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"         0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             ! #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @           #P/PX    X    !@    @    $          4   "
" (     0    @    !         !     (    5')U;F-A=&4.    ,     8    (    !      "
"    %    \"     $    $     0         0  0 5W)A< "
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    . 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +9"
"4=08.    J ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X   !P    !@    @    &   "
"       4    (     0    @    !          D   !                         0       "
" / _        \"$                    !         \\#\\        (0 X    X    !@    "
"@    &          4    (     0    $    !          D    (               .    .  "
"   8    (    !@         %    \"     $    !     0         )    \"            #"
") #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
"           0 X    X    !@    @    &          4    (     0    $    !          "
"D    (            \"$ .    .     8    (    !@         %    \"     $    !     "
"0         )    \"             ! #@   #@    &    \"     8         !0    @    !"
"     0    $         \"0    @           #P/PX    X    !@    @    $          4 "
"   (     0    @    !         !     (    5')U;F-A=&4.    ,     8    (    !    "
"      %    \"     $    $     0         0  0 5W)A< "
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    . 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +9"
"4=08.    J ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            40 X   !P    !@    @    &   "
"       4    (     0    @    !          D   !                         0       "
" / _        \"$                    !         \\#\\        (0 X    X    !@    "
"@    &          4    (     0    $    !          D    (               .    .  "
"   8    (    !@         %    \"     $    !     0         )    \"            #"
") #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
"           0 X    X    !@    @    &          4    (     0    $    !          "
"D    (            \"$ .    .     8    (    !@         %    \"     $    !     "
"0         )    \"             ! #@   #@    &    \"     8         !0    @    !"
"     0    $         \"0    @           #P/PX    X    !@    @    $          4 "
"   (     0    @    !         !     (    5')U;F-A=&4.    ,     8    (    !    "
"      %    \"     $    $     0         0  0 5W)A< "
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    \" 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $M"
"1WP8.    > ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \":    9&5F875L=',       !&1E13:7IE         $)I=%=I9'1H        861D7VQ"
"A=&5N8WD   !M=6QT7VQA=&5N8WD  &)R86U?;&%T96YC>0  <75A;G1I>F%T:6]N  !O=F5R9FQO"
"=P       $UA<%1A:6P         3&%R9V5R1D944VEZ90!3=&%R=%-T86=E              X  "
"  H    !@    @    !          4    (               !          X    X    !@    "
"@    &          4    (     0    $    !          D    (             $ .    .  "
"   8    (    !@         %    \"     $    !     0         )    \"            #"
") #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
"           0 X    X    !@    @    &          4    (     0    $    !          "
"D    (            \"$ .    .     8    (    !@         %    \"     $    !     "
"0         )    \"             ! #@   #@    &    \"     0         !0    @    !"
"    \"     $         $     @   !4<G5N8V%T90X    P    !@    @    $          4 "
"   (     0    0    !         !  ! !7<F%P#@   #     &    \"     8         !0  "
"  @               $         \"0         .    .     8    (    !@         %    "
"\"     $    !     0         )    \"            !1 #@   #@    &    \"     8   "
"      !0    @    !     0    $         \"0    @            (0 "
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    & ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /M"
"D%0(.    B (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"            !! #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    ,     8    (    !          %    \"     $    $     0     "
"    0  0 5W)A< X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"             A #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    X 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,"
"\\@S0<.    4 0   8    (     @         %    \"     $    !     0         %  0 #"
"@    $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5"
"]L871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    "
"!          4    (     0    @    !          X   !     !@    @    $          4 "
"   (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@   "
" @    &          4    (     0    $    !          D    (               .    0 "
"    8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&"
"%T96YC>0     .    .     8    (    !@         %    \"     $    !     0        "
" )    \"             ! #@   #@    &    \"     0         !0    @    !    \"   "
"  $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     "
"0    $    !          D    (            \\#\\.    0     8    (    !          %"
"    \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"               #@ "
"  '     &    \"     8         !0    @    !    \"     $         \"0   $       "
"      <0        !A         %$         00         A          $        #P/P    "
"      #@   #@    &    \"     8         !0    @    !     0    $         \"0   "
" @            00 X    X    !@    @    &          4    (     0    $    !      "
"    D    (             $ .    .     8    (    !@         %    \"     $    !  "
"   0         )    \"               #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    X 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +*"
"!'00.    4 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]L"
"871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    ! "
"         4    (     0    @    !          X   !     !@    @    $          4   "
" (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@    @"
"    &          4    (     0    $    !          D    (               .    0   "
"  8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&%T"
"96YC>0     .    .     8    (    !@         %    \"     $    !     0         )"
"    \"             ! #@   #@    &    \"     0         !0    @    !    \"     "
"$         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     0 "
"   $    !          D    (            \\#\\.    0     8    (    !          %  "
"  \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8   "
" (    !@         %    \"     $    !     0         )    \"               #@   "
"'     &    \"     8         !0    @    !    \"     $         \"0   $         "
"    <0         A         %$        #P/P       !A          $         00       "
"    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"           #P/PX    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"               #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    X 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +*"
"U6  .    4 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]L"
"871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    ! "
"         4    (     0    @    !          X   !     !@    @    $          4   "
" (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@    @"
"    &          4    (     0    $    !          D    (               .    0   "
"  8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&%T"
"96YC>0     .    .     8    (    !@         %    \"     $    !     0         )"
"    \"             ! #@   #@    &    \"     0         !0    @    !    \"     "
"$         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     0 "
"   $    !          D    (            \\#\\.    0     8    (    !          %  "
"  \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8   "
" (    !@         %    \"     $    !     0         )    \"               #@   "
"'     &    \"     8         !0    @    !    \"     $         \"0   $         "
"              !!          $         80        / _        %$         (0       "
" !Q #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"           #P/PX    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"               #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    & ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /M"
"D%0(.    B (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"            !! #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    ,     8    (    !          %    \"     $    $     0     "
"    0  0 5W)A< X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"             A #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    ( ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *#"
"Y-P4.    D (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"            !! #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    .     8    (    !          %    \"     $    (     0     "
"    0    \"    %-A='5R871E#@   #@    &    \"     8         !0    @    !     0"
"    $         \"0    @             0 X    X    !@    @    &          4    (  "
"   0    $    !          D    (            \"$ .    .     8    (    !@        "
" %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LH$=! "
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LK58  "
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    ( ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *#"
"Y-P4.    D (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"            !! #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    .     8    (    !          %    \"     $    (     0     "
"    0    \"    %-A='5R871E#@   #@    &    \"     8         !0    @    !     0"
"    $         \"0    @             0 X    X    !@    @    &          4    (  "
"   0    $    !          D    (            \"$ .    .     8    (    !@        "
" %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    X 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +*"
"!<0<.    4 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]L"
"871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    ! "
"         4    (     0    @    !          X   !     !@    @    $          4   "
" (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@    @"
"    &          4    (     0    $    !          D    (               .    0   "
"  8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&%T"
"96YC>0     .    .     8    (    !@         %    \"     $    !     0         )"
"    \"             ! #@   #@    &    \"     0         !0    @    !    \"     "
"$         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     0 "
"   $    !          D    (            \\#\\.    0     8    (    !          %  "
"  \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8   "
" (    !@         %    \"     $    !     0         )    \"               #@   "
"'     &    \"     8         !0    @    !    \"     $         \"0   $         "
"    00        !A         %$         <0                    $        #P/P      "
"  A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"           #P/PX    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"               #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    $ (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !4"
"<W@(.    @ $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;6%P        ;&%T96YC>0         .    *     8    (   "
"  0         %    \"                0         .    L     8    (    !@         "
"%    \"     $    0     0         )    @                       ($         00  "
"      \"A          $         D0        !A         +$        #P/P       \")   "
"      %$         J0         A         )D         <0        \"Y #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    X 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +)"
"Q@ 0.    4 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !4    9&5F875L=',       !M87               &Y?:6YP=71S        8G)A;5]L"
"871E;F-Y  !M87!?;&%T96YC>0   &1O=6)L95]B=69F97(       X   !  @  !@    @    ! "
"         4    (     0    @    !          X   !     !@    @    $          4   "
" (     0    L    !         !     +    ;6%P7VQA=&5N8WD       X    X    !@    @"
"    &          4    (     0    $    !          D    (               .    0   "
"  8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&%T"
"96YC>0     .    .     8    (    !@         %    \"     $    !     0         )"
"    \"             ! #@   #@    &    \"     0         !0    @    !    \"     "
"$         $     @   !N7VEN<'5T<PX    X    !@    @    &          4    (     0 "
"   $    !          D    (            \\#\\.    0     8    (    !          %  "
"  \"     $    -     0         0    #0   &1O=6)L95]B=69F97(    .    .     8   "
" (    !@         %    \"     $    !     0         )    \"               #@   "
"'     &    \"     8         !0    @    !    \"     $         \"0   $         "
"               !         \\#\\        (0        !!         &$         40     "
"   !Q #@   #@    &    \"     8         !0    @    !     0    $         \"0   "
" @           #P/PX    X    !@    @    &          4    (     0    $    !      "
"    D    (             $ .    .     8    (    !@         %    \"     $    !  "
"   0         )    \"               #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    & ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /H"
".G $.    B (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"             A #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    ,     8    (    !          %    \"     $    $     0     "
"    0  0 5W)A< X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"             A #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    & ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /H"
".G $.    B (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"             A #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    ,     8    (    !          %    \"     $    $     0     "
"    0  0 5W)A< X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"             A #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    \\ $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  -"
"A*@<.    8 $   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $    T    9&5F875L=',      $9&5%-I>F4       !N7VEN<'5T<P      8G)A;5]L871E"
";F-Y       .    *     8    (     0         %    \"                0         ."
"    .     8    (    !@         %    \"     $    !     0         )    \"      "
"      !1 #@   #@    &    \"     8         !0    @    !     0    $         \"0"
"    @             0 X    X    !@    @    &          4    (     0    $    !   "
"       D    (             $ "
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    $ 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \""
",\"' (.    @ ,   8    (     @         %    \"     $    !     0         %  0 #"
"@    $   \":    9&5F875L=',       !&1E13:7IE         $)I=%=I9'1H        861D7"
"VQA=&5N8WD   !M=6QT7VQA=&5N8WD  &)R86U?;&%T96YC>0  <75A;G1I>F%T:6]N  !O=F5R9F"
"QO=P       $UA<%1A:6P         3&%R9V5R1D944VEZ90!3=&%R=%-T86=E              X"
"    H    !@    @    !          4    (               !          X    X    !@  "
"  @    &          4    (     0    $    !          D    (             $ .    ."
"     8    (    !@         %    \"     $    !     0         )    \"           "
" #) #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"             0 X    X    !@    @    &          4    (     0    $    !        "
"  D    (            \"$ .    .     8    (    !@         %    \"     $    !   "
"  0         )    \"             ! #@   #@    &    \"     0         !0    @   "
" !    \"     $         $     @   !4<G5N8V%T90X    P    !@    @    $          "
"4    (     0    0    !         !  ! !7<F%P#@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            %$ .    .     8    "
"(    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    & ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /H"
".G $.    B (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"             A #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    ,     8    (    !          %    \"     $    $     0     "
"    0  0 5W)A< X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"             A #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    & ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /H"
".G $.    B (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"             A #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    ,     8    (    !          %    \"     $    $     0     "
"    0  0 5W)A< X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"             A #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    : ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  R"
"$_@,.    V (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !U    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       ;E]I;G!U=',"
"      '%U86YT:7IA=&EO;@!O=F5R9FQO=P      861D7VQA=&5N8WD  &UU;'1?;&%T96YC>0!B"
"<F%M7VQA=&5N8WD     #@   \"@    &    \"     $         !0    @               $"
"         #@   #@    &    \"     8         !0    @    !     0    $         \"0"
"    @            40 X    X    !@    @    &          4    (     0    $    !   "
"       D    (            ,D .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             ! #@   #@    &    \"     0         !0    "
"@    !    \"     $         $     @   !4<G5N8V%T90X    P    !@    @    $      "
"    4    (     0    0    !         !  ! !7<F%P#@   #@    &    \"     8       "
"  !0    @    !     0    $         \"0    @             0 X    X    !@    @   "
" &          4    (     0    $    !          D    (            \"$ .    .     "
"8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    & 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %,"
"M#0<.    B ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"/    9&5F875L=',      $9&5%-I>F4       !#;V5F9G,         4W1E<%!E<FE"
"O9    $)I=%=I9'1H      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0!U"
"<V5?8G)A;0      <75A;G1I>F%T:6]N &]V97)F;&]W        #@   \"@    &    \"     $"
"         !0    @               $         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            80 X   !0    !@    @    &   "
"       4    (     0    0    !          D    @                      #P/P      "
"  !         \"$ .    .     8    (    !@         %    \"     $    !     0     "
"    )    \"            !! #@   #@    &    \"     8         !0    @    !     0"
"    $         \"0    @            R0 X    X    !@    @    &          4    (  "
"   0    $    !          D    (            $$ .    .     8    (    !@         "
"%    \"     $    !     0         )    \"            !1 #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @            80 X    X    !"
"@    @    &          4    (     0    $    !          D    (            \\#\\."
"    .     8    (    !          %    \"     $    (     0         0    \"    %1"
"R=6YC871E#@   #     &    \"     0         !0    @    !    !     $         $  "
"$ %=R87 "
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    2 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #X"
"@% ,.    N ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"<    9&5F875L=',      $9&5%-I>F4       !&1E13=&%G90      0FET5VED=&@"
"      '5S95]B<F%M      !#;V5F9D)R86T     36%X0V]E9F9.=6T  '%U86YT:7IA=&EO;@!O"
"=F5R9FQO=P      861D7VQA=&5N8WD  &UU;'1?;&%T96YC>0!B<F%M7VQA=&5N8WD       X  "
"  H    !@    @    !          4    (               !          X    X    !@    "
"@    &          4    (     0    $    !          D    (            \"$ .    . "
"    8    (    !@         %    \"     $    !     0         )    \"            "
" A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
"           R0 X    X    !@    @    &          4    (     0    $    !         "
" D    (               .    ,     8    (    !          %    \"     $    !     "
"0         0  $ ,     X    X    !@    @    &          4    (     0    $    !  "
"        D    (            ,$ .    .     8    (    !          %    \"     $   "
" (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0   "
" @    !    !     $         $  $ %=R87 .    .     8    (    !@         %    \""
"     $    !     0         )    \"             ! #@   #@    &    \"     8     "
"    !0    @    !     0    $         \"0    @            (0 X    X    !@    @ "
"   &          4    (     0    $    !          D    (             $ "
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    2 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #T"
".FP<.    N ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   \"<    9&5F875L=',      $9&5%-I>F4       !&1E13=&%G90      0FET5VED=&@"
"      '5S95]B<F%M      !#;V5F9D)R86T     36%X0V]E9F9.=6T  '%U86YT:7IA=&EO;@!O"
"=F5R9FQO=P      861D7VQA=&5N8WD  &UU;'1?;&%T96YC>0!B<F%M7VQA=&5N8WD       X  "
"  H    !@    @    !          4    (               !          X    X    !@    "
"@    &          4    (     0    $    !          D    (            \"$ .    . "
"    8    (    !@         %    \"     $    !     0         )    \"            "
" ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
"           R0 X    X    !@    @    &          4    (     0    $    !         "
" D    (               .    ,     8    (    !          %    \"     $    !     "
"0         0  $ ,     X    X    !@    @    &          4    (     0    $    !  "
"        D    (            ,$ .    .     8    (    !          %    \"     $   "
" (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0   "
" @    !    !     $         $  $ %=R87 .    .     8    (    !@         %    \""
"     $    !     0         )    \"             ! #@   #@    &    \"     8     "
"    !0    @    !     0    $         \"0    @            (0 X    X    !@    @ "
"   &          4    (     0    $    !          D    (             $ "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    2 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #S"
"\\(00.    N ,   8    (     @         %    \"     $    !     0         %  0 #0"
"    $   \"<    9&5F875L=',      $9&5%-I>F4       !&1E13=&%G90      0FET5VED=&"
"@      '5S95]B<F%M      !#;V5F9D)R86T     36%X0V]E9F9.=6T  '%U86YT:7IA=&EO;@!"
"O=F5R9FQO=P      861D7VQA=&5N8WD  &UU;'1?;&%T96YC>0!B<F%M7VQA=&5N8WD       X "
"   H    !@    @    !          4    (               !          X    X    !@   "
" @    &          4    (     0    $    !          D    (            \"$ .    ."
"     8    (    !@         %    \"     $    !     0         )    \"           "
" / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"            R0 X    X    !@    @    &          4    (     0    $    !        "
"  D    (               .    ,     8    (    !          %    \"     $    !    "
" 0         0  $ ,     X    X    !@    @    &          4    (     0    $    ! "
"         D    (            ,$ .    .     8    (    !          %    \"     $  "
"  (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0  "
"  @    !    !     $         $  $ %=R87 .    .     8    (    !@         %    "
"\"     $    !     0         )    \"             ! #@   #@    &    \"     8   "
"      !0    @    !     0    $         \"0    @            (0 X    X    !@    "
"@    &          4    (     0    $    !          D    (             $ "
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    & ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /H"
".G $.    B (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !H    9&5F875L=',      $9&5%-I>F4       !\":717:61T:       <75A;G1I>F%"
"T:6]N &]V97)F;&]W      !A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y &)R86U?;&%T96YC>0 ."
"    *     8    (     0         %    \"                0         .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"             A #@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"     R0 X    X    !@    @    $          4    (     0    @    !         !     "
"(    5')U;F-A=&4.    ,     8    (    !          %    \"     $    $     0     "
"    0  0 5W)A< X    X    !@    @    &          4    (     0    $    !        "
"  D    (             $ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"             A #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    \\ ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *-"
"Z=@8.    8 ,   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    V    9&5F875L=', 9G)E<5]D:78 9G)E<0      ;G5M7VQO    ;E]B:71S    ;&%"
"T96YC>0     .    J $   8    (     0         %    \"     $    &     0         "
".    .     8    (    !          %    \"     $    &     0         0    !@   &Y"
"U;5]L;P  #@   #@    &    \"     8         !0    @    !     0    $         \"0"
"    @           #P/PX    X    !@    @    $          4    (     0    8    !   "
"      !     &    ;E]B:71S   .    .     8    (    !@         %    \"     $    "
"!     0         )    \"            \"! #@   #@    &    \"     0         !0   "
" @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &      "
"    4    (     0    $    !          D    (             $ .    .     8    (   "
" !@         %    \"     $    !     0         )    \"            #! #@   #@   "
" &    \"     8         !0    @    !     0    $         \"0    @           #P/"
"PX    X    !@    @    &          4    (     0    $    !          D    (      "
"      $$ .    .     8    (    !@         %    \"     $    !     0         )  "
"  \"            \"! #@   #@    &    \"     8         !0    @    !     0    $ "
"        \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    : 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %]"
"!M 4.    V ,   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !;    9&5F875L=',      &9R97%?9&EV      !F<F5Q            ;G-T<F5A;7, "
"     &Y?8FET<P        !B<F%M7VQA=&5N8WD ;75L=%]L871E;F-Y        #@   +@!   & "
"   \"     $         !0    @    !    !@    $         #@   #@    &    \"     0 "
"        !0    @    !    !@    $         $     8   !N7V)I=',   X    X    !@   "
" @    &          4    (     0    $    !          D    (            ($ .    0 "
"    8    (    !          %    \"     $    ,     0         0    #    &)R86U?;&"
"%T96YC>0     .    .     8    (    !@         %    \"     $    !     0        "
" )    \"             ! #@   $     &    \"     0         !0    @    !    #    "
" $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !"
"0    @    !     0    $         \"0    @            (0 X    X    !@    @    & "
"         4    (     0    $    !          D    (            ,$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _#@   "
"#@    &    \"     8         !0    @    !     0    $         \"0    @         "
"   00 X    X    !@    @    &          4    (     0    $    !          D    ( "
"           ($ .    .     8    (    !@         %    \"     $    !     0       "
"  )    \"             ! #@   #@    &    \"     8         !0    @    !     0  "
"  $         \"0    @            (0 "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =.X,!0"
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =.X,!0"
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 /_K-!0"
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =.X,!0"
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =.X,!0"
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 OO-*!P"
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ '-"
"_R  .    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            \\#\\."
"    .     8    (    !@         %    \"     $    !     0         )    \"      "
"       ! "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ '-"
"_R  .    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            \\#\\."
"    .     8    (    !@         %    \"     $    !     0         )    \"      "
"       ! "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ';"
",E04.    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            $$ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ';"
",E04.    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            $$ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    : ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'S"
"BWP,.    V (   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !!    9&5F875L=',      &Y?:6YP=71S      !C;V5F9@          ;75L=%]L871E"
";F-Y &%D9%]L871E;F-Y            #@   #@!   &    \"     $         !0    @    !"
"    !     $         #@   $     &    \"     0         !0    @    !    \"P    $"
"         $     L   !A9&1?;&%T96YC>0      #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @             0 X   !     !@    @    $   "
"       4    (     0    P    !         !     ,    ;75L=%]L871E;F-Y      X    X"
"    !@    @    &          4    (     0    $    !          D    (            "
"\"$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"           !! #@   %     &    \"     8         !0    @    !    !     $       "
"  \"0   \"    \":F9F9F9G9/S,S,S,S,],_FIF9F9F9R3^:F9F9F9FY/PX    X    !@    @ "
"   &          4    (     0    $    !          D    (             $ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    ( 4   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *Z"
"8/@8.    D 0   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !;    9&5F875L=',      &Y?:6YP=71S      !C;V5F9@          ;E]B:71S    "
"     '%U86YT:7IA=&EO;@!A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y        #@   %@\"   &"
"    \"     $         !0    @    !    \"     $         #@   #@    &    \"     "
"0         !0    @    !    !@    $         $     8   !N7V)I=',   X    X    !@ "
"   @    &          4    (     0    $    !          D    (            ($ .    "
"0     8    (    !          %    \"     $    ,     0         0    #    '%U86YT"
":7IA=&EO;@     .    4     8    (    !          %    \"     $    =     0      "
"   0    '0   %)O=6YD(\"AU;F)I87-E9#H@179E;B!686QU97,I    #@   $     &    \"  "
"   0         !0    @    !    \"P    $         $     L   !A9&1?;&%T96YC>0     "
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"          0 X   !     !@    @    $          4    (     0    P    !         ! "
"    ,    ;75L=%]L871E;F-Y      X    X    !@    @    &          4    (     0  "
"  $    !          D    (            \"$ .    .     8    (    !@         %    "
"\"     $    !     0         )    \"            !! #@   %     &    \"     8   "
"      !0    @    !    !     $         \"0   \"    \":F9F9F9FY/YJ9F9F9F<D_,S,S"
",S,STS^:F9F9F9G9/PX    X    !@    @    &          4    (     0    $    !     "
"     D    (            ($ .    .     8    (    !          %    \"     $    ( "
"    0         0    \"    %1R=6YC871E#@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @             0 X    X    !@    @    &        "
"  4    (     0    $    !          D    (             $ "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    \\ ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !!"
";8 0.    8 ,   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    V    9&5F875L=', 9G)E<5]D:78 9G)E<0      ;G5M7VQO    ;E]B:71S    ;&%"
"T96YC>0     .    J $   8    (     0         %    \"     $    &     0         "
".    .     8    (    !          %    \"     $    &     0         0    !@   &Y"
"U;5]L;P  #@   #@    &    \"     8         !0    @    !     0    $         \"0"
"    @           #P/PX    X    !@    @    $          4    (     0    8    !   "
"      !     &    ;E]B:71S   .    .     8    (    !@         %    \"     $    "
"!     0         )    \"            \"! #@   #@    &    \"     0         !0   "
" @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &      "
"    4    (     0    $    !          D    (             $ .    .     8    (   "
" !@         %    \"     $    !     0         )    \"            !! #@   #@   "
" &    \"     8         !0    @    !     0    $         \"0    @           #P/"
"PX    X    !@    @    &          4    (     0    $    !          D    (      "
"      $$ .    .     8    (    !@         %    \"     $    !     0         )  "
"  \"            \"! #@   #@    &    \"     8         !0    @    !     0    $ "
"        \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 BQ:)  "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .      8   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (H"
"=PP<.    < 4   8    (     @         %    \"     $    !     0         %  0 #P "
"   $   !I    9&5F875L=',         ;E]I;G!U=           9F9T7VQE;@          9F9T"
"7V)I=',         =&AE=&%?8FET<P      <VEN95]C;W-?8FET<P  9F9T7V-Y8VQE7V)I=',  "
"         X   !  P  !@    @    !          4    (     0    P    !          X   "
" X    !@    @    $          4    (     0    <    !         !     '    ;E]I;G!"
"U=  .    .     8    (    !@         %    \"     $    !     0         )    \" "
"            ! #@   #@    &    \"     0         !0    @    !    !P    $       "
"  $     <   !F9G1?;&5N  X    X    !@    @    &          4    (     0    $    "
"!          D    (            D$ .    .     8    (    !          %    \"     $"
"    (     0         0    \"    &9F=%]B:71S#@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @            R0 X   !     !@    @    $  "
"        4    (     0    H    !         !     *    =&AE=&%?8FET<P        X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"+$ .    0     8    (    !          %    \"     $    -     0         0    #0  "
" '-I;F5?8V]S7V)I=',    .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"            #) #@   $     &    \"     0         !0    @    "
"!    #@    $         $     X   !F9G1?8WEC;&5?8FET<P  #@   #@    &    \"     8"
"         !0    @    !     0    $         \"0    @            Q0 X    X    !@ "
"   @    &          4    (     0    $    !          D    (             $ .    "
".     8    (    !@         %    \"     $    !     0         )    \"          "
"  )! #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
"@            R0 X    X    !@    @    &          4    (     0    $    !       "
"   D    (            +$ .    .     8    (    !@         %    \"     $    !   "
"  0         )    \"            #) #@   #@    &    \"     8         !0    @   "
" !     0    $         \"0    @            Q0 "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /1"
"W?P8.    P     8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    2    9&5F875L=', ;E]I;G!U=',         #@   \"@    &    \"     $      "
"   !0    @               $         #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    X ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %["
"F(@(.    4 ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !&    9&5F875L=',       !M87A?9&5L87D      &Y?:6YP=71S7V)I=', 8G)A;5]L"
"871E;F-Y  !B<F%M7W1Y<&4         #@   , !   &    \"     $         !0    @    !"
"    !@    $         #@   $     &    \"     0         !0    @    !    \"0    $"
"         $     D   !M87A?9&5L87D         #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @           \"00 X   !     !@    @    $  "
"        4    (     0    T    !         !     -    ;E]I;G!U='-?8FET<P    X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
" $ .    0     8    (    !          %    \"     $    ,     0         0    #   "
" &)R86U?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"            !! #@   #@    &    \"     8         !0    @    "
"!     0    $         \"0    @           \"00 X    X    !@    @    &          "
"4    (     0    $    !          D    (             $ .    .     8    (    !@ "
"        %    \"     $    !     0         )    \"            !! #@   $     &  "
"  \"     0         !0    @    !    \"0    $         $     D   !$=6%L(%!O<G0  "
"       "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    D 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,Q"
".60,.      0   8    (     @         %    \"     $    !     0         %  0 #0 "
"   $   !.    9&5F875L=',      &1E;&%Y          !N7V)I=',         8FEN7W!T    "
"     '5S95]B<F%M      !B<F%M7VQA=&5N8WD    .    , (   8    (     0         % "
"   \"     $    (     0         .    .     8    (    !          %    \"     $ "
"   &     0         0    !@   &Y?8FET<P  #@   #@    &    \"     8         !0  "
"  @    !     0    $         \"0    @            R0 X    X    !@    @    $    "
"      4    (     0    8    !         !     &    8FEN7W!T   .    .     8    ( "
"   !@         %    \"     $    !     0         )    \"            #% #@   #@ "
"   &    \"     0         !0    @    !    \"     $         $     @   !U<V5?8G)"
"A;0X    X    !@    @    &          4    (     0    $    !          D    (    "
"           .    0     8    (    !          %    \"     $    ,     0         0"
"    #    &)R86U?;&%T96YC>0     .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"             ! #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @            80 X    X    !@    @    &   "
"       4    (     0    $    !          D    (            ,D .    .     8    ("
"    !@         %    \"     $    !     0         )    \"            #% #@   #@"
"    &    \"     8         !0    @    !     0    $         \"0    @           "
"#P/PX    X    !@    @    &          4    (     0    $    !          D    (   "
"          $ "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 BL&:  "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"=U*!P"
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >Q$5! "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 *=16  "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 BL&:  "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 *O^X!0"
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >Q$5! "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 -89> 0"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 J^,(!P"
  }
}
