
MCU_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094d4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  080095e8  080095e8  000195e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b80  08009b80  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  08009b80  08009b80  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009b80  08009b80  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b80  08009b80  00019b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b84  08009b84  00019b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  08009b88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021d4  200001fc  08009d84  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200023d0  08009d84  000223d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ba16  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ce3  00000000  00000000  0002bc7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b18  00000000  00000000  0002d968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008a9  00000000  00000000  0002e480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017fd5  00000000  00000000  0002ed29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d651  00000000  00000000  00046cfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086e62  00000000  00000000  0005434f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004228  00000000  00000000  000db1b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000df3dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	080095cc 	.word	0x080095cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	080095cc 	.word	0x080095cc

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2lz>:
 8000adc:	b538      	push	{r3, r4, r5, lr}
 8000ade:	4605      	mov	r5, r0
 8000ae0:	460c      	mov	r4, r1
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	4628      	mov	r0, r5
 8000ae8:	4621      	mov	r1, r4
 8000aea:	f7ff ff71 	bl	80009d0 <__aeabi_dcmplt>
 8000aee:	b928      	cbnz	r0, 8000afc <__aeabi_d2lz+0x20>
 8000af0:	4628      	mov	r0, r5
 8000af2:	4621      	mov	r1, r4
 8000af4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000af8:	f000 b80a 	b.w	8000b10 <__aeabi_d2ulz>
 8000afc:	4628      	mov	r0, r5
 8000afe:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b02:	f000 f805 	bl	8000b10 <__aeabi_d2ulz>
 8000b06:	4240      	negs	r0, r0
 8000b08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0c:	bd38      	pop	{r3, r4, r5, pc}
 8000b0e:	bf00      	nop

08000b10 <__aeabi_d2ulz>:
 8000b10:	b5d0      	push	{r4, r6, r7, lr}
 8000b12:	2200      	movs	r2, #0
 8000b14:	4b0b      	ldr	r3, [pc, #44]	; (8000b44 <__aeabi_d2ulz+0x34>)
 8000b16:	4606      	mov	r6, r0
 8000b18:	460f      	mov	r7, r1
 8000b1a:	f7ff fce7 	bl	80004ec <__aeabi_dmul>
 8000b1e:	f7ff ffbd 	bl	8000a9c <__aeabi_d2uiz>
 8000b22:	4604      	mov	r4, r0
 8000b24:	f7ff fc68 	bl	80003f8 <__aeabi_ui2d>
 8000b28:	2200      	movs	r2, #0
 8000b2a:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <__aeabi_d2ulz+0x38>)
 8000b2c:	f7ff fcde 	bl	80004ec <__aeabi_dmul>
 8000b30:	4602      	mov	r2, r0
 8000b32:	460b      	mov	r3, r1
 8000b34:	4630      	mov	r0, r6
 8000b36:	4639      	mov	r1, r7
 8000b38:	f7ff fb20 	bl	800017c <__aeabi_dsub>
 8000b3c:	f7ff ffae 	bl	8000a9c <__aeabi_d2uiz>
 8000b40:	4621      	mov	r1, r4
 8000b42:	bdd0      	pop	{r4, r6, r7, pc}
 8000b44:	3df00000 	.word	0x3df00000
 8000b48:	41f00000 	.word	0x41f00000

08000b4c <LCD_SendInternal>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//LCD ============================================
HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data,
		uint8_t flags) {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af02      	add	r7, sp, #8
 8000b52:	4603      	mov	r3, r0
 8000b54:	71fb      	strb	r3, [r7, #7]
 8000b56:	460b      	mov	r3, r1
 8000b58:	71bb      	strb	r3, [r7, #6]
 8000b5a:	4613      	mov	r3, r2
 8000b5c:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res;
	for (;;) {
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000b5e:	79fb      	ldrb	r3, [r7, #7]
 8000b60:	b299      	uxth	r1, r3
 8000b62:	f04f 33ff 	mov.w	r3, #4294967295
 8000b66:	2201      	movs	r2, #1
 8000b68:	4822      	ldr	r0, [pc, #136]	; (8000bf4 <LCD_SendInternal+0xa8>)
 8000b6a:	f002 fc2f 	bl	80033cc <HAL_I2C_IsDeviceReady>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	73fb      	strb	r3, [r7, #15]
		if (res == HAL_OK)
 8000b72:	7bfb      	ldrb	r3, [r7, #15]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d000      	beq.n	8000b7a <LCD_SendInternal+0x2e>
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000b78:	e7f1      	b.n	8000b5e <LCD_SendInternal+0x12>
			break;
 8000b7a:	bf00      	nop
	}

	uint8_t up = data & 0xF0;
 8000b7c:	79bb      	ldrb	r3, [r7, #6]
 8000b7e:	f023 030f 	bic.w	r3, r3, #15
 8000b82:	73bb      	strb	r3, [r7, #14]
	uint8_t lo = (data << 4) & 0xF0;
 8000b84:	79bb      	ldrb	r3, [r7, #6]
 8000b86:	011b      	lsls	r3, r3, #4
 8000b88:	737b      	strb	r3, [r7, #13]

	uint8_t data_arr[4];
	data_arr[0] = up | flags | LCD_BACKLIGHT | LCD_PIN_EN;
 8000b8a:	7bba      	ldrb	r2, [r7, #14]
 8000b8c:	797b      	ldrb	r3, [r7, #5]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	f043 030c 	orr.w	r3, r3, #12
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	723b      	strb	r3, [r7, #8]
	data_arr[1] = up | flags | LCD_BACKLIGHT;
 8000b9a:	7bba      	ldrb	r2, [r7, #14]
 8000b9c:	797b      	ldrb	r3, [r7, #5]
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	f043 0308 	orr.w	r3, r3, #8
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	727b      	strb	r3, [r7, #9]
	data_arr[2] = lo | flags | LCD_BACKLIGHT | LCD_PIN_EN;
 8000baa:	7b7a      	ldrb	r2, [r7, #13]
 8000bac:	797b      	ldrb	r3, [r7, #5]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	f043 030c 	orr.w	r3, r3, #12
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	72bb      	strb	r3, [r7, #10]
	data_arr[3] = lo | flags | LCD_BACKLIGHT;
 8000bba:	7b7a      	ldrb	r2, [r7, #13]
 8000bbc:	797b      	ldrb	r3, [r7, #5]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	f043 0308 	orr.w	r3, r3, #8
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	72fb      	strb	r3, [r7, #11]

	res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr),
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	b299      	uxth	r1, r3
 8000bce:	f107 0208 	add.w	r2, r7, #8
 8000bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd6:	9300      	str	r3, [sp, #0]
 8000bd8:	2304      	movs	r3, #4
 8000bda:	4806      	ldr	r0, [pc, #24]	; (8000bf4 <LCD_SendInternal+0xa8>)
 8000bdc:	f002 faf8 	bl	80031d0 <HAL_I2C_Master_Transmit>
 8000be0:	4603      	mov	r3, r0
 8000be2:	73fb      	strb	r3, [r7, #15]
	HAL_MAX_DELAY);
	HAL_Delay(LCD_DELAY_MS);
 8000be4:	2005      	movs	r0, #5
 8000be6:	f001 fc0f 	bl	8002408 <HAL_Delay>
	return res;
 8000bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000218 	.word	0x20000218

08000bf8 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	460a      	mov	r2, r1
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	4613      	mov	r3, r2
 8000c06:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, cmd, 0);
 8000c08:	79b9      	ldrb	r1, [r7, #6]
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff ff9c 	bl	8000b4c <LCD_SendInternal>
}
 8000c14:	bf00      	nop
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	460a      	mov	r2, r1
 8000c26:	71fb      	strb	r3, [r7, #7]
 8000c28:	4613      	mov	r3, r2
 8000c2a:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, data, LCD_PIN_RS);
 8000c2c:	79b9      	ldrb	r1, [r7, #6]
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	2201      	movs	r2, #1
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff ff8a 	bl	8000b4c <LCD_SendInternal>
}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
	// 4-bit mode, 2 lines, 5x7 format
	LCD_SendCommand(lcd_addr, 0x30);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	2130      	movs	r1, #48	; 0x30
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ffd2 	bl	8000bf8 <LCD_SendCommand>
	// display & cursor home (keep this!)
	LCD_SendCommand(lcd_addr, 0x02);
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	2102      	movs	r1, #2
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff ffcd 	bl	8000bf8 <LCD_SendCommand>
	// display on, right shift, underline off, blink off
	LCD_SendCommand(lcd_addr, CMD_LCD_ON);
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	210c      	movs	r1, #12
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff ffc8 	bl	8000bf8 <LCD_SendCommand>
	// clear display (optional here)
	LCD_SendCommand(lcd_addr, CMD_LCD_CLEAR);
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	2101      	movs	r1, #1
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff ffc3 	bl	8000bf8 <LCD_SendCommand>
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b082      	sub	sp, #8
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	4603      	mov	r3, r0
 8000c82:	6039      	str	r1, [r7, #0]
 8000c84:	71fb      	strb	r3, [r7, #7]
	while (*str) {
 8000c86:	e009      	b.n	8000c9c <LCD_SendString+0x22>
		LCD_SendData(lcd_addr, (uint8_t) (*str));
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	781a      	ldrb	r2, [r3, #0]
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	4611      	mov	r1, r2
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff ffc3 	bl	8000c1c <LCD_SendData>
		str++;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	603b      	str	r3, [r7, #0]
	while (*str) {
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d1f1      	bne.n	8000c88 <LCD_SendString+0xe>
	}
}
 8000ca4:	bf00      	nop
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <LCD_SET_CGRAM>:

void LCD_SET_CGRAM(uint8_t lcd_addr, uint8_t addr, uint8_t *data) {
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b084      	sub	sp, #16
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	603a      	str	r2, [r7, #0]
 8000cb8:	71fb      	strb	r3, [r7, #7]
 8000cba:	460b      	mov	r3, r1
 8000cbc:	71bb      	strb	r3, [r7, #6]
	uint8_t start_addr = LCD_CGRAM_BASE_ADDR | (addr << 3);
 8000cbe:	79bb      	ldrb	r3, [r7, #6]
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	b25b      	sxtb	r3, r3
 8000cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cc8:	b25b      	sxtb	r3, r3
 8000cca:	72fb      	strb	r3, [r7, #11]
	LCD_SendCommand(lcd_addr, start_addr);
 8000ccc:	7afa      	ldrb	r2, [r7, #11]
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	4611      	mov	r1, r2
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff90 	bl	8000bf8 <LCD_SendCommand>
	for (int i = 0; i < 8; i++) {
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	e00b      	b.n	8000cf6 <LCD_SET_CGRAM+0x48>
		LCD_SendData(lcd_addr, data[i]);
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	683a      	ldr	r2, [r7, #0]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	781a      	ldrb	r2, [r3, #0]
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	4611      	mov	r1, r2
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff ff96 	bl	8000c1c <LCD_SendData>
	for (int i = 0; i < 8; i++) {
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	2b07      	cmp	r3, #7
 8000cfa:	ddf0      	ble.n	8000cde <LCD_SET_CGRAM+0x30>
	}
}
 8000cfc:	bf00      	nop
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <LCD_Write_Info>:

void LCD_Write_Info(struct DataFlash nowData, struct DataFlash nextData){
 8000d06:	b084      	sub	sp, #16
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	f107 0c10 	add.w	ip, r7, #16
 8000d12:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	LCD_SendCommand(LCD_ADDR, CMD_LCD_CLEAR); //Clear
 8000d16:	2101      	movs	r1, #1
 8000d18:	204e      	movs	r0, #78	; 0x4e
 8000d1a:	f7ff ff6d 	bl	8000bf8 <LCD_SendCommand>
	LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_1);
 8000d1e:	2180      	movs	r1, #128	; 0x80
 8000d20:	204e      	movs	r0, #78	; 0x4e
 8000d22:	f7ff ff69 	bl	8000bf8 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, nowData.busRouteno);
 8000d26:	f107 0315 	add.w	r3, r7, #21
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	204e      	movs	r0, #78	; 0x4e
 8000d2e:	f7ff ffa4 	bl	8000c7a <LCD_SendString>
	LCD_SendData(LCD_ADDR, 0);
 8000d32:	2100      	movs	r1, #0
 8000d34:	204e      	movs	r0, #78	; 0x4e
 8000d36:	f7ff ff71 	bl	8000c1c <LCD_SendData>
	for (int i = 0; i < 11; i++) {
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	607b      	str	r3, [r7, #4]
 8000d3e:	e006      	b.n	8000d4e <LCD_Write_Info+0x48>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_RIGHT);
 8000d40:	2114      	movs	r1, #20
 8000d42:	204e      	movs	r0, #78	; 0x4e
 8000d44:	f7ff ff58 	bl	8000bf8 <LCD_SendCommand>
	for (int i = 0; i < 11; i++) {
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b0a      	cmp	r3, #10
 8000d52:	ddf5      	ble.n	8000d40 <LCD_Write_Info+0x3a>
	}
	LCD_SendData(LCD_ADDR, 1);
 8000d54:	2101      	movs	r1, #1
 8000d56:	204e      	movs	r0, #78	; 0x4e
 8000d58:	f7ff ff60 	bl	8000c1c <LCD_SendData>
	LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_2);
 8000d5c:	21c0      	movs	r1, #192	; 0xc0
 8000d5e:	204e      	movs	r0, #78	; 0x4e
 8000d60:	f7ff ff4a 	bl	8000bf8 <LCD_SendCommand>
	LCD_SendData(LCD_ADDR, 3);
 8000d64:	2103      	movs	r1, #3
 8000d66:	204e      	movs	r0, #78	; 0x4e
 8000d68:	f7ff ff58 	bl	8000c1c <LCD_SendData>
	LCD_SendString(LCD_ADDR, nowData.busStopID);
 8000d6c:	f107 031a 	add.w	r3, r7, #26
 8000d70:	4619      	mov	r1, r3
 8000d72:	204e      	movs	r0, #78	; 0x4e
 8000d74:	f7ff ff81 	bl	8000c7a <LCD_SendString>
	LCD_SendData(LCD_ADDR, 3);
 8000d78:	2103      	movs	r1, #3
 8000d7a:	204e      	movs	r0, #78	; 0x4e
 8000d7c:	f7ff ff4e 	bl	8000c1c <LCD_SendData>
	LCD_SendData(LCD_ADDR, 3);
 8000d80:	2103      	movs	r1, #3
 8000d82:	204e      	movs	r0, #78	; 0x4e
 8000d84:	f7ff ff4a 	bl	8000c1c <LCD_SendData>
	LCD_SendData(LCD_ADDR, 3);
 8000d88:	2103      	movs	r1, #3
 8000d8a:	204e      	movs	r0, #78	; 0x4e
 8000d8c:	f7ff ff46 	bl	8000c1c <LCD_SendData>
	LCD_SendString(LCD_ADDR, nextData.busStopID);
 8000d90:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000d94:	330a      	adds	r3, #10
 8000d96:	4619      	mov	r1, r3
 8000d98:	204e      	movs	r0, #78	; 0x4e
 8000d9a:	f7ff ff6e 	bl	8000c7a <LCD_SendString>
	for (int i = 0; i < 1; i++) {
 8000d9e:	2300      	movs	r3, #0
 8000da0:	603b      	str	r3, [r7, #0]
 8000da2:	e006      	b.n	8000db2 <LCD_Write_Info+0xac>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_RIGHT);
 8000da4:	2114      	movs	r1, #20
 8000da6:	204e      	movs	r0, #78	; 0x4e
 8000da8:	f7ff ff26 	bl	8000bf8 <LCD_SendCommand>
	for (int i = 0; i < 1; i++) {
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	3301      	adds	r3, #1
 8000db0:	603b      	str	r3, [r7, #0]
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	ddf5      	ble.n	8000da4 <LCD_Write_Info+0x9e>
	}
	LCD_SendData(LCD_ADDR, 1);
 8000db8:	2101      	movs	r1, #1
 8000dba:	204e      	movs	r0, #78	; 0x4e
 8000dbc:	f7ff ff2e 	bl	8000c1c <LCD_SendData>
}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dca:	b004      	add	sp, #16
 8000dcc:	4770      	bx	lr
	...

08000dd0 <Flash_Unlock>:
//Flash===========================================================


int dataIdx = 0;

void Flash_Unlock(void) {
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
	FLASH->KEYR = 0x45670123;  // Key1
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <Flash_Unlock+0x18>)
 8000dd6:	4a05      	ldr	r2, [pc, #20]	; (8000dec <Flash_Unlock+0x1c>)
 8000dd8:	605a      	str	r2, [r3, #4]
	FLASH->KEYR = 0xCDEF89AB;  // Key2
 8000dda:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <Flash_Unlock+0x18>)
 8000ddc:	4a04      	ldr	r2, [pc, #16]	; (8000df0 <Flash_Unlock+0x20>)
 8000dde:	605a      	str	r2, [r3, #4]
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr
 8000de8:	40022000 	.word	0x40022000
 8000dec:	45670123 	.word	0x45670123
 8000df0:	cdef89ab 	.word	0xcdef89ab

08000df4 <Flash_Lock>:

void Flash_Lock(void) {
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8000df8:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <Flash_Lock+0x18>)
 8000dfa:	691b      	ldr	r3, [r3, #16]
 8000dfc:	4a03      	ldr	r2, [pc, #12]	; (8000e0c <Flash_Lock+0x18>)
 8000dfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e02:	6113      	str	r3, [r2, #16]
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr
 8000e0c:	40022000 	.word	0x40022000

08000e10 <Flash_Write>:

void Flash_Write(uint32_t address, uint8_t data) {
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	460b      	mov	r3, r1
 8000e1a:	70fb      	strb	r3, [r7, #3]
	while (FLASH->SR & FLASH_SR_BSY)
 8000e1c:	bf00      	nop
 8000e1e:	4b11      	ldr	r3, [pc, #68]	; (8000e64 <Flash_Write+0x54>)
 8000e20:	68db      	ldr	r3, [r3, #12]
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d1f9      	bne.n	8000e1e <Flash_Write+0xe>
		;  // Busy flag 체크

	FLASH->CR |= FLASH_CR_PG;  // Programming mode ?��?��
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <Flash_Write+0x54>)
 8000e2c:	691b      	ldr	r3, [r3, #16]
 8000e2e:	4a0d      	ldr	r2, [pc, #52]	; (8000e64 <Flash_Write+0x54>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	6113      	str	r3, [r2, #16]

	*(__IO uint16_t*) address = data;  // ?��?��?�� 기록
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	78fa      	ldrb	r2, [r7, #3]
 8000e3a:	b292      	uxth	r2, r2
 8000e3c:	801a      	strh	r2, [r3, #0]

	while (FLASH->SR & FLASH_SR_BSY)
 8000e3e:	bf00      	nop
 8000e40:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <Flash_Write+0x54>)
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	f003 0301 	and.w	r3, r3, #1
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d1f9      	bne.n	8000e40 <Flash_Write+0x30>
		;  // Busy flag 체크

	FLASH->CR &= ~FLASH_CR_PG;  // Programming mode ?��?��
 8000e4c:	4b05      	ldr	r3, [pc, #20]	; (8000e64 <Flash_Write+0x54>)
 8000e4e:	691b      	ldr	r3, [r3, #16]
 8000e50:	4a04      	ldr	r2, [pc, #16]	; (8000e64 <Flash_Write+0x54>)
 8000e52:	f023 0301 	bic.w	r3, r3, #1
 8000e56:	6113      	str	r3, [r2, #16]
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bc80      	pop	{r7}
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	40022000 	.word	0x40022000

08000e68 <Flash_Write_Char>:
	uint16_t value = (uint16_t) strtol((const char*) StrData, NULL, 10);
	Flash_Write(address, value);  // ?��?�� 값을 ?��?��?�� 메모리에 ???��
	Flash_Lock();  // ?��?��?�� 메모�?? ?���??
}

uint32_t Flash_Write_Char(uint32_t address, uint8_t CharData){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	460b      	mov	r3, r1
 8000e72:	70fb      	strb	r3, [r7, #3]
	Flash_Unlock();
 8000e74:	f7ff ffac 	bl	8000dd0 <Flash_Unlock>
	Flash_Write(address, CharData);
 8000e78:	78fb      	ldrb	r3, [r7, #3]
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff ffc7 	bl	8000e10 <Flash_Write>
	Flash_Lock();
 8000e82:	f7ff ffb7 	bl	8000df4 <Flash_Lock>
	return address+0x02;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	3302      	adds	r3, #2
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <Flash_Write_Str>:

uint32_t Flash_Write_Str(uint32_t address, uint8_t *StrData){
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b084      	sub	sp, #16
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
 8000e9a:	6039      	str	r1, [r7, #0]
	for(int i = 0;i<strlen((char *)StrData);i++){
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	e00b      	b.n	8000eba <Flash_Write_Str+0x28>
		address = Flash_Write_Char(address, StrData[i]);
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	683a      	ldr	r2, [r7, #0]
 8000ea6:	4413      	add	r3, r2
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	4619      	mov	r1, r3
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f7ff ffdb 	bl	8000e68 <Flash_Write_Char>
 8000eb2:	6078      	str	r0, [r7, #4]
	for(int i = 0;i<strlen((char *)StrData);i++){
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	6838      	ldr	r0, [r7, #0]
 8000ebc:	f7ff f952 	bl	8000164 <strlen>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d8ec      	bhi.n	8000ea2 <Flash_Write_Str+0x10>
	}
	//printf("%x\r\n", address);
	return address;
 8000ec8:	687b      	ldr	r3, [r7, #4]
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
	...

08000ed4 <Flash_Write_Data>:

uint32_t Flash_Write_Data(uint32_t address, uint8_t *StrData) {
 8000ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ed8:	b09a      	sub	sp, #104	; 0x68
 8000eda:	af16      	add	r7, sp, #88	; 0x58
 8000edc:	6078      	str	r0, [r7, #4]
 8000ede:	6039      	str	r1, [r7, #0]
	char *token;

	token = strtok(StrData, ",");
 8000ee0:	49ac      	ldr	r1, [pc, #688]	; (8001194 <Flash_Write_Data+0x2c0>)
 8000ee2:	6838      	ldr	r0, [r7, #0]
 8000ee4:	f005 ffd6 	bl	8006e94 <strtok>
 8000ee8:	60f8      	str	r0, [r7, #12]
	if (token[0] == 'D') {
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	2b44      	cmp	r3, #68	; 0x44
 8000ef0:	f040 8095 	bne.w	800101e <Flash_Write_Data+0x14a>
		token = strtok(NULL, ",");
 8000ef4:	49a7      	ldr	r1, [pc, #668]	; (8001194 <Flash_Write_Data+0x2c0>)
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	f005 ffcc 	bl	8006e94 <strtok>
 8000efc:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d026      	beq.n	8000f52 <Flash_Write_Data+0x7e>
			strncpy(data[dataIdx].busNM, token, sizeof(data[dataIdx].busNM) - 1);
 8000f04:	4ba4      	ldr	r3, [pc, #656]	; (8001198 <Flash_Write_Data+0x2c4>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2232      	movs	r2, #50	; 0x32
 8000f0a:	fb02 f303 	mul.w	r3, r2, r3
 8000f0e:	4aa3      	ldr	r2, [pc, #652]	; (800119c <Flash_Write_Data+0x2c8>)
 8000f10:	4413      	add	r3, r2
 8000f12:	2204      	movs	r2, #4
 8000f14:	68f9      	ldr	r1, [r7, #12]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f005 ffa8 	bl	8006e6c <strncpy>
			data[dataIdx].busNM[sizeof(data[dataIdx].busNM) - 1] = '\0';
 8000f1c:	4b9e      	ldr	r3, [pc, #632]	; (8001198 <Flash_Write_Data+0x2c4>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a9e      	ldr	r2, [pc, #632]	; (800119c <Flash_Write_Data+0x2c8>)
 8000f22:	2132      	movs	r1, #50	; 0x32
 8000f24:	fb01 f303 	mul.w	r3, r1, r3
 8000f28:	4413      	add	r3, r2
 8000f2a:	3304      	adds	r3, #4
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
			address = Flash_Write_Str(address, data[dataIdx].busNM);
 8000f30:	4b99      	ldr	r3, [pc, #612]	; (8001198 <Flash_Write_Data+0x2c4>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2232      	movs	r2, #50	; 0x32
 8000f36:	fb02 f303 	mul.w	r3, r2, r3
 8000f3a:	4a98      	ldr	r2, [pc, #608]	; (800119c <Flash_Write_Data+0x2c8>)
 8000f3c:	4413      	add	r3, r2
 8000f3e:	4619      	mov	r1, r3
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff ffa6 	bl	8000e92 <Flash_Write_Str>
 8000f46:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, ',');
 8000f48:	212c      	movs	r1, #44	; 0x2c
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f7ff ff8c 	bl	8000e68 <Flash_Write_Char>
 8000f50:	6078      	str	r0, [r7, #4]
		}

		token = strtok(NULL, ",");
 8000f52:	4990      	ldr	r1, [pc, #576]	; (8001194 <Flash_Write_Data+0x2c0>)
 8000f54:	2000      	movs	r0, #0
 8000f56:	f005 ff9d 	bl	8006e94 <strtok>
 8000f5a:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d028      	beq.n	8000fb4 <Flash_Write_Data+0xe0>
			strncpy(data[dataIdx].busRouteno, token, sizeof(data[dataIdx].busRouteno) - 1);
 8000f62:	4b8d      	ldr	r3, [pc, #564]	; (8001198 <Flash_Write_Data+0x2c4>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2232      	movs	r2, #50	; 0x32
 8000f68:	fb02 f303 	mul.w	r3, r2, r3
 8000f6c:	4a8b      	ldr	r2, [pc, #556]	; (800119c <Flash_Write_Data+0x2c8>)
 8000f6e:	4413      	add	r3, r2
 8000f70:	3305      	adds	r3, #5
 8000f72:	2204      	movs	r2, #4
 8000f74:	68f9      	ldr	r1, [r7, #12]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f005 ff78 	bl	8006e6c <strncpy>
			data[dataIdx].busRouteno[sizeof(data[dataIdx].busRouteno) - 1] = '\0';
 8000f7c:	4b86      	ldr	r3, [pc, #536]	; (8001198 <Flash_Write_Data+0x2c4>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a86      	ldr	r2, [pc, #536]	; (800119c <Flash_Write_Data+0x2c8>)
 8000f82:	2132      	movs	r1, #50	; 0x32
 8000f84:	fb01 f303 	mul.w	r3, r1, r3
 8000f88:	4413      	add	r3, r2
 8000f8a:	3309      	adds	r3, #9
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
			address = Flash_Write_Str(address, data[dataIdx].busRouteno);
 8000f90:	4b81      	ldr	r3, [pc, #516]	; (8001198 <Flash_Write_Data+0x2c4>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2232      	movs	r2, #50	; 0x32
 8000f96:	fb02 f303 	mul.w	r3, r2, r3
 8000f9a:	4a80      	ldr	r2, [pc, #512]	; (800119c <Flash_Write_Data+0x2c8>)
 8000f9c:	4413      	add	r3, r2
 8000f9e:	3305      	adds	r3, #5
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff ff75 	bl	8000e92 <Flash_Write_Str>
 8000fa8:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, ',');
 8000faa:	212c      	movs	r1, #44	; 0x2c
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff ff5b 	bl	8000e68 <Flash_Write_Char>
 8000fb2:	6078      	str	r0, [r7, #4]
		}

		token = strtok(NULL, ",");
 8000fb4:	4977      	ldr	r1, [pc, #476]	; (8001194 <Flash_Write_Data+0x2c0>)
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f005 ff6c 	bl	8006e94 <strtok>
 8000fbc:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	f000 80e0 	beq.w	8001186 <Flash_Write_Data+0x2b2>
			strncpy(data[dataIdx].busStopID, token, sizeof(data[dataIdx].busStopID) - 1);
 8000fc6:	4b74      	ldr	r3, [pc, #464]	; (8001198 <Flash_Write_Data+0x2c4>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	2232      	movs	r2, #50	; 0x32
 8000fcc:	fb02 f303 	mul.w	r3, r2, r3
 8000fd0:	3308      	adds	r3, #8
 8000fd2:	4a72      	ldr	r2, [pc, #456]	; (800119c <Flash_Write_Data+0x2c8>)
 8000fd4:	4413      	add	r3, r2
 8000fd6:	3302      	adds	r3, #2
 8000fd8:	2207      	movs	r2, #7
 8000fda:	68f9      	ldr	r1, [r7, #12]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f005 ff45 	bl	8006e6c <strncpy>
			data[dataIdx].busStopID[sizeof(data[dataIdx].busStopID) - 1] = '\0';
 8000fe2:	4b6d      	ldr	r3, [pc, #436]	; (8001198 <Flash_Write_Data+0x2c4>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a6d      	ldr	r2, [pc, #436]	; (800119c <Flash_Write_Data+0x2c8>)
 8000fe8:	2132      	movs	r1, #50	; 0x32
 8000fea:	fb01 f303 	mul.w	r3, r1, r3
 8000fee:	4413      	add	r3, r2
 8000ff0:	3311      	adds	r3, #17
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]
			address = Flash_Write_Str(address, data[dataIdx].busStopID);
 8000ff6:	4b68      	ldr	r3, [pc, #416]	; (8001198 <Flash_Write_Data+0x2c4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2232      	movs	r2, #50	; 0x32
 8000ffc:	fb02 f303 	mul.w	r3, r2, r3
 8001000:	3308      	adds	r3, #8
 8001002:	4a66      	ldr	r2, [pc, #408]	; (800119c <Flash_Write_Data+0x2c8>)
 8001004:	4413      	add	r3, r2
 8001006:	3302      	adds	r3, #2
 8001008:	4619      	mov	r1, r3
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff ff41 	bl	8000e92 <Flash_Write_Str>
 8001010:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, ',');
 8001012:	212c      	movs	r1, #44	; 0x2c
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ff27 	bl	8000e68 <Flash_Write_Char>
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	e0b3      	b.n	8001186 <Flash_Write_Data+0x2b2>
		}
	} else {
		token = strtok(NULL, ",");
 800101e:	495d      	ldr	r1, [pc, #372]	; (8001194 <Flash_Write_Data+0x2c0>)
 8001020:	2000      	movs	r0, #0
 8001022:	f005 ff37 	bl	8006e94 <strtok>
 8001026:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d02a      	beq.n	8001084 <Flash_Write_Data+0x1b0>
			strncpy(data[dataIdx].lati, token, sizeof(data[dataIdx].lati) - 1);
 800102e:	4b5a      	ldr	r3, [pc, #360]	; (8001198 <Flash_Write_Data+0x2c4>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2232      	movs	r2, #50	; 0x32
 8001034:	fb02 f303 	mul.w	r3, r2, r3
 8001038:	3310      	adds	r3, #16
 800103a:	4a58      	ldr	r2, [pc, #352]	; (800119c <Flash_Write_Data+0x2c8>)
 800103c:	4413      	add	r3, r2
 800103e:	3302      	adds	r3, #2
 8001040:	220f      	movs	r2, #15
 8001042:	68f9      	ldr	r1, [r7, #12]
 8001044:	4618      	mov	r0, r3
 8001046:	f005 ff11 	bl	8006e6c <strncpy>
			data[dataIdx].lati[sizeof(data[dataIdx].lati) - 1] = '\0';
 800104a:	4b53      	ldr	r3, [pc, #332]	; (8001198 <Flash_Write_Data+0x2c4>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a53      	ldr	r2, [pc, #332]	; (800119c <Flash_Write_Data+0x2c8>)
 8001050:	2132      	movs	r1, #50	; 0x32
 8001052:	fb01 f303 	mul.w	r3, r1, r3
 8001056:	4413      	add	r3, r2
 8001058:	3321      	adds	r3, #33	; 0x21
 800105a:	2200      	movs	r2, #0
 800105c:	701a      	strb	r2, [r3, #0]
			address = Flash_Write_Str(address, data[dataIdx].lati);
 800105e:	4b4e      	ldr	r3, [pc, #312]	; (8001198 <Flash_Write_Data+0x2c4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2232      	movs	r2, #50	; 0x32
 8001064:	fb02 f303 	mul.w	r3, r2, r3
 8001068:	3310      	adds	r3, #16
 800106a:	4a4c      	ldr	r2, [pc, #304]	; (800119c <Flash_Write_Data+0x2c8>)
 800106c:	4413      	add	r3, r2
 800106e:	3302      	adds	r3, #2
 8001070:	4619      	mov	r1, r3
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f7ff ff0d 	bl	8000e92 <Flash_Write_Str>
 8001078:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, ',');
 800107a:	212c      	movs	r1, #44	; 0x2c
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff fef3 	bl	8000e68 <Flash_Write_Char>
 8001082:	6078      	str	r0, [r7, #4]
		}

		token = strtok(NULL, ",");
 8001084:	4943      	ldr	r1, [pc, #268]	; (8001194 <Flash_Write_Data+0x2c0>)
 8001086:	2000      	movs	r0, #0
 8001088:	f005 ff04 	bl	8006e94 <strtok>
 800108c:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d02a      	beq.n	80010ea <Flash_Write_Data+0x216>
			strncpy(data[dataIdx].longi, token, sizeof(data[dataIdx].longi) - 1);
 8001094:	4b40      	ldr	r3, [pc, #256]	; (8001198 <Flash_Write_Data+0x2c4>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2232      	movs	r2, #50	; 0x32
 800109a:	fb02 f303 	mul.w	r3, r2, r3
 800109e:	3320      	adds	r3, #32
 80010a0:	4a3e      	ldr	r2, [pc, #248]	; (800119c <Flash_Write_Data+0x2c8>)
 80010a2:	4413      	add	r3, r2
 80010a4:	3302      	adds	r3, #2
 80010a6:	220f      	movs	r2, #15
 80010a8:	68f9      	ldr	r1, [r7, #12]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f005 fede 	bl	8006e6c <strncpy>
			data[dataIdx].longi[sizeof(data[dataIdx].longi) - 1] = '\0';
 80010b0:	4b39      	ldr	r3, [pc, #228]	; (8001198 <Flash_Write_Data+0x2c4>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a39      	ldr	r2, [pc, #228]	; (800119c <Flash_Write_Data+0x2c8>)
 80010b6:	2132      	movs	r1, #50	; 0x32
 80010b8:	fb01 f303 	mul.w	r3, r1, r3
 80010bc:	4413      	add	r3, r2
 80010be:	3331      	adds	r3, #49	; 0x31
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
			address = Flash_Write_Str(address, data[dataIdx].longi);
 80010c4:	4b34      	ldr	r3, [pc, #208]	; (8001198 <Flash_Write_Data+0x2c4>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2232      	movs	r2, #50	; 0x32
 80010ca:	fb02 f303 	mul.w	r3, r2, r3
 80010ce:	3320      	adds	r3, #32
 80010d0:	4a32      	ldr	r2, [pc, #200]	; (800119c <Flash_Write_Data+0x2c8>)
 80010d2:	4413      	add	r3, r2
 80010d4:	3302      	adds	r3, #2
 80010d6:	4619      	mov	r1, r3
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff feda 	bl	8000e92 <Flash_Write_Str>
 80010de:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, '!');
 80010e0:	2121      	movs	r1, #33	; 0x21
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	f7ff fec0 	bl	8000e68 <Flash_Write_Char>
 80010e8:	6078      	str	r0, [r7, #4]
		}
		dataIdx += 1;
 80010ea:	4b2b      	ldr	r3, [pc, #172]	; (8001198 <Flash_Write_Data+0x2c4>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	3301      	adds	r3, #1
 80010f0:	4a29      	ldr	r2, [pc, #164]	; (8001198 <Flash_Write_Data+0x2c4>)
 80010f2:	6013      	str	r3, [r2, #0]
		if (dataIdx ==2){
 80010f4:	4b28      	ldr	r3, [pc, #160]	; (8001198 <Flash_Write_Data+0x2c4>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d144      	bne.n	8001186 <Flash_Write_Data+0x2b2>
			LCD_Write_Info(data[nowIdx], data[nowIdx+1]);
 80010fc:	4b28      	ldr	r3, [pc, #160]	; (80011a0 <Flash_Write_Data+0x2cc>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b27      	ldr	r3, [pc, #156]	; (80011a0 <Flash_Write_Data+0x2cc>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	3301      	adds	r3, #1
 8001106:	4925      	ldr	r1, [pc, #148]	; (800119c <Flash_Write_Data+0x2c8>)
 8001108:	2032      	movs	r0, #50	; 0x32
 800110a:	fb00 f202 	mul.w	r2, r0, r2
 800110e:	188c      	adds	r4, r1, r2
 8001110:	4a22      	ldr	r2, [pc, #136]	; (800119c <Flash_Write_Data+0x2c8>)
 8001112:	2132      	movs	r1, #50	; 0x32
 8001114:	fb01 f303 	mul.w	r3, r1, r3
 8001118:	4413      	add	r3, r2
 800111a:	461d      	mov	r5, r3
 800111c:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
 8001120:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8001124:	4666      	mov	r6, ip
 8001126:	462b      	mov	r3, r5
 8001128:	6818      	ldr	r0, [r3, #0]
 800112a:	6859      	ldr	r1, [r3, #4]
 800112c:	689a      	ldr	r2, [r3, #8]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001132:	3510      	adds	r5, #16
 8001134:	f10c 0c10 	add.w	ip, ip, #16
 8001138:	4575      	cmp	r5, lr
 800113a:	d1f3      	bne.n	8001124 <Flash_Write_Data+0x250>
 800113c:	4662      	mov	r2, ip
 800113e:	462b      	mov	r3, r5
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	8013      	strh	r3, [r2, #0]
 8001144:	6823      	ldr	r3, [r4, #0]
 8001146:	469a      	mov	sl, r3
 8001148:	6863      	ldr	r3, [r4, #4]
 800114a:	4699      	mov	r9, r3
 800114c:	68a3      	ldr	r3, [r4, #8]
 800114e:	4698      	mov	r8, r3
 8001150:	68e3      	ldr	r3, [r4, #12]
 8001152:	469e      	mov	lr, r3
 8001154:	3410      	adds	r4, #16
 8001156:	466e      	mov	r6, sp
 8001158:	f104 0c20 	add.w	ip, r4, #32
 800115c:	4635      	mov	r5, r6
 800115e:	4623      	mov	r3, r4
 8001160:	6818      	ldr	r0, [r3, #0]
 8001162:	6859      	ldr	r1, [r3, #4]
 8001164:	689a      	ldr	r2, [r3, #8]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800116a:	3410      	adds	r4, #16
 800116c:	3610      	adds	r6, #16
 800116e:	4564      	cmp	r4, ip
 8001170:	d1f4      	bne.n	800115c <Flash_Write_Data+0x288>
 8001172:	4632      	mov	r2, r6
 8001174:	4623      	mov	r3, r4
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	8013      	strh	r3, [r2, #0]
 800117a:	4650      	mov	r0, sl
 800117c:	4649      	mov	r1, r9
 800117e:	4642      	mov	r2, r8
 8001180:	4673      	mov	r3, lr
 8001182:	f7ff fdc0 	bl	8000d06 <LCD_Write_Info>
		}
	}
//	printf("busNM:%s, busRouteNo:%s, BusStopID:%s, lati:%s, longi:%s\r\n",
//			data.busNM, data.busRouteno, data.busStopID, data.lati, data.longi);
	return address;
 8001186:	687b      	ldr	r3, [r7, #4]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001192:	bf00      	nop
 8001194:	080095e8 	.word	0x080095e8
 8001198:	200020d8 	.word	0x200020d8
 800119c:	20000388 	.word	0x20000388
 80011a0:	200020d4 	.word	0x200020d4

080011a4 <Flash_Read>:

uint16_t Flash_Read(uint32_t address) {
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	return *(__IO uint16_t*) address; // �???��?�� ?��?��?�� 메모�?? 주소?��?�� ?��?��?�� ?���??
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	b29b      	uxth	r3, r3
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr

080011bc <Flash_Erase_Page>:

void Flash_Erase_Page(uint32_t address) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	Flash_Unlock();  // ?��?��?�� 메모�?? ?��?��
 80011c4:	f7ff fe04 	bl	8000dd0 <Flash_Unlock>

	FLASH->CR |= FLASH_CR_PER;   // Page Erase 비트 ?��?��
 80011c8:	4b10      	ldr	r3, [pc, #64]	; (800120c <Flash_Erase_Page+0x50>)
 80011ca:	691b      	ldr	r3, [r3, #16]
 80011cc:	4a0f      	ldr	r2, [pc, #60]	; (800120c <Flash_Erase_Page+0x50>)
 80011ce:	f043 0302 	orr.w	r3, r3, #2
 80011d2:	6113      	str	r3, [r2, #16]
	FLASH->AR = address;         // �???�� ?��?���???�� 주소 ?��?��
 80011d4:	4a0d      	ldr	r2, [pc, #52]	; (800120c <Flash_Erase_Page+0x50>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6153      	str	r3, [r2, #20]
	FLASH->CR |= FLASH_CR_STRT;  // Erase ?��?��
 80011da:	4b0c      	ldr	r3, [pc, #48]	; (800120c <Flash_Erase_Page+0x50>)
 80011dc:	691b      	ldr	r3, [r3, #16]
 80011de:	4a0b      	ldr	r2, [pc, #44]	; (800120c <Flash_Erase_Page+0x50>)
 80011e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011e4:	6113      	str	r3, [r2, #16]

	while (FLASH->SR & FLASH_SR_BSY)
 80011e6:	bf00      	nop
 80011e8:	4b08      	ldr	r3, [pc, #32]	; (800120c <Flash_Erase_Page+0x50>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1f9      	bne.n	80011e8 <Flash_Erase_Page+0x2c>
		;  // ?��?��?�� ?��료될 ?��까�? ??�??

	FLASH->CR &= ~FLASH_CR_PER;  // Page Erase 비트 ?��?��
 80011f4:	4b05      	ldr	r3, [pc, #20]	; (800120c <Flash_Erase_Page+0x50>)
 80011f6:	691b      	ldr	r3, [r3, #16]
 80011f8:	4a04      	ldr	r2, [pc, #16]	; (800120c <Flash_Erase_Page+0x50>)
 80011fa:	f023 0302 	bic.w	r3, r3, #2
 80011fe:	6113      	str	r3, [r2, #16]

	Flash_Lock();  // ?��?��?�� 메모�?? ?���??
 8001200:	f7ff fdf8 	bl	8000df4 <Flash_Lock>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40022000 	.word	0x40022000

08001210 <splitData>:

void splitData(char* strData){
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	char *token;

	token = strtok(strData, ","); // CarNM
 8001218:	492f      	ldr	r1, [pc, #188]	; (80012d8 <splitData+0xc8>)
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f005 fe3a 	bl	8006e94 <strtok>
 8001220:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].busNM, token, sizeof(data[dataIdx].busNM) - 1);
 8001222:	4b2e      	ldr	r3, [pc, #184]	; (80012dc <splitData+0xcc>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2232      	movs	r2, #50	; 0x32
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	4a2c      	ldr	r2, [pc, #176]	; (80012e0 <splitData+0xd0>)
 800122e:	4413      	add	r3, r2
 8001230:	2204      	movs	r2, #4
 8001232:	68f9      	ldr	r1, [r7, #12]
 8001234:	4618      	mov	r0, r3
 8001236:	f005 fe19 	bl	8006e6c <strncpy>

	token = strtok(NULL, ","); // RouteNo
 800123a:	4927      	ldr	r1, [pc, #156]	; (80012d8 <splitData+0xc8>)
 800123c:	2000      	movs	r0, #0
 800123e:	f005 fe29 	bl	8006e94 <strtok>
 8001242:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].busRouteno, token, sizeof(data[dataIdx].busRouteno) - 1);
 8001244:	4b25      	ldr	r3, [pc, #148]	; (80012dc <splitData+0xcc>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2232      	movs	r2, #50	; 0x32
 800124a:	fb02 f303 	mul.w	r3, r2, r3
 800124e:	4a24      	ldr	r2, [pc, #144]	; (80012e0 <splitData+0xd0>)
 8001250:	4413      	add	r3, r2
 8001252:	3305      	adds	r3, #5
 8001254:	2204      	movs	r2, #4
 8001256:	68f9      	ldr	r1, [r7, #12]
 8001258:	4618      	mov	r0, r3
 800125a:	f005 fe07 	bl	8006e6c <strncpy>

	token = strtok(NULL, ","); // StopID
 800125e:	491e      	ldr	r1, [pc, #120]	; (80012d8 <splitData+0xc8>)
 8001260:	2000      	movs	r0, #0
 8001262:	f005 fe17 	bl	8006e94 <strtok>
 8001266:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].busStopID, token, sizeof(data[dataIdx].busStopID) - 1);
 8001268:	4b1c      	ldr	r3, [pc, #112]	; (80012dc <splitData+0xcc>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2232      	movs	r2, #50	; 0x32
 800126e:	fb02 f303 	mul.w	r3, r2, r3
 8001272:	3308      	adds	r3, #8
 8001274:	4a1a      	ldr	r2, [pc, #104]	; (80012e0 <splitData+0xd0>)
 8001276:	4413      	add	r3, r2
 8001278:	3302      	adds	r3, #2
 800127a:	2207      	movs	r2, #7
 800127c:	68f9      	ldr	r1, [r7, #12]
 800127e:	4618      	mov	r0, r3
 8001280:	f005 fdf4 	bl	8006e6c <strncpy>

	token = strtok(NULL, ","); // lati
 8001284:	4914      	ldr	r1, [pc, #80]	; (80012d8 <splitData+0xc8>)
 8001286:	2000      	movs	r0, #0
 8001288:	f005 fe04 	bl	8006e94 <strtok>
 800128c:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].lati, token, sizeof(data[dataIdx].lati) - 1);
 800128e:	4b13      	ldr	r3, [pc, #76]	; (80012dc <splitData+0xcc>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2232      	movs	r2, #50	; 0x32
 8001294:	fb02 f303 	mul.w	r3, r2, r3
 8001298:	3310      	adds	r3, #16
 800129a:	4a11      	ldr	r2, [pc, #68]	; (80012e0 <splitData+0xd0>)
 800129c:	4413      	add	r3, r2
 800129e:	3302      	adds	r3, #2
 80012a0:	220f      	movs	r2, #15
 80012a2:	68f9      	ldr	r1, [r7, #12]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f005 fde1 	bl	8006e6c <strncpy>

	token = strtok(NULL, "!"); // longi
 80012aa:	490e      	ldr	r1, [pc, #56]	; (80012e4 <splitData+0xd4>)
 80012ac:	2000      	movs	r0, #0
 80012ae:	f005 fdf1 	bl	8006e94 <strtok>
 80012b2:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].longi, token, sizeof(data[dataIdx].longi) - 1);
 80012b4:	4b09      	ldr	r3, [pc, #36]	; (80012dc <splitData+0xcc>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2232      	movs	r2, #50	; 0x32
 80012ba:	fb02 f303 	mul.w	r3, r2, r3
 80012be:	3320      	adds	r3, #32
 80012c0:	4a07      	ldr	r2, [pc, #28]	; (80012e0 <splitData+0xd0>)
 80012c2:	4413      	add	r3, r2
 80012c4:	3302      	adds	r3, #2
 80012c6:	220f      	movs	r2, #15
 80012c8:	68f9      	ldr	r1, [r7, #12]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f005 fdce 	bl	8006e6c <strncpy>
}
 80012d0:	bf00      	nop
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	080095e8 	.word	0x080095e8
 80012dc:	200020d8 	.word	0x200020d8
 80012e0:	20000388 	.word	0x20000388
 80012e4:	080095ec 	.word	0x080095ec

080012e8 <CallData>:

uint32_t CallData(uint32_t address){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b096      	sub	sp, #88	; 0x58
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	char a[70] = {0,};
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	2242      	movs	r2, #66	; 0x42
 80012fa:	2100      	movs	r1, #0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f005 fd9b 	bl	8006e38 <memset>
	int i = 0;
 8001302:	2300      	movs	r3, #0
 8001304:	657b      	str	r3, [r7, #84]	; 0x54
	while(1){
		a[i] = (char)Flash_Read(address);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ff4c 	bl	80011a4 <Flash_Read>
 800130c:	4603      	mov	r3, r0
 800130e:	b2d9      	uxtb	r1, r3
 8001310:	f107 020c 	add.w	r2, r7, #12
 8001314:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001316:	4413      	add	r3, r2
 8001318:	460a      	mov	r2, r1
 800131a:	701a      	strb	r2, [r3, #0]
		address += 0x02;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3302      	adds	r3, #2
 8001320:	607b      	str	r3, [r7, #4]
		if(a[i] == 0xFF){
 8001322:	f107 020c 	add.w	r2, r7, #12
 8001326:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001328:	4413      	add	r3, r2
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2bff      	cmp	r3, #255	; 0xff
 800132e:	d101      	bne.n	8001334 <CallData+0x4c>
			return address;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	e01e      	b.n	8001372 <CallData+0x8a>
		}
		if(a[i] == '!'){
 8001334:	f107 020c 	add.w	r2, r7, #12
 8001338:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800133a:	4413      	add	r3, r2
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	2b21      	cmp	r3, #33	; 0x21
 8001340:	d113      	bne.n	800136a <CallData+0x82>
			splitData(a);
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ff62 	bl	8001210 <splitData>
			dataIdx+=1;
 800134c:	4b0b      	ldr	r3, [pc, #44]	; (800137c <CallData+0x94>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	3301      	adds	r3, #1
 8001352:	4a0a      	ldr	r2, [pc, #40]	; (800137c <CallData+0x94>)
 8001354:	6013      	str	r3, [r2, #0]
			i = -1;
 8001356:	f04f 33ff 	mov.w	r3, #4294967295
 800135a:	657b      	str	r3, [r7, #84]	; 0x54
			memset(a, 0, 60);
 800135c:	f107 030c 	add.w	r3, r7, #12
 8001360:	223c      	movs	r2, #60	; 0x3c
 8001362:	2100      	movs	r1, #0
 8001364:	4618      	mov	r0, r3
 8001366:	f005 fd67 	bl	8006e38 <memset>
		}
		i += 1;
 800136a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800136c:	3301      	adds	r3, #1
 800136e:	657b      	str	r3, [r7, #84]	; 0x54
		a[i] = (char)Flash_Read(address);
 8001370:	e7c9      	b.n	8001306 <CallData+0x1e>
	}
}
 8001372:	4618      	mov	r0, r3
 8001374:	3758      	adds	r7, #88	; 0x58
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	200020d8 	.word	0x200020d8

08001380 <convertToDecimalDegrees>:

// GPS=======================================================
char latitude[16];
char longitude[16];

double convertToDecimalDegrees(const char* coordinate, char type) {
 8001380:	b5b0      	push	{r4, r5, r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	460b      	mov	r3, r1
 800138a:	70fb      	strb	r3, [r7, #3]
    int degrees;
    double minutes;
    double decimalDegrees;

    if (type == 'L') { // Latitude
 800138c:	78fb      	ldrb	r3, [r7, #3]
 800138e:	2b4c      	cmp	r3, #76	; 0x4c
 8001390:	d116      	bne.n	80013c0 <convertToDecimalDegrees+0x40>
        // 첫 두 자리 (도)
        degrees = (coordinate[0] - '0') * 10 + (coordinate[1] - '0'); // dd
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800139a:	4613      	mov	r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	4413      	add	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	461a      	mov	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3301      	adds	r3, #1
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	3b30      	subs	r3, #48	; 0x30
 80013ac:	4413      	add	r3, r2
 80013ae:	61fb      	str	r3, [r7, #28]
        // 나머지 부분 (분)
        minutes = atof(coordinate + 2); // mm.mmmm
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3302      	adds	r3, #2
 80013b4:	4618      	mov	r0, r3
 80013b6:	f004 f807 	bl	80053c8 <atof>
 80013ba:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80013be:	e025      	b.n	800140c <convertToDecimalDegrees+0x8c>
    } else if (type == 'G') { // Longitude
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	2b47      	cmp	r3, #71	; 0x47
 80013c4:	d11d      	bne.n	8001402 <convertToDecimalDegrees+0x82>
        // 첫 세 자리 (도)
        degrees = (coordinate[0] - '0') * 100 + (coordinate[1] - '0') * 10 + (coordinate[2] - '0'); // ddd
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	3b30      	subs	r3, #48	; 0x30
 80013cc:	2264      	movs	r2, #100	; 0x64
 80013ce:	fb02 f103 	mul.w	r1, r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	3301      	adds	r3, #1
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80013dc:	4613      	mov	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	18ca      	adds	r2, r1, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	3302      	adds	r3, #2
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	3b30      	subs	r3, #48	; 0x30
 80013ee:	4413      	add	r3, r2
 80013f0:	61fb      	str	r3, [r7, #28]
        // 나머지 부분 (분)
        minutes = atof(coordinate + 3); // mm.mmmm
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	3303      	adds	r3, #3
 80013f6:	4618      	mov	r0, r3
 80013f8:	f003 ffe6 	bl	80053c8 <atof>
 80013fc:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001400:	e004      	b.n	800140c <convertToDecimalDegrees+0x8c>
    } else {
        printf("Invalid type\n");
 8001402:	4811      	ldr	r0, [pc, #68]	; (8001448 <convertToDecimalDegrees+0xc8>)
 8001404:	f005 fb8a 	bl	8006b1c <puts>
        return;
 8001408:	bf00      	nop
 800140a:	e017      	b.n	800143c <convertToDecimalDegrees+0xbc>
    }

    // 소수점 부분 계산
    decimalDegrees = degrees + (minutes / 60.0);
 800140c:	69f8      	ldr	r0, [r7, #28]
 800140e:	f7ff f803 	bl	8000418 <__aeabi_i2d>
 8001412:	4604      	mov	r4, r0
 8001414:	460d      	mov	r5, r1
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <convertToDecimalDegrees+0xcc>)
 800141c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001420:	f7ff f98e 	bl	8000740 <__aeabi_ddiv>
 8001424:	4602      	mov	r2, r0
 8001426:	460b      	mov	r3, r1
 8001428:	4620      	mov	r0, r4
 800142a:	4629      	mov	r1, r5
 800142c:	f7fe fea8 	bl	8000180 <__adddf3>
 8001430:	4602      	mov	r2, r0
 8001432:	460b      	mov	r3, r1
 8001434:	e9c7 2302 	strd	r2, r3, [r7, #8]

    return decimalDegrees;
 8001438:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 800143c:	4610      	mov	r0, r2
 800143e:	4619      	mov	r1, r3
 8001440:	3720      	adds	r7, #32
 8001442:	46bd      	mov	sp, r7
 8001444:	bdb0      	pop	{r4, r5, r7, pc}
 8001446:	bf00      	nop
 8001448:	080095f0 	.word	0x080095f0
 800144c:	404e0000 	.word	0x404e0000

08001450 <parseGPSData>:

void parseGPSData(uint8_t *buffer, uint16_t size) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	; 0x28
 8001454:	af02      	add	r7, sp, #8
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	460b      	mov	r3, r1
 800145a:	807b      	strh	r3, [r7, #2]
	char *nmeaGGA = NULL;
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
	double la, lo;
	//printf("%s", (char*)buffer);
	// DMA 버퍼?��?�� $GPGGA 문자?��?�� �??��
	nmeaGGA = strstr((char*) buffer, "GLL");
 8001460:	4927      	ldr	r1, [pc, #156]	; (8001500 <parseGPSData+0xb0>)
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f005 fd72 	bl	8006f4c <strstr>
 8001468:	60f8      	str	r0, [r7, #12]
	if (nmeaGGA != NULL) {
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d043      	beq.n	80014f8 <parseGPSData+0xa8>
		char *token;

		// NMEA 메시�? ?��?��?��
		token = strtok(nmeaGGA, ",");
 8001470:	4924      	ldr	r1, [pc, #144]	; (8001504 <parseGPSData+0xb4>)
 8001472:	68f8      	ldr	r0, [r7, #12]
 8001474:	f005 fd0e 	bl	8006e94 <strtok>
 8001478:	60b8      	str	r0, [r7, #8]

//        // UTC ?���? (무시)
//        token = strtok(NULL, ",");

		// ?��?��
		token = strtok(NULL, ",");
 800147a:	4922      	ldr	r1, [pc, #136]	; (8001504 <parseGPSData+0xb4>)
 800147c:	2000      	movs	r0, #0
 800147e:	f005 fd09 	bl	8006e94 <strtok>
 8001482:	60b8      	str	r0, [r7, #8]
		if (token != NULL) {
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d00d      	beq.n	80014a6 <parseGPSData+0x56>
			strncpy(latitude, token, sizeof(latitude) - 1);
 800148a:	220f      	movs	r2, #15
 800148c:	68b9      	ldr	r1, [r7, #8]
 800148e:	481e      	ldr	r0, [pc, #120]	; (8001508 <parseGPSData+0xb8>)
 8001490:	f005 fcec 	bl	8006e6c <strncpy>
			latitude[sizeof(latitude) - 1] = '\0';
 8001494:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <parseGPSData+0xb8>)
 8001496:	2200      	movs	r2, #0
 8001498:	73da      	strb	r2, [r3, #15]
			la = convertToDecimalDegrees(latitude, 'L');
 800149a:	214c      	movs	r1, #76	; 0x4c
 800149c:	481a      	ldr	r0, [pc, #104]	; (8001508 <parseGPSData+0xb8>)
 800149e:	f7ff ff6f 	bl	8001380 <convertToDecimalDegrees>
 80014a2:	e9c7 0106 	strd	r0, r1, [r7, #24]
		}

		// N/S ?��?��
		token = strtok(NULL, ",");
 80014a6:	4917      	ldr	r1, [pc, #92]	; (8001504 <parseGPSData+0xb4>)
 80014a8:	2000      	movs	r0, #0
 80014aa:	f005 fcf3 	bl	8006e94 <strtok>
 80014ae:	60b8      	str	r0, [r7, #8]

		// 경도
		token = strtok(NULL, ",");
 80014b0:	4914      	ldr	r1, [pc, #80]	; (8001504 <parseGPSData+0xb4>)
 80014b2:	2000      	movs	r0, #0
 80014b4:	f005 fcee 	bl	8006e94 <strtok>
 80014b8:	60b8      	str	r0, [r7, #8]
		if (token != NULL) {
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d00d      	beq.n	80014dc <parseGPSData+0x8c>
			strncpy(longitude, token, sizeof(longitude) - 1);
 80014c0:	220f      	movs	r2, #15
 80014c2:	68b9      	ldr	r1, [r7, #8]
 80014c4:	4811      	ldr	r0, [pc, #68]	; (800150c <parseGPSData+0xbc>)
 80014c6:	f005 fcd1 	bl	8006e6c <strncpy>
			longitude[sizeof(longitude) - 1] = '\0';
 80014ca:	4b10      	ldr	r3, [pc, #64]	; (800150c <parseGPSData+0xbc>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	73da      	strb	r2, [r3, #15]
			lo = convertToDecimalDegrees(longitude, 'G');
 80014d0:	2147      	movs	r1, #71	; 0x47
 80014d2:	480e      	ldr	r0, [pc, #56]	; (800150c <parseGPSData+0xbc>)
 80014d4:	f7ff ff54 	bl	8001380 <convertToDecimalDegrees>
 80014d8:	e9c7 0104 	strd	r0, r1, [r7, #16]
		}

		// E/W ?��?��
		token = strtok(NULL, ",");
 80014dc:	4909      	ldr	r1, [pc, #36]	; (8001504 <parseGPSData+0xb4>)
 80014de:	2000      	movs	r0, #0
 80014e0:	f005 fcd8 	bl	8006e94 <strtok>
 80014e4:	60b8      	str	r0, [r7, #8]

		// ?��?��?�� 결과�? ?��버그 출력
		printf("\r\nLatitude: %.6f, Longitude: %.6f\r\n", la, lo);
 80014e6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80014ea:	e9cd 2300 	strd	r2, r3, [sp]
 80014ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014f2:	4807      	ldr	r0, [pc, #28]	; (8001510 <parseGPSData+0xc0>)
 80014f4:	f005 faac 	bl	8006a50 <iprintf>
	}
}
 80014f8:	bf00      	nop
 80014fa:	3720      	adds	r7, #32
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	08009600 	.word	0x08009600
 8001504:	080095e8 	.word	0x080095e8
 8001508:	200020dc 	.word	0x200020dc
 800150c:	200020ec 	.word	0x200020ec
 8001510:	08009604 	.word	0x08009604

08001514 <SetMode>:
#define LoRa_RX_BUFFER_SIZE 64

uint8_t LoRaRxBuffer[LoRa_RX_BUFFER_SIZE]; // 수신 데이터를 저장할 버퍼
volatile uint8_t rxCompleteFlag = 0; // 데이터 수신 완료 플래그

void SetMode(uint8_t mode) {
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
	switch (mode) {
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	2b03      	cmp	r3, #3
 8001522:	d837      	bhi.n	8001594 <SetMode+0x80>
 8001524:	a201      	add	r2, pc, #4	; (adr r2, 800152c <SetMode+0x18>)
 8001526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152a:	bf00      	nop
 800152c:	0800153d 	.word	0x0800153d
 8001530:	08001553 	.word	0x08001553
 8001534:	08001569 	.word	0x08001569
 8001538:	0800157f 	.word	0x0800157f
	case 0:
		HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_RESET);
 800153c:	2200      	movs	r2, #0
 800153e:	2101      	movs	r1, #1
 8001540:	4816      	ldr	r0, [pc, #88]	; (800159c <SetMode+0x88>)
 8001542:	f001 fcd0 	bl	8002ee6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	2102      	movs	r1, #2
 800154a:	4814      	ldr	r0, [pc, #80]	; (800159c <SetMode+0x88>)
 800154c:	f001 fccb 	bl	8002ee6 <HAL_GPIO_WritePin>
		break;
 8001550:	e020      	b.n	8001594 <SetMode+0x80>
	case 1:
		HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_SET);
 8001552:	2201      	movs	r2, #1
 8001554:	2101      	movs	r1, #1
 8001556:	4811      	ldr	r0, [pc, #68]	; (800159c <SetMode+0x88>)
 8001558:	f001 fcc5 	bl	8002ee6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_RESET);
 800155c:	2200      	movs	r2, #0
 800155e:	2102      	movs	r1, #2
 8001560:	480e      	ldr	r0, [pc, #56]	; (800159c <SetMode+0x88>)
 8001562:	f001 fcc0 	bl	8002ee6 <HAL_GPIO_WritePin>
		break;
 8001566:	e015      	b.n	8001594 <SetMode+0x80>
	case 2:
		HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_RESET);
 8001568:	2200      	movs	r2, #0
 800156a:	2101      	movs	r1, #1
 800156c:	480b      	ldr	r0, [pc, #44]	; (800159c <SetMode+0x88>)
 800156e:	f001 fcba 	bl	8002ee6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_SET);
 8001572:	2201      	movs	r2, #1
 8001574:	2102      	movs	r1, #2
 8001576:	4809      	ldr	r0, [pc, #36]	; (800159c <SetMode+0x88>)
 8001578:	f001 fcb5 	bl	8002ee6 <HAL_GPIO_WritePin>
		break;
 800157c:	e00a      	b.n	8001594 <SetMode+0x80>
	case 3:
		HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_SET);
 800157e:	2201      	movs	r2, #1
 8001580:	2101      	movs	r1, #1
 8001582:	4806      	ldr	r0, [pc, #24]	; (800159c <SetMode+0x88>)
 8001584:	f001 fcaf 	bl	8002ee6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_SET);
 8001588:	2201      	movs	r2, #1
 800158a:	2102      	movs	r1, #2
 800158c:	4803      	ldr	r0, [pc, #12]	; (800159c <SetMode+0x88>)
 800158e:	f001 fcaa 	bl	8002ee6 <HAL_GPIO_WritePin>
		break;
 8001592:	bf00      	nop
	}
}
 8001594:	bf00      	nop
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40010800 	.word	0x40010800

080015a0 <_write>:

uint8_t modeFlag = 0;



int _write(int file, unsigned char *p, int len) {
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
	if (UART_Print_Port == 0) {
 80015ac:	4b13      	ldr	r3, [pc, #76]	; (80015fc <_write+0x5c>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d107      	bne.n	80015c4 <_write+0x24>
		HAL_UART_Transmit(&huart1, p, len, 10);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	230a      	movs	r3, #10
 80015ba:	68b9      	ldr	r1, [r7, #8]
 80015bc:	4810      	ldr	r0, [pc, #64]	; (8001600 <_write+0x60>)
 80015be:	f002 feed 	bl	800439c <HAL_UART_Transmit>
 80015c2:	e016      	b.n	80015f2 <_write+0x52>
	} else if (UART_Print_Port == 1) {
 80015c4:	4b0d      	ldr	r3, [pc, #52]	; (80015fc <_write+0x5c>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d107      	bne.n	80015dc <_write+0x3c>
		HAL_UART_Transmit(&huart2, p, len, 10);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	230a      	movs	r3, #10
 80015d2:	68b9      	ldr	r1, [r7, #8]
 80015d4:	480b      	ldr	r0, [pc, #44]	; (8001604 <_write+0x64>)
 80015d6:	f002 fee1 	bl	800439c <HAL_UART_Transmit>
 80015da:	e00a      	b.n	80015f2 <_write+0x52>
	} else if (UART_Print_Port == 2) {
 80015dc:	4b07      	ldr	r3, [pc, #28]	; (80015fc <_write+0x5c>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d106      	bne.n	80015f2 <_write+0x52>
		HAL_UART_Transmit(&huart3, p, len, 10);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	230a      	movs	r3, #10
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	4806      	ldr	r0, [pc, #24]	; (8001608 <_write+0x68>)
 80015ee:	f002 fed5 	bl	800439c <HAL_UART_Transmit>
	}
	return len;
 80015f2:	687b      	ldr	r3, [r7, #4]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	2000213d 	.word	0x2000213d
 8001600:	2000026c 	.word	0x2000026c
 8001604:	200002b4 	.word	0x200002b4
 8001608:	200002fc 	.word	0x200002fc

0800160c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800160c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001610:	b09e      	sub	sp, #120	; 0x78
 8001612:	af16      	add	r7, sp, #88	; 0x58
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001614:	f000 fe96 	bl	8002344 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001618:	f000 f988 	bl	800192c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800161c:	f000 fa90 	bl	8001b40 <MX_GPIO_Init>
	MX_DMA_Init();
 8001620:	f000 fa70 	bl	8001b04 <MX_DMA_Init>
	MX_I2C1_Init();
 8001624:	f000 f9c2 	bl	80019ac <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8001628:	f000 f9ee 	bl	8001a08 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800162c:	f000 fa16 	bl	8001a5c <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8001630:	f000 fa3e 	bl	8001ab0 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart1, UART1_Rx_Data, 1);
 8001634:	2201      	movs	r2, #1
 8001636:	499a      	ldr	r1, [pc, #616]	; (80018a0 <main+0x294>)
 8001638:	489a      	ldr	r0, [pc, #616]	; (80018a4 <main+0x298>)
 800163a:	f002 ff32 	bl	80044a2 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart2, LoRaRxBuffer, 1);
 800163e:	2201      	movs	r2, #1
 8001640:	4999      	ldr	r1, [pc, #612]	; (80018a8 <main+0x29c>)
 8001642:	489a      	ldr	r0, [pc, #616]	; (80018ac <main+0x2a0>)
 8001644:	f002 ff2d 	bl	80044a2 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3, rxBuffer, 1);
 8001648:	2201      	movs	r2, #1
 800164a:	4999      	ldr	r1, [pc, #612]	; (80018b0 <main+0x2a4>)
 800164c:	4899      	ldr	r0, [pc, #612]	; (80018b4 <main+0x2a8>)
 800164e:	f002 ff28 	bl	80044a2 <HAL_UART_Receive_IT>
	setvbuf(stdout, NULL, _IONBF, 0);
 8001652:	4b99      	ldr	r3, [pc, #612]	; (80018b8 <main+0x2ac>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	6898      	ldr	r0, [r3, #8]
 8001658:	2300      	movs	r3, #0
 800165a:	2202      	movs	r2, #2
 800165c:	2100      	movs	r1, #0
 800165e:	f005 fa65 	bl	8006b2c <setvbuf>
	//	printf("HELL WORLD\r\n");
	LCD_Init(LCD_ADDR);
 8001662:	204e      	movs	r0, #78	; 0x4e
 8001664:	f7ff faec 	bl	8000c40 <LCD_Init>
	LCD_SET_CGRAM(LCD_ADDR, 0x00, BNumber);
 8001668:	4a94      	ldr	r2, [pc, #592]	; (80018bc <main+0x2b0>)
 800166a:	2100      	movs	r1, #0
 800166c:	204e      	movs	r0, #78	; 0x4e
 800166e:	f7ff fb1e 	bl	8000cae <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x01, BUp);
 8001672:	4a93      	ldr	r2, [pc, #588]	; (80018c0 <main+0x2b4>)
 8001674:	2101      	movs	r1, #1
 8001676:	204e      	movs	r0, #78	; 0x4e
 8001678:	f7ff fb19 	bl	8000cae <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x02, BDown);
 800167c:	4a91      	ldr	r2, [pc, #580]	; (80018c4 <main+0x2b8>)
 800167e:	2102      	movs	r1, #2
 8001680:	204e      	movs	r0, #78	; 0x4e
 8001682:	f7ff fb14 	bl	8000cae <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x03, BRight);
 8001686:	4a90      	ldr	r2, [pc, #576]	; (80018c8 <main+0x2bc>)
 8001688:	2103      	movs	r1, #3
 800168a:	204e      	movs	r0, #78	; 0x4e
 800168c:	f7ff fb0f 	bl	8000cae <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x04, BLeft);
 8001690:	4a8e      	ldr	r2, [pc, #568]	; (80018cc <main+0x2c0>)
 8001692:	2104      	movs	r1, #4
 8001694:	204e      	movs	r0, #78	; 0x4e
 8001696:	f7ff fb0a 	bl	8000cae <LCD_SET_CGRAM>
//		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_RIGHT);
//	}
//	LCD_SendData(LCD_ADDR, 1);

	//flash
	uint32_t ModeFlashAddress = 0x0800CB00;  // ???��?�� ?��?��?�� 메모�?? 주소
 800169a:	4b8d      	ldr	r3, [pc, #564]	; (80018d0 <main+0x2c4>)
 800169c:	613b      	str	r3, [r7, #16]
	uint32_t DataFlashAddress = 0x0800CC00; // ???��?�� ?��?��?�� 메모�?? 주소
 800169e:	4b8d      	ldr	r3, [pc, #564]	; (80018d4 <main+0x2c8>)
 80016a0:	61fb      	str	r3, [r7, #28]
	uint16_t InfoModeFlag = Flash_Read(ModeFlashAddress);
 80016a2:	6938      	ldr	r0, [r7, #16]
 80016a4:	f7ff fd7e 	bl	80011a4 <Flash_Read>
 80016a8:	4603      	mov	r3, r0
 80016aa:	837b      	strh	r3, [r7, #26]
//	Flash_Erase_Page(0x0800DC00);
//	Flash_Erase_Page(0x0800E000);
//	Flash_Erase_Page(0x0800E400);

	//printf("ModeFlag:%d", InfoModeFlag);
	if (InfoModeFlag == 1) {
 80016ac:	8b7b      	ldrh	r3, [r7, #26]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d158      	bne.n	8001764 <main+0x158>
		DataFlashAddress = CallData(DataFlashAddress);
 80016b2:	69f8      	ldr	r0, [r7, #28]
 80016b4:	f7ff fe18 	bl	80012e8 <CallData>
 80016b8:	61f8      	str	r0, [r7, #28]
		strncpy(data[0].busStopID, "44444", sizeof(data[0].busStopID) - 1);
 80016ba:	2207      	movs	r2, #7
 80016bc:	4986      	ldr	r1, [pc, #536]	; (80018d8 <main+0x2cc>)
 80016be:	4887      	ldr	r0, [pc, #540]	; (80018dc <main+0x2d0>)
 80016c0:	f005 fbd4 	bl	8006e6c <strncpy>
		strncpy(data[0].lati, "127.362724", sizeof(data[0].lati) - 1);
 80016c4:	220f      	movs	r2, #15
 80016c6:	4986      	ldr	r1, [pc, #536]	; (80018e0 <main+0x2d4>)
 80016c8:	4886      	ldr	r0, [pc, #536]	; (80018e4 <main+0x2d8>)
 80016ca:	f005 fbcf 	bl	8006e6c <strncpy>
		strncpy(data[0].longi, "36.391382", sizeof(data[0].longi) - 1);
 80016ce:	220f      	movs	r2, #15
 80016d0:	4985      	ldr	r1, [pc, #532]	; (80018e8 <main+0x2dc>)
 80016d2:	4886      	ldr	r0, [pc, #536]	; (80018ec <main+0x2e0>)
 80016d4:	f005 fbca 	bl	8006e6c <strncpy>

		LCD_Write_Info(data[nowIdx], data[nowIdx+1]);
 80016d8:	4b85      	ldr	r3, [pc, #532]	; (80018f0 <main+0x2e4>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	4b84      	ldr	r3, [pc, #528]	; (80018f0 <main+0x2e4>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	3301      	adds	r3, #1
 80016e2:	4984      	ldr	r1, [pc, #528]	; (80018f4 <main+0x2e8>)
 80016e4:	2032      	movs	r0, #50	; 0x32
 80016e6:	fb00 f202 	mul.w	r2, r0, r2
 80016ea:	188c      	adds	r4, r1, r2
 80016ec:	4a81      	ldr	r2, [pc, #516]	; (80018f4 <main+0x2e8>)
 80016ee:	2132      	movs	r1, #50	; 0x32
 80016f0:	fb01 f303 	mul.w	r3, r1, r3
 80016f4:	4413      	add	r3, r2
 80016f6:	461d      	mov	r5, r3
 80016f8:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
 80016fc:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8001700:	4666      	mov	r6, ip
 8001702:	462b      	mov	r3, r5
 8001704:	6818      	ldr	r0, [r3, #0]
 8001706:	6859      	ldr	r1, [r3, #4]
 8001708:	689a      	ldr	r2, [r3, #8]
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800170e:	3510      	adds	r5, #16
 8001710:	f10c 0c10 	add.w	ip, ip, #16
 8001714:	4575      	cmp	r5, lr
 8001716:	d1f3      	bne.n	8001700 <main+0xf4>
 8001718:	4662      	mov	r2, ip
 800171a:	462b      	mov	r3, r5
 800171c:	881b      	ldrh	r3, [r3, #0]
 800171e:	8013      	strh	r3, [r2, #0]
 8001720:	6823      	ldr	r3, [r4, #0]
 8001722:	469a      	mov	sl, r3
 8001724:	6863      	ldr	r3, [r4, #4]
 8001726:	4699      	mov	r9, r3
 8001728:	68a3      	ldr	r3, [r4, #8]
 800172a:	4698      	mov	r8, r3
 800172c:	68e3      	ldr	r3, [r4, #12]
 800172e:	469e      	mov	lr, r3
 8001730:	3410      	adds	r4, #16
 8001732:	466e      	mov	r6, sp
 8001734:	f104 0c20 	add.w	ip, r4, #32
 8001738:	4635      	mov	r5, r6
 800173a:	4623      	mov	r3, r4
 800173c:	6818      	ldr	r0, [r3, #0]
 800173e:	6859      	ldr	r1, [r3, #4]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001746:	3410      	adds	r4, #16
 8001748:	3610      	adds	r6, #16
 800174a:	4564      	cmp	r4, ip
 800174c:	d1f4      	bne.n	8001738 <main+0x12c>
 800174e:	4632      	mov	r2, r6
 8001750:	4623      	mov	r3, r4
 8001752:	881b      	ldrh	r3, [r3, #0]
 8001754:	8013      	strh	r3, [r2, #0]
 8001756:	4650      	mov	r0, sl
 8001758:	4649      	mov	r1, r9
 800175a:	4642      	mov	r2, r8
 800175c:	4673      	mov	r3, lr
 800175e:	f7ff fad2 	bl	8000d06 <LCD_Write_Info>
 8001762:	e019      	b.n	8001798 <main+0x18c>
	} else if (InfoModeFlag == 0) {
 8001764:	8b7b      	ldrh	r3, [r7, #26]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d10c      	bne.n	8001784 <main+0x178>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CLEAR); //Clear
 800176a:	2101      	movs	r1, #1
 800176c:	204e      	movs	r0, #78	; 0x4e
 800176e:	f7ff fa43 	bl	8000bf8 <LCD_SendCommand>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_1);
 8001772:	2180      	movs	r1, #128	; 0x80
 8001774:	204e      	movs	r0, #78	; 0x4e
 8001776:	f7ff fa3f 	bl	8000bf8 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "InputMode");
 800177a:	495f      	ldr	r1, [pc, #380]	; (80018f8 <main+0x2ec>)
 800177c:	204e      	movs	r0, #78	; 0x4e
 800177e:	f7ff fa7c 	bl	8000c7a <LCD_SendString>
 8001782:	e009      	b.n	8001798 <main+0x18c>
	} else {
		InfoModeFlag = 0;
 8001784:	2300      	movs	r3, #0
 8001786:	837b      	strh	r3, [r7, #26]
		Flash_Unlock();
 8001788:	f7ff fb22 	bl	8000dd0 <Flash_Unlock>
		Flash_Write(ModeFlashAddress, 0);
 800178c:	2100      	movs	r1, #0
 800178e:	6938      	ldr	r0, [r7, #16]
 8001790:	f7ff fb3e 	bl	8000e10 <Flash_Write>
		Flash_Lock();
 8001794:	f7ff fb2e 	bl	8000df4 <Flash_Lock>
	}

	HAL_UART_Receive_DMA(&huart3, rxBuffer, RX3_BUFFER_SIZE);
 8001798:	f44f 7280 	mov.w	r2, #256	; 0x100
 800179c:	4944      	ldr	r1, [pc, #272]	; (80018b0 <main+0x2a4>)
 800179e:	4845      	ldr	r0, [pc, #276]	; (80018b4 <main+0x2a8>)
 80017a0:	f002 fea4 	bl	80044ec <HAL_UART_Receive_DMA>

	//LoRa ================================================================
	SetMode(0);
 80017a4:	2000      	movs	r0, #0
 80017a6:	f7ff feb5 	bl	8001514 <SetMode>

	uint8_t data[] = "Hello LoRa!";
 80017aa:	4a54      	ldr	r2, [pc, #336]	; (80018fc <main+0x2f0>)
 80017ac:	1d3b      	adds	r3, r7, #4
 80017ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80017b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	//FW===================================================================
	modeFlag = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 80017b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017b8:	4851      	ldr	r0, [pc, #324]	; (8001900 <main+0x2f4>)
 80017ba:	f001 fb7d 	bl	8002eb8 <HAL_GPIO_ReadPin>
 80017be:	4603      	mov	r3, r0
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b50      	ldr	r3, [pc, #320]	; (8001904 <main+0x2f8>)
 80017c4:	701a      	strb	r2, [r3, #0]
//		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8); //BUZZER
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9); //Debug LED
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13); //Stop LED
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); //GPS LED

		if (!modeFlag) { //Local Mode
 80017c6:	4b4f      	ldr	r3, [pc, #316]	; (8001904 <main+0x2f8>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1fb      	bne.n	80017c6 <main+0x1ba>
			while(1){
				if (UART1_Rx_End) {
 80017ce:	4b4e      	ldr	r3, [pc, #312]	; (8001908 <main+0x2fc>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d054      	beq.n	8001880 <main+0x274>
					//printf("Echo\r\n");
					if (!strcmp(UART1_Rx_Buffer, "Input")) {
 80017d6:	494d      	ldr	r1, [pc, #308]	; (800190c <main+0x300>)
 80017d8:	484d      	ldr	r0, [pc, #308]	; (8001910 <main+0x304>)
 80017da:	f7fe fcb9 	bl	8000150 <strcmp>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d10b      	bne.n	80017fc <main+0x1f0>
						Flash_Erase_Page(ModeFlashAddress);
 80017e4:	6938      	ldr	r0, [r7, #16]
 80017e6:	f7ff fce9 	bl	80011bc <Flash_Erase_Page>
						Flash_Unlock();
 80017ea:	f7ff faf1 	bl	8000dd0 <Flash_Unlock>
						Flash_Write(ModeFlashAddress, (uint8_t)0);
 80017ee:	2100      	movs	r1, #0
 80017f0:	6938      	ldr	r0, [r7, #16]
 80017f2:	f7ff fb0d 	bl	8000e10 <Flash_Write>
						Flash_Lock();
 80017f6:	f7ff fafd 	bl	8000df4 <Flash_Lock>
 80017fa:	e02d      	b.n	8001858 <main+0x24c>
					} else if (!strcmp(UART1_Rx_Buffer, "OutPut")) {
 80017fc:	4945      	ldr	r1, [pc, #276]	; (8001914 <main+0x308>)
 80017fe:	4844      	ldr	r0, [pc, #272]	; (8001910 <main+0x304>)
 8001800:	f7fe fca6 	bl	8000150 <strcmp>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10b      	bne.n	8001822 <main+0x216>
						Flash_Erase_Page(ModeFlashAddress);
 800180a:	6938      	ldr	r0, [r7, #16]
 800180c:	f7ff fcd6 	bl	80011bc <Flash_Erase_Page>
						Flash_Unlock();
 8001810:	f7ff fade 	bl	8000dd0 <Flash_Unlock>
						Flash_Write(ModeFlashAddress, 1);
 8001814:	2101      	movs	r1, #1
 8001816:	6938      	ldr	r0, [r7, #16]
 8001818:	f7ff fafa 	bl	8000e10 <Flash_Write>
						Flash_Lock();
 800181c:	f7ff faea 	bl	8000df4 <Flash_Lock>
 8001820:	e01a      	b.n	8001858 <main+0x24c>
					} else if ((!strncmp(UART1_Rx_Buffer, "Data", 4)
 8001822:	2204      	movs	r2, #4
 8001824:	493c      	ldr	r1, [pc, #240]	; (8001918 <main+0x30c>)
 8001826:	483a      	ldr	r0, [pc, #232]	; (8001910 <main+0x304>)
 8001828:	f005 fb0e 	bl	8006e48 <strncmp>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d007      	beq.n	8001842 <main+0x236>
							|| !strncmp(UART1_Rx_Buffer, "data", 4))
 8001832:	2204      	movs	r2, #4
 8001834:	4939      	ldr	r1, [pc, #228]	; (800191c <main+0x310>)
 8001836:	4836      	ldr	r0, [pc, #216]	; (8001910 <main+0x304>)
 8001838:	f005 fb06 	bl	8006e48 <strncmp>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10a      	bne.n	8001858 <main+0x24c>
							&& InfoModeFlag == 0) {
 8001842:	8b7b      	ldrh	r3, [r7, #26]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d107      	bne.n	8001858 <main+0x24c>
						DataFlashAddress = Flash_Write_Data(DataFlashAddress, UART1_Rx_Buffer);
 8001848:	4931      	ldr	r1, [pc, #196]	; (8001910 <main+0x304>)
 800184a:	69f8      	ldr	r0, [r7, #28]
 800184c:	f7ff fb42 	bl	8000ed4 <Flash_Write_Data>
 8001850:	61f8      	str	r0, [r7, #28]
						//printf("Data\r\n");
						printf("N\r\n");
 8001852:	4833      	ldr	r0, [pc, #204]	; (8001920 <main+0x314>)
 8001854:	f005 f962 	bl	8006b1c <puts>
					}
					//HAL_UART_Transmit(&huart1, UART1_Rx_Buffer, UART1_Len, 2);
					for (int i = 0; i < 50; i++) {
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	e007      	b.n	800186e <main+0x262>
						UART1_Rx_Buffer[i] = '\0';
 800185e:	4a2c      	ldr	r2, [pc, #176]	; (8001910 <main+0x304>)
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	4413      	add	r3, r2
 8001864:	2200      	movs	r2, #0
 8001866:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 50; i++) {
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	3301      	adds	r3, #1
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	2b31      	cmp	r3, #49	; 0x31
 8001872:	ddf4      	ble.n	800185e <main+0x252>
					}
					UART1_Len = 0;
 8001874:	4b2b      	ldr	r3, [pc, #172]	; (8001924 <main+0x318>)
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
					UART1_Rx_End = 0;
 800187a:	4b23      	ldr	r3, [pc, #140]	; (8001908 <main+0x2fc>)
 800187c:	2200      	movs	r2, #0
 800187e:	701a      	strb	r2, [r3, #0]
				}

				if (InfoModeFlag){
 8001880:	8b7b      	ldrh	r3, [r7, #26]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0a3      	beq.n	80017ce <main+0x1c2>
					if (dataReceived) {
 8001886:	4b28      	ldr	r3, [pc, #160]	; (8001928 <main+0x31c>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d09f      	beq.n	80017ce <main+0x1c2>
						parseGPSData(rxBuffer, RX3_BUFFER_SIZE);
 800188e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001892:	4807      	ldr	r0, [pc, #28]	; (80018b0 <main+0x2a4>)
 8001894:	f7ff fddc 	bl	8001450 <parseGPSData>
						dataReceived = 0;
 8001898:	4b23      	ldr	r3, [pc, #140]	; (8001928 <main+0x31c>)
 800189a:	2200      	movs	r2, #0
 800189c:	701a      	strb	r2, [r3, #0]
				if (UART1_Rx_End) {
 800189e:	e796      	b.n	80017ce <main+0x1c2>
 80018a0:	20002140 	.word	0x20002140
 80018a4:	2000026c 	.word	0x2000026c
 80018a8:	200020fc 	.word	0x200020fc
 80018ac:	200002b4 	.word	0x200002b4
 80018b0:	20002178 	.word	0x20002178
 80018b4:	200002fc 	.word	0x200002fc
 80018b8:	200001f8 	.word	0x200001f8
 80018bc:	20000000 	.word	0x20000000
 80018c0:	20000008 	.word	0x20000008
 80018c4:	20000010 	.word	0x20000010
 80018c8:	20000018 	.word	0x20000018
 80018cc:	20000020 	.word	0x20000020
 80018d0:	0800cb00 	.word	0x0800cb00
 80018d4:	0800cc00 	.word	0x0800cc00
 80018d8:	08009628 	.word	0x08009628
 80018dc:	20000392 	.word	0x20000392
 80018e0:	08009630 	.word	0x08009630
 80018e4:	2000039a 	.word	0x2000039a
 80018e8:	0800963c 	.word	0x0800963c
 80018ec:	200003aa 	.word	0x200003aa
 80018f0:	200020d4 	.word	0x200020d4
 80018f4:	20000388 	.word	0x20000388
 80018f8:	08009648 	.word	0x08009648
 80018fc:	08009678 	.word	0x08009678
 8001900:	40010800 	.word	0x40010800
 8001904:	20002279 	.word	0x20002279
 8001908:	20002177 	.word	0x20002177
 800190c:	08009654 	.word	0x08009654
 8001910:	20002144 	.word	0x20002144
 8001914:	0800965c 	.word	0x0800965c
 8001918:	08009664 	.word	0x08009664
 800191c:	0800966c 	.word	0x0800966c
 8001920:	08009674 	.word	0x08009674
 8001924:	20002176 	.word	0x20002176
 8001928:	20002278 	.word	0x20002278

0800192c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b090      	sub	sp, #64	; 0x40
 8001930:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001932:	f107 0318 	add.w	r3, r7, #24
 8001936:	2228      	movs	r2, #40	; 0x28
 8001938:	2100      	movs	r1, #0
 800193a:	4618      	mov	r0, r3
 800193c:	f005 fa7c 	bl	8006e38 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001940:	1d3b      	adds	r3, r7, #4
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
 800194c:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800194e:	2302      	movs	r3, #2
 8001950:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001952:	2301      	movs	r3, #1
 8001954:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001956:	2310      	movs	r3, #16
 8001958:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800195a:	2302      	movs	r3, #2
 800195c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800195e:	2300      	movs	r3, #0
 8001960:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001962:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001966:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001968:	f107 0318 	add.w	r3, r7, #24
 800196c:	4618      	mov	r0, r3
 800196e:	f002 f8b5 	bl	8003adc <HAL_RCC_OscConfig>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <SystemClock_Config+0x50>
		Error_Handler();
 8001978:	f000 fa30 	bl	8001ddc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800197c:	230f      	movs	r3, #15
 800197e:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001980:	2302      	movs	r3, #2
 8001982:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001984:	2300      	movs	r3, #0
 8001986:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001988:	2300      	movs	r3, #0
 800198a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001990:	1d3b      	adds	r3, r7, #4
 8001992:	2100      	movs	r1, #0
 8001994:	4618      	mov	r0, r3
 8001996:	f002 fb23 	bl	8003fe0 <HAL_RCC_ClockConfig>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <SystemClock_Config+0x78>
		Error_Handler();
 80019a0:	f000 fa1c 	bl	8001ddc <Error_Handler>
	}
}
 80019a4:	bf00      	nop
 80019a6:	3740      	adds	r7, #64	; 0x40
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80019b0:	4b12      	ldr	r3, [pc, #72]	; (80019fc <MX_I2C1_Init+0x50>)
 80019b2:	4a13      	ldr	r2, [pc, #76]	; (8001a00 <MX_I2C1_Init+0x54>)
 80019b4:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80019b6:	4b11      	ldr	r3, [pc, #68]	; (80019fc <MX_I2C1_Init+0x50>)
 80019b8:	4a12      	ldr	r2, [pc, #72]	; (8001a04 <MX_I2C1_Init+0x58>)
 80019ba:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <MX_I2C1_Init+0x50>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <MX_I2C1_Init+0x50>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c8:	4b0c      	ldr	r3, [pc, #48]	; (80019fc <MX_I2C1_Init+0x50>)
 80019ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ce:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019d0:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <MX_I2C1_Init+0x50>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80019d6:	4b09      	ldr	r3, [pc, #36]	; (80019fc <MX_I2C1_Init+0x50>)
 80019d8:	2200      	movs	r2, #0
 80019da:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019dc:	4b07      	ldr	r3, [pc, #28]	; (80019fc <MX_I2C1_Init+0x50>)
 80019de:	2200      	movs	r2, #0
 80019e0:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019e2:	4b06      	ldr	r3, [pc, #24]	; (80019fc <MX_I2C1_Init+0x50>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80019e8:	4804      	ldr	r0, [pc, #16]	; (80019fc <MX_I2C1_Init+0x50>)
 80019ea:	f001 faad 	bl	8002f48 <HAL_I2C_Init>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80019f4:	f000 f9f2 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000218 	.word	0x20000218
 8001a00:	40005400 	.word	0x40005400
 8001a04:	000186a0 	.word	0x000186a0

08001a08 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a0e:	4a12      	ldr	r2, [pc, #72]	; (8001a58 <MX_USART1_UART_Init+0x50>)
 8001a10:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a18:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001a26:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001a2c:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a2e:	220c      	movs	r2, #12
 8001a30:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a32:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001a3e:	4805      	ldr	r0, [pc, #20]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a40:	f002 fc5c 	bl	80042fc <HAL_UART_Init>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001a4a:	f000 f9c7 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000026c 	.word	0x2000026c
 8001a58:	40013800 	.word	0x40013800

08001a5c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001a60:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <MX_USART2_UART_Init+0x4c>)
 8001a62:	4a12      	ldr	r2, [pc, #72]	; (8001aac <MX_USART2_UART_Init+0x50>)
 8001a64:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8001a66:	4b10      	ldr	r3, [pc, #64]	; (8001aa8 <MX_USART2_UART_Init+0x4c>)
 8001a68:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a6c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <MX_USART2_UART_Init+0x4c>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001a74:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <MX_USART2_UART_Init+0x4c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <MX_USART2_UART_Init+0x4c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001a80:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <MX_USART2_UART_Init+0x4c>)
 8001a82:	220c      	movs	r2, #12
 8001a84:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a86:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <MX_USART2_UART_Init+0x4c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <MX_USART2_UART_Init+0x4c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001a92:	4805      	ldr	r0, [pc, #20]	; (8001aa8 <MX_USART2_UART_Init+0x4c>)
 8001a94:	f002 fc32 	bl	80042fc <HAL_UART_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8001a9e:	f000 f99d 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	200002b4 	.word	0x200002b4
 8001aac:	40004400 	.word	0x40004400

08001ab0 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	; (8001afc <MX_USART3_UART_Init+0x4c>)
 8001ab6:	4a12      	ldr	r2, [pc, #72]	; (8001b00 <MX_USART3_UART_Init+0x50>)
 8001ab8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001aba:	4b10      	ldr	r3, [pc, #64]	; (8001afc <MX_USART3_UART_Init+0x4c>)
 8001abc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ac0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ac2:	4b0e      	ldr	r3, [pc, #56]	; (8001afc <MX_USART3_UART_Init+0x4c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <MX_USART3_UART_Init+0x4c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001ace:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <MX_USART3_UART_Init+0x4c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001ad4:	4b09      	ldr	r3, [pc, #36]	; (8001afc <MX_USART3_UART_Init+0x4c>)
 8001ad6:	220c      	movs	r2, #12
 8001ad8:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ada:	4b08      	ldr	r3, [pc, #32]	; (8001afc <MX_USART3_UART_Init+0x4c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ae0:	4b06      	ldr	r3, [pc, #24]	; (8001afc <MX_USART3_UART_Init+0x4c>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001ae6:	4805      	ldr	r0, [pc, #20]	; (8001afc <MX_USART3_UART_Init+0x4c>)
 8001ae8:	f002 fc08 	bl	80042fc <HAL_UART_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8001af2:	f000 f973 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200002fc 	.word	0x200002fc
 8001b00:	40004800 	.word	0x40004800

08001b04 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <MX_DMA_Init+0x38>)
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	4a0b      	ldr	r2, [pc, #44]	; (8001b3c <MX_DMA_Init+0x38>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	6153      	str	r3, [r2, #20]
 8001b16:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <MX_DMA_Init+0x38>)
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2100      	movs	r1, #0
 8001b26:	200d      	movs	r0, #13
 8001b28:	f000 fd69 	bl	80025fe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001b2c:	200d      	movs	r0, #13
 8001b2e:	f000 fd82 	bl	8002636 <HAL_NVIC_EnableIRQ>

}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40021000 	.word	0x40021000

08001b40 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001b46:	f107 0308 	add.w	r3, r7, #8
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b54:	4b47      	ldr	r3, [pc, #284]	; (8001c74 <MX_GPIO_Init+0x134>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	4a46      	ldr	r2, [pc, #280]	; (8001c74 <MX_GPIO_Init+0x134>)
 8001b5a:	f043 0304 	orr.w	r3, r3, #4
 8001b5e:	6193      	str	r3, [r2, #24]
 8001b60:	4b44      	ldr	r3, [pc, #272]	; (8001c74 <MX_GPIO_Init+0x134>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	607b      	str	r3, [r7, #4]
 8001b6a:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6c:	4b41      	ldr	r3, [pc, #260]	; (8001c74 <MX_GPIO_Init+0x134>)
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	4a40      	ldr	r2, [pc, #256]	; (8001c74 <MX_GPIO_Init+0x134>)
 8001b72:	f043 0308 	orr.w	r3, r3, #8
 8001b76:	6193      	str	r3, [r2, #24]
 8001b78:	4b3e      	ldr	r3, [pc, #248]	; (8001c74 <MX_GPIO_Init+0x134>)
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	f003 0308 	and.w	r3, r3, #8
 8001b80:	603b      	str	r3, [r7, #0]
 8001b82:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin | LORA_M1_Pin | LAMP2_Pin | LAMP1_Pin,
 8001b84:	2200      	movs	r2, #0
 8001b86:	f641 0103 	movw	r1, #6147	; 0x1803
 8001b8a:	483b      	ldr	r0, [pc, #236]	; (8001c78 <MX_GPIO_Init+0x138>)
 8001b8c:	f001 f9ab 	bl	8002ee6 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001b90:	2200      	movs	r2, #0
 8001b92:	f44f 41c6 	mov.w	r1, #25344	; 0x6300
 8001b96:	4839      	ldr	r0, [pc, #228]	; (8001c7c <MX_GPIO_Init+0x13c>)
 8001b98:	f001 f9a5 	bl	8002ee6 <HAL_GPIO_WritePin>
	STOP_LED_Pin | GPS_LED_Pin | BUZZER_Pin | DBG_LED_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pins : LORA_M0_Pin LORA_M1_Pin LAMP2_Pin LAMP1_Pin */
	GPIO_InitStruct.Pin = LORA_M0_Pin | LORA_M1_Pin | LAMP2_Pin | LAMP1_Pin;
 8001b9c:	f641 0303 	movw	r3, #6147	; 0x1803
 8001ba0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001baa:	2302      	movs	r3, #2
 8001bac:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bae:	f107 0308 	add.w	r3, r7, #8
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4830      	ldr	r0, [pc, #192]	; (8001c78 <MX_GPIO_Init+0x138>)
 8001bb6:	f000 fffb 	bl	8002bb0 <HAL_GPIO_Init>

	/*Configure GPIO pin : LORA_AUX_Pin */
	GPIO_InitStruct.Pin = LORA_AUX_Pin;
 8001bba:	2310      	movs	r3, #16
 8001bbc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LORA_AUX_GPIO_Port, &GPIO_InitStruct);
 8001bc6:	f107 0308 	add.w	r3, r7, #8
 8001bca:	4619      	mov	r1, r3
 8001bcc:	482a      	ldr	r0, [pc, #168]	; (8001c78 <MX_GPIO_Init+0x138>)
 8001bce:	f000 ffef 	bl	8002bb0 <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
	GPIO_InitStruct.Pin = BTN1_Pin | BTN2_Pin | BTN3_Pin;
 8001bd2:	23e0      	movs	r3, #224	; 0xe0
 8001bd4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bd6:	4b2a      	ldr	r3, [pc, #168]	; (8001c80 <MX_GPIO_Init+0x140>)
 8001bd8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bde:	f107 0308 	add.w	r3, r7, #8
 8001be2:	4619      	mov	r1, r3
 8001be4:	4824      	ldr	r0, [pc, #144]	; (8001c78 <MX_GPIO_Init+0x138>)
 8001be6:	f000 ffe3 	bl	8002bb0 <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN4_Pin BTN5_Pin */
	GPIO_InitStruct.Pin = BTN4_Pin | BTN5_Pin;
 8001bea:	2303      	movs	r3, #3
 8001bec:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bee:	4b24      	ldr	r3, [pc, #144]	; (8001c80 <MX_GPIO_Init+0x140>)
 8001bf0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf6:	f107 0308 	add.w	r3, r7, #8
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	481f      	ldr	r0, [pc, #124]	; (8001c7c <MX_GPIO_Init+0x13c>)
 8001bfe:	f000 ffd7 	bl	8002bb0 <HAL_GPIO_Init>

	/*Configure GPIO pins : STOP_LED_Pin GPS_LED_Pin BUZZER_Pin DBG_LED_Pin */
	GPIO_InitStruct.Pin = STOP_LED_Pin | GPS_LED_Pin | BUZZER_Pin | DBG_LED_Pin;
 8001c02:	f44f 43c6 	mov.w	r3, #25344	; 0x6300
 8001c06:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c10:	2302      	movs	r3, #2
 8001c12:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c14:	f107 0308 	add.w	r3, r7, #8
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4818      	ldr	r0, [pc, #96]	; (8001c7c <MX_GPIO_Init+0x13c>)
 8001c1c:	f000 ffc8 	bl	8002bb0 <HAL_GPIO_Init>

	/*Configure GPIO pin : MODE_SLCT_Pin */
	GPIO_InitStruct.Pin = MODE_SLCT_Pin;
 8001c20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c24:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c26:	2300      	movs	r3, #0
 8001c28:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(MODE_SLCT_GPIO_Port, &GPIO_InitStruct);
 8001c2e:	f107 0308 	add.w	r3, r7, #8
 8001c32:	4619      	mov	r1, r3
 8001c34:	4810      	ldr	r0, [pc, #64]	; (8001c78 <MX_GPIO_Init+0x138>)
 8001c36:	f000 ffbb 	bl	8002bb0 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	2006      	movs	r0, #6
 8001c40:	f000 fcdd 	bl	80025fe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c44:	2006      	movs	r0, #6
 8001c46:	f000 fcf6 	bl	8002636 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	2007      	movs	r0, #7
 8001c50:	f000 fcd5 	bl	80025fe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001c54:	2007      	movs	r0, #7
 8001c56:	f000 fcee 	bl	8002636 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	2017      	movs	r0, #23
 8001c60:	f000 fccd 	bl	80025fe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c64:	2017      	movs	r0, #23
 8001c66:	f000 fce6 	bl	8002636 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001c6a:	bf00      	nop
 8001c6c:	3718      	adds	r7, #24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40010800 	.word	0x40010800
 8001c7c:	40010c00 	.word	0x40010c00
 8001c80:	10110000 	.word	0x10110000

08001c84 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_5) {
 8001c8e:	88fb      	ldrh	r3, [r7, #6]
 8001c90:	2b20      	cmp	r3, #32
 8001c92:	d103      	bne.n	8001c9c <HAL_GPIO_EXTI_Callback+0x18>
		printf("0x020,10x03\r\n");
 8001c94:	4811      	ldr	r0, [pc, #68]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x58>)
 8001c96:	f004 ff41 	bl	8006b1c <puts>
	} else if (GPIO_Pin == GPIO_PIN_0) {
		printf("0x023,10x03\r\n");
	} else if (GPIO_Pin == GPIO_PIN_1) {
		printf("0x024,10x03\r\n ");
	}
}
 8001c9a:	e01a      	b.n	8001cd2 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_6) {
 8001c9c:	88fb      	ldrh	r3, [r7, #6]
 8001c9e:	2b40      	cmp	r3, #64	; 0x40
 8001ca0:	d103      	bne.n	8001caa <HAL_GPIO_EXTI_Callback+0x26>
		printf("0x021,10x03\r\n");
 8001ca2:	480f      	ldr	r0, [pc, #60]	; (8001ce0 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001ca4:	f004 ff3a 	bl	8006b1c <puts>
}
 8001ca8:	e013      	b.n	8001cd2 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_7) {
 8001caa:	88fb      	ldrh	r3, [r7, #6]
 8001cac:	2b80      	cmp	r3, #128	; 0x80
 8001cae:	d103      	bne.n	8001cb8 <HAL_GPIO_EXTI_Callback+0x34>
		printf("0x022,10x03\r\n");
 8001cb0:	480c      	ldr	r0, [pc, #48]	; (8001ce4 <HAL_GPIO_EXTI_Callback+0x60>)
 8001cb2:	f004 ff33 	bl	8006b1c <puts>
}
 8001cb6:	e00c      	b.n	8001cd2 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_0) {
 8001cb8:	88fb      	ldrh	r3, [r7, #6]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d103      	bne.n	8001cc6 <HAL_GPIO_EXTI_Callback+0x42>
		printf("0x023,10x03\r\n");
 8001cbe:	480a      	ldr	r0, [pc, #40]	; (8001ce8 <HAL_GPIO_EXTI_Callback+0x64>)
 8001cc0:	f004 ff2c 	bl	8006b1c <puts>
}
 8001cc4:	e005      	b.n	8001cd2 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_1) {
 8001cc6:	88fb      	ldrh	r3, [r7, #6]
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d102      	bne.n	8001cd2 <HAL_GPIO_EXTI_Callback+0x4e>
		printf("0x024,10x03\r\n ");
 8001ccc:	4807      	ldr	r0, [pc, #28]	; (8001cec <HAL_GPIO_EXTI_Callback+0x68>)
 8001cce:	f004 febf 	bl	8006a50 <iprintf>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	08009684 	.word	0x08009684
 8001ce0:	08009694 	.word	0x08009694
 8001ce4:	080096a4 	.word	0x080096a4
 8001ce8:	080096b4 	.word	0x080096b4
 8001cec:	080096c4 	.word	0x080096c4

08001cf0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
	static uint8_t UART1_Chk = 0;
	static uint16_t index = 0;
	if (huart->Instance == USART1) {
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a2a      	ldr	r2, [pc, #168]	; (8001da8 <HAL_UART_RxCpltCallback+0xb8>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d138      	bne.n	8001d74 <HAL_UART_RxCpltCallback+0x84>
		UART1_Rx_End = 0;
 8001d02:	4b2a      	ldr	r3, [pc, #168]	; (8001dac <HAL_UART_RxCpltCallback+0xbc>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
		switch (UART1_Chk) {
 8001d08:	4b29      	ldr	r3, [pc, #164]	; (8001db0 <HAL_UART_RxCpltCallback+0xc0>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d002      	beq.n	8001d16 <HAL_UART_RxCpltCallback+0x26>
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d00c      	beq.n	8001d2e <HAL_UART_RxCpltCallback+0x3e>
 8001d14:	e024      	b.n	8001d60 <HAL_UART_RxCpltCallback+0x70>
		case 0:
			if (UART1_Rx_Data[0] == 0x02) {
 8001d16:	4b27      	ldr	r3, [pc, #156]	; (8001db4 <HAL_UART_RxCpltCallback+0xc4>)
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d103      	bne.n	8001d26 <HAL_UART_RxCpltCallback+0x36>
				// Rx_Buffer[USART1_len]=UART1_Rx_Data[0];
				// USART1_len++;
				UART1_Chk = 1;
 8001d1e:	4b24      	ldr	r3, [pc, #144]	; (8001db0 <HAL_UART_RxCpltCallback+0xc0>)
 8001d20:	2201      	movs	r2, #1
 8001d22:	701a      	strb	r2, [r3, #0]
			} else
				UART1_Chk = 0;
			break;
 8001d24:	e020      	b.n	8001d68 <HAL_UART_RxCpltCallback+0x78>
				UART1_Chk = 0;
 8001d26:	4b22      	ldr	r3, [pc, #136]	; (8001db0 <HAL_UART_RxCpltCallback+0xc0>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
			break;
 8001d2c:	e01c      	b.n	8001d68 <HAL_UART_RxCpltCallback+0x78>
		case 1:
			if (UART1_Rx_Data[0] == 0x03) {
 8001d2e:	4b21      	ldr	r3, [pc, #132]	; (8001db4 <HAL_UART_RxCpltCallback+0xc4>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	2b03      	cmp	r3, #3
 8001d34:	d106      	bne.n	8001d44 <HAL_UART_RxCpltCallback+0x54>
				UART1_Rx_End = 1;
 8001d36:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <HAL_UART_RxCpltCallback+0xbc>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	701a      	strb	r2, [r3, #0]
				UART1_Chk = 0;
 8001d3c:	4b1c      	ldr	r3, [pc, #112]	; (8001db0 <HAL_UART_RxCpltCallback+0xc0>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	701a      	strb	r2, [r3, #0]
			} else {
				UART1_Rx_Buffer[UART1_Len] = UART1_Rx_Data[0];
				UART1_Len++;
			}
			break;
 8001d42:	e011      	b.n	8001d68 <HAL_UART_RxCpltCallback+0x78>
				UART1_Rx_Buffer[UART1_Len] = UART1_Rx_Data[0];
 8001d44:	4b1c      	ldr	r3, [pc, #112]	; (8001db8 <HAL_UART_RxCpltCallback+0xc8>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4b1a      	ldr	r3, [pc, #104]	; (8001db4 <HAL_UART_RxCpltCallback+0xc4>)
 8001d4c:	7819      	ldrb	r1, [r3, #0]
 8001d4e:	4b1b      	ldr	r3, [pc, #108]	; (8001dbc <HAL_UART_RxCpltCallback+0xcc>)
 8001d50:	5499      	strb	r1, [r3, r2]
				UART1_Len++;
 8001d52:	4b19      	ldr	r3, [pc, #100]	; (8001db8 <HAL_UART_RxCpltCallback+0xc8>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	3301      	adds	r3, #1
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	4b17      	ldr	r3, [pc, #92]	; (8001db8 <HAL_UART_RxCpltCallback+0xc8>)
 8001d5c:	701a      	strb	r2, [r3, #0]
			break;
 8001d5e:	e003      	b.n	8001d68 <HAL_UART_RxCpltCallback+0x78>
		default:
			UART1_Chk = 0;
 8001d60:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <HAL_UART_RxCpltCallback+0xc0>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
			break;
 8001d66:	bf00      	nop
		}
		//HAL_UART_Transmit(&huart1, UART1_Rx_Data, 1, 10);
		HAL_UART_Receive_IT(&huart1, UART1_Rx_Data, 1);
 8001d68:	2201      	movs	r2, #1
 8001d6a:	4912      	ldr	r1, [pc, #72]	; (8001db4 <HAL_UART_RxCpltCallback+0xc4>)
 8001d6c:	4814      	ldr	r0, [pc, #80]	; (8001dc0 <HAL_UART_RxCpltCallback+0xd0>)
 8001d6e:	f002 fb98 	bl	80044a2 <HAL_UART_Receive_IT>
		rxCompleteFlag = 1;
		HAL_UART_Receive_IT(&huart2, LoRaRxBuffer, 1);
	} else if (huart->Instance == USART3) {
		dataReceived = 1;
	}
}
 8001d72:	e015      	b.n	8001da0 <HAL_UART_RxCpltCallback+0xb0>
	} else if (huart->Instance == USART2) {
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a12      	ldr	r2, [pc, #72]	; (8001dc4 <HAL_UART_RxCpltCallback+0xd4>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d108      	bne.n	8001d90 <HAL_UART_RxCpltCallback+0xa0>
		rxCompleteFlag = 1;
 8001d7e:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <HAL_UART_RxCpltCallback+0xd8>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, LoRaRxBuffer, 1);
 8001d84:	2201      	movs	r2, #1
 8001d86:	4911      	ldr	r1, [pc, #68]	; (8001dcc <HAL_UART_RxCpltCallback+0xdc>)
 8001d88:	4811      	ldr	r0, [pc, #68]	; (8001dd0 <HAL_UART_RxCpltCallback+0xe0>)
 8001d8a:	f002 fb8a 	bl	80044a2 <HAL_UART_Receive_IT>
}
 8001d8e:	e007      	b.n	8001da0 <HAL_UART_RxCpltCallback+0xb0>
	} else if (huart->Instance == USART3) {
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a0f      	ldr	r2, [pc, #60]	; (8001dd4 <HAL_UART_RxCpltCallback+0xe4>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d102      	bne.n	8001da0 <HAL_UART_RxCpltCallback+0xb0>
		dataReceived = 1;
 8001d9a:	4b0f      	ldr	r3, [pc, #60]	; (8001dd8 <HAL_UART_RxCpltCallback+0xe8>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	701a      	strb	r2, [r3, #0]
}
 8001da0:	bf00      	nop
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40013800 	.word	0x40013800
 8001dac:	20002177 	.word	0x20002177
 8001db0:	2000227a 	.word	0x2000227a
 8001db4:	20002140 	.word	0x20002140
 8001db8:	20002176 	.word	0x20002176
 8001dbc:	20002144 	.word	0x20002144
 8001dc0:	2000026c 	.word	0x2000026c
 8001dc4:	40004400 	.word	0x40004400
 8001dc8:	2000213c 	.word	0x2000213c
 8001dcc:	200020fc 	.word	0x200020fc
 8001dd0:	200002b4 	.word	0x200002b4
 8001dd4:	40004800 	.word	0x40004800
 8001dd8:	20002278 	.word	0x20002278

08001ddc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001de0:	b672      	cpsid	i
}
 8001de2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001de4:	e7fe      	b.n	8001de4 <Error_Handler+0x8>
	...

08001de8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dee:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <HAL_MspInit+0x5c>)
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	4a14      	ldr	r2, [pc, #80]	; (8001e44 <HAL_MspInit+0x5c>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	6193      	str	r3, [r2, #24]
 8001dfa:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <HAL_MspInit+0x5c>)
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e06:	4b0f      	ldr	r3, [pc, #60]	; (8001e44 <HAL_MspInit+0x5c>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	4a0e      	ldr	r2, [pc, #56]	; (8001e44 <HAL_MspInit+0x5c>)
 8001e0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e10:	61d3      	str	r3, [r2, #28]
 8001e12:	4b0c      	ldr	r3, [pc, #48]	; (8001e44 <HAL_MspInit+0x5c>)
 8001e14:	69db      	ldr	r3, [r3, #28]
 8001e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <HAL_MspInit+0x60>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	4a04      	ldr	r2, [pc, #16]	; (8001e48 <HAL_MspInit+0x60>)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40010000 	.word	0x40010000

08001e4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b088      	sub	sp, #32
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 0310 	add.w	r3, r7, #16
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a15      	ldr	r2, [pc, #84]	; (8001ebc <HAL_I2C_MspInit+0x70>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d123      	bne.n	8001eb4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6c:	4b14      	ldr	r3, [pc, #80]	; (8001ec0 <HAL_I2C_MspInit+0x74>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <HAL_I2C_MspInit+0x74>)
 8001e72:	f043 0308 	orr.w	r3, r3, #8
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <HAL_I2C_MspInit+0x74>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0308 	and.w	r3, r3, #8
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e84:	23c0      	movs	r3, #192	; 0xc0
 8001e86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e88:	2312      	movs	r3, #18
 8001e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	4619      	mov	r1, r3
 8001e96:	480b      	ldr	r0, [pc, #44]	; (8001ec4 <HAL_I2C_MspInit+0x78>)
 8001e98:	f000 fe8a 	bl	8002bb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e9c:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <HAL_I2C_MspInit+0x74>)
 8001e9e:	69db      	ldr	r3, [r3, #28]
 8001ea0:	4a07      	ldr	r2, [pc, #28]	; (8001ec0 <HAL_I2C_MspInit+0x74>)
 8001ea2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ea6:	61d3      	str	r3, [r2, #28]
 8001ea8:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <HAL_I2C_MspInit+0x74>)
 8001eaa:	69db      	ldr	r3, [r3, #28]
 8001eac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001eb4:	bf00      	nop
 8001eb6:	3720      	adds	r7, #32
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40005400 	.word	0x40005400
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40010c00 	.word	0x40010c00

08001ec8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08c      	sub	sp, #48	; 0x30
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0320 	add.w	r3, r7, #32
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a72      	ldr	r2, [pc, #456]	; (80020ac <HAL_UART_MspInit+0x1e4>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d13a      	bne.n	8001f5e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ee8:	4b71      	ldr	r3, [pc, #452]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	4a70      	ldr	r2, [pc, #448]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001eee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ef2:	6193      	str	r3, [r2, #24]
 8001ef4:	4b6e      	ldr	r3, [pc, #440]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001efc:	61fb      	str	r3, [r7, #28]
 8001efe:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f00:	4b6b      	ldr	r3, [pc, #428]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	4a6a      	ldr	r2, [pc, #424]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001f06:	f043 0304 	orr.w	r3, r3, #4
 8001f0a:	6193      	str	r3, [r2, #24]
 8001f0c:	4b68      	ldr	r3, [pc, #416]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	f003 0304 	and.w	r3, r3, #4
 8001f14:	61bb      	str	r3, [r7, #24]
 8001f16:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f22:	2303      	movs	r3, #3
 8001f24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f26:	f107 0320 	add.w	r3, r7, #32
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4861      	ldr	r0, [pc, #388]	; (80020b4 <HAL_UART_MspInit+0x1ec>)
 8001f2e:	f000 fe3f 	bl	8002bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f40:	f107 0320 	add.w	r3, r7, #32
 8001f44:	4619      	mov	r1, r3
 8001f46:	485b      	ldr	r0, [pc, #364]	; (80020b4 <HAL_UART_MspInit+0x1ec>)
 8001f48:	f000 fe32 	bl	8002bb0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2100      	movs	r1, #0
 8001f50:	2025      	movs	r0, #37	; 0x25
 8001f52:	f000 fb54 	bl	80025fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f56:	2025      	movs	r0, #37	; 0x25
 8001f58:	f000 fb6d 	bl	8002636 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f5c:	e0a2      	b.n	80020a4 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART2)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a55      	ldr	r2, [pc, #340]	; (80020b8 <HAL_UART_MspInit+0x1f0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d138      	bne.n	8001fda <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f68:	4b51      	ldr	r3, [pc, #324]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	4a50      	ldr	r2, [pc, #320]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001f6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f72:	61d3      	str	r3, [r2, #28]
 8001f74:	4b4e      	ldr	r3, [pc, #312]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f7c:	617b      	str	r3, [r7, #20]
 8001f7e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f80:	4b4b      	ldr	r3, [pc, #300]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	4a4a      	ldr	r2, [pc, #296]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001f86:	f043 0304 	orr.w	r3, r3, #4
 8001f8a:	6193      	str	r3, [r2, #24]
 8001f8c:	4b48      	ldr	r3, [pc, #288]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f98:	2304      	movs	r3, #4
 8001f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa4:	f107 0320 	add.w	r3, r7, #32
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4842      	ldr	r0, [pc, #264]	; (80020b4 <HAL_UART_MspInit+0x1ec>)
 8001fac:	f000 fe00 	bl	8002bb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001fb0:	2308      	movs	r3, #8
 8001fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbc:	f107 0320 	add.w	r3, r7, #32
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	483c      	ldr	r0, [pc, #240]	; (80020b4 <HAL_UART_MspInit+0x1ec>)
 8001fc4:	f000 fdf4 	bl	8002bb0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2100      	movs	r1, #0
 8001fcc:	2026      	movs	r0, #38	; 0x26
 8001fce:	f000 fb16 	bl	80025fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fd2:	2026      	movs	r0, #38	; 0x26
 8001fd4:	f000 fb2f 	bl	8002636 <HAL_NVIC_EnableIRQ>
}
 8001fd8:	e064      	b.n	80020a4 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART3)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a37      	ldr	r2, [pc, #220]	; (80020bc <HAL_UART_MspInit+0x1f4>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d15f      	bne.n	80020a4 <HAL_UART_MspInit+0x1dc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001fe4:	4b32      	ldr	r3, [pc, #200]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	4a31      	ldr	r2, [pc, #196]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001fea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fee:	61d3      	str	r3, [r2, #28]
 8001ff0:	4b2f      	ldr	r3, [pc, #188]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffc:	4b2c      	ldr	r3, [pc, #176]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	4a2b      	ldr	r2, [pc, #172]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 8002002:	f043 0308 	orr.w	r3, r3, #8
 8002006:	6193      	str	r3, [r2, #24]
 8002008:	4b29      	ldr	r3, [pc, #164]	; (80020b0 <HAL_UART_MspInit+0x1e8>)
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	f003 0308 	and.w	r3, r3, #8
 8002010:	60bb      	str	r3, [r7, #8]
 8002012:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002014:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002018:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201a:	2302      	movs	r3, #2
 800201c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800201e:	2303      	movs	r3, #3
 8002020:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002022:	f107 0320 	add.w	r3, r7, #32
 8002026:	4619      	mov	r1, r3
 8002028:	4825      	ldr	r0, [pc, #148]	; (80020c0 <HAL_UART_MspInit+0x1f8>)
 800202a:	f000 fdc1 	bl	8002bb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800202e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002034:	2300      	movs	r3, #0
 8002036:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800203c:	f107 0320 	add.w	r3, r7, #32
 8002040:	4619      	mov	r1, r3
 8002042:	481f      	ldr	r0, [pc, #124]	; (80020c0 <HAL_UART_MspInit+0x1f8>)
 8002044:	f000 fdb4 	bl	8002bb0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002048:	4b1e      	ldr	r3, [pc, #120]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 800204a:	4a1f      	ldr	r2, [pc, #124]	; (80020c8 <HAL_UART_MspInit+0x200>)
 800204c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800204e:	4b1d      	ldr	r3, [pc, #116]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 8002050:	2200      	movs	r2, #0
 8002052:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002054:	4b1b      	ldr	r3, [pc, #108]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 8002056:	2200      	movs	r2, #0
 8002058:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800205a:	4b1a      	ldr	r3, [pc, #104]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 800205c:	2280      	movs	r2, #128	; 0x80
 800205e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002060:	4b18      	ldr	r3, [pc, #96]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 8002062:	2200      	movs	r2, #0
 8002064:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002066:	4b17      	ldr	r3, [pc, #92]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 8002068:	2200      	movs	r2, #0
 800206a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800206c:	4b15      	ldr	r3, [pc, #84]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 800206e:	2220      	movs	r2, #32
 8002070:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002072:	4b14      	ldr	r3, [pc, #80]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 8002074:	2200      	movs	r2, #0
 8002076:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002078:	4812      	ldr	r0, [pc, #72]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 800207a:	f000 faf7 	bl	800266c <HAL_DMA_Init>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <HAL_UART_MspInit+0x1c0>
      Error_Handler();
 8002084:	f7ff feaa 	bl	8001ddc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a0e      	ldr	r2, [pc, #56]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 800208c:	63da      	str	r2, [r3, #60]	; 0x3c
 800208e:	4a0d      	ldr	r2, [pc, #52]	; (80020c4 <HAL_UART_MspInit+0x1fc>)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002094:	2200      	movs	r2, #0
 8002096:	2100      	movs	r1, #0
 8002098:	2027      	movs	r0, #39	; 0x27
 800209a:	f000 fab0 	bl	80025fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800209e:	2027      	movs	r0, #39	; 0x27
 80020a0:	f000 fac9 	bl	8002636 <HAL_NVIC_EnableIRQ>
}
 80020a4:	bf00      	nop
 80020a6:	3730      	adds	r7, #48	; 0x30
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40013800 	.word	0x40013800
 80020b0:	40021000 	.word	0x40021000
 80020b4:	40010800 	.word	0x40010800
 80020b8:	40004400 	.word	0x40004400
 80020bc:	40004800 	.word	0x40004800
 80020c0:	40010c00 	.word	0x40010c00
 80020c4:	20000344 	.word	0x20000344
 80020c8:	40020030 	.word	0x40020030

080020cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020d0:	e7fe      	b.n	80020d0 <NMI_Handler+0x4>

080020d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d2:	b480      	push	{r7}
 80020d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020d6:	e7fe      	b.n	80020d6 <HardFault_Handler+0x4>

080020d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020dc:	e7fe      	b.n	80020dc <MemManage_Handler+0x4>

080020de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e2:	e7fe      	b.n	80020e2 <BusFault_Handler+0x4>

080020e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020e8:	e7fe      	b.n	80020e8 <UsageFault_Handler+0x4>

080020ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ee:	bf00      	nop
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr

080020f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr

08002102 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	bc80      	pop	{r7}
 800210c:	4770      	bx	lr

0800210e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002112:	f000 f95d 	bl	80023d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}

0800211a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN4_Pin);
 800211e:	2001      	movs	r0, #1
 8002120:	f000 fefa 	bl	8002f18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	bd80      	pop	{r7, pc}

08002128 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN5_Pin);
 800212c:	2002      	movs	r0, #2
 800212e:	f000 fef3 	bl	8002f18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800213c:	4802      	ldr	r0, [pc, #8]	; (8002148 <DMA1_Channel3_IRQHandler+0x10>)
 800213e:	f000 fc03 	bl	8002948 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000344 	.word	0x20000344

0800214c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN1_Pin);
 8002150:	2020      	movs	r0, #32
 8002152:	f000 fee1 	bl	8002f18 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN2_Pin);
 8002156:	2040      	movs	r0, #64	; 0x40
 8002158:	f000 fede 	bl	8002f18 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN3_Pin);
 800215c:	2080      	movs	r0, #128	; 0x80
 800215e:	f000 fedb 	bl	8002f18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800216c:	4802      	ldr	r0, [pc, #8]	; (8002178 <USART1_IRQHandler+0x10>)
 800216e:	f002 f9e3 	bl	8004538 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	2000026c 	.word	0x2000026c

0800217c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002180:	4802      	ldr	r0, [pc, #8]	; (800218c <USART2_IRQHandler+0x10>)
 8002182:	f002 f9d9 	bl	8004538 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	200002b4 	.word	0x200002b4

08002190 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002194:	4802      	ldr	r0, [pc, #8]	; (80021a0 <USART3_IRQHandler+0x10>)
 8002196:	f002 f9cf 	bl	8004538 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	200002fc 	.word	0x200002fc

080021a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  return 1;
 80021a8:	2301      	movs	r3, #1
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr

080021b2 <_kill>:

int _kill(int pid, int sig)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
 80021ba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021bc:	f004 ff26 	bl	800700c <__errno>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2216      	movs	r2, #22
 80021c4:	601a      	str	r2, [r3, #0]
  return -1;
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <_exit>:

void _exit (int status)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021da:	f04f 31ff 	mov.w	r1, #4294967295
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7ff ffe7 	bl	80021b2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021e4:	e7fe      	b.n	80021e4 <_exit+0x12>

080021e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b086      	sub	sp, #24
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	60f8      	str	r0, [r7, #12]
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	e00a      	b.n	800220e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021f8:	f3af 8000 	nop.w
 80021fc:	4601      	mov	r1, r0
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	1c5a      	adds	r2, r3, #1
 8002202:	60ba      	str	r2, [r7, #8]
 8002204:	b2ca      	uxtb	r2, r1
 8002206:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	3301      	adds	r3, #1
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	697a      	ldr	r2, [r7, #20]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	429a      	cmp	r2, r3
 8002214:	dbf0      	blt.n	80021f8 <_read+0x12>
  }

  return len;
 8002216:	687b      	ldr	r3, [r7, #4]
}
 8002218:	4618      	mov	r0, r3
 800221a:	3718      	adds	r7, #24
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002228:	f04f 33ff 	mov.w	r3, #4294967295
}
 800222c:	4618      	mov	r0, r3
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr

08002236 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
 800223e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002246:	605a      	str	r2, [r3, #4]
  return 0;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr

08002254 <_isatty>:

int _isatty(int file)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800225c:	2301      	movs	r3, #1
}
 800225e:	4618      	mov	r0, r3
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr

08002268 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3714      	adds	r7, #20
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr

08002280 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002288:	4a14      	ldr	r2, [pc, #80]	; (80022dc <_sbrk+0x5c>)
 800228a:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <_sbrk+0x60>)
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002294:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <_sbrk+0x64>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d102      	bne.n	80022a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800229c:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <_sbrk+0x64>)
 800229e:	4a12      	ldr	r2, [pc, #72]	; (80022e8 <_sbrk+0x68>)
 80022a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022a2:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <_sbrk+0x64>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4413      	add	r3, r2
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d207      	bcs.n	80022c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022b0:	f004 feac 	bl	800700c <__errno>
 80022b4:	4603      	mov	r3, r0
 80022b6:	220c      	movs	r2, #12
 80022b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022ba:	f04f 33ff 	mov.w	r3, #4294967295
 80022be:	e009      	b.n	80022d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022c0:	4b08      	ldr	r3, [pc, #32]	; (80022e4 <_sbrk+0x64>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022c6:	4b07      	ldr	r3, [pc, #28]	; (80022e4 <_sbrk+0x64>)
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4413      	add	r3, r2
 80022ce:	4a05      	ldr	r2, [pc, #20]	; (80022e4 <_sbrk+0x64>)
 80022d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022d2:	68fb      	ldr	r3, [r7, #12]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	20005000 	.word	0x20005000
 80022e0:	00000400 	.word	0x00000400
 80022e4:	2000227c 	.word	0x2000227c
 80022e8:	200023d0 	.word	0x200023d0

080022ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr

080022f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022f8:	f7ff fff8 	bl	80022ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022fc:	480b      	ldr	r0, [pc, #44]	; (800232c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80022fe:	490c      	ldr	r1, [pc, #48]	; (8002330 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002300:	4a0c      	ldr	r2, [pc, #48]	; (8002334 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002304:	e002      	b.n	800230c <LoopCopyDataInit>

08002306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800230a:	3304      	adds	r3, #4

0800230c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800230c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800230e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002310:	d3f9      	bcc.n	8002306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002312:	4a09      	ldr	r2, [pc, #36]	; (8002338 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002314:	4c09      	ldr	r4, [pc, #36]	; (800233c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002318:	e001      	b.n	800231e <LoopFillZerobss>

0800231a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800231a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800231c:	3204      	adds	r2, #4

0800231e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800231e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002320:	d3fb      	bcc.n	800231a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002322:	f004 fe79 	bl	8007018 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002326:	f7ff f971 	bl	800160c <main>
  bx lr
 800232a:	4770      	bx	lr
  ldr r0, =_sdata
 800232c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002330:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8002334:	08009b88 	.word	0x08009b88
  ldr r2, =_sbss
 8002338:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 800233c:	200023d0 	.word	0x200023d0

08002340 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002340:	e7fe      	b.n	8002340 <ADC1_2_IRQHandler>
	...

08002344 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002348:	4b08      	ldr	r3, [pc, #32]	; (800236c <HAL_Init+0x28>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a07      	ldr	r2, [pc, #28]	; (800236c <HAL_Init+0x28>)
 800234e:	f043 0310 	orr.w	r3, r3, #16
 8002352:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002354:	2003      	movs	r0, #3
 8002356:	f000 f947 	bl	80025e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800235a:	200f      	movs	r0, #15
 800235c:	f000 f808 	bl	8002370 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002360:	f7ff fd42 	bl	8001de8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40022000 	.word	0x40022000

08002370 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <HAL_InitTick+0x54>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <HAL_InitTick+0x58>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	4619      	mov	r1, r3
 8002382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002386:	fbb3 f3f1 	udiv	r3, r3, r1
 800238a:	fbb2 f3f3 	udiv	r3, r2, r3
 800238e:	4618      	mov	r0, r3
 8002390:	f000 f95f 	bl	8002652 <HAL_SYSTICK_Config>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e00e      	b.n	80023bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2b0f      	cmp	r3, #15
 80023a2:	d80a      	bhi.n	80023ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023a4:	2200      	movs	r2, #0
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	f04f 30ff 	mov.w	r0, #4294967295
 80023ac:	f000 f927 	bl	80025fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023b0:	4a06      	ldr	r2, [pc, #24]	; (80023cc <HAL_InitTick+0x5c>)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	e000      	b.n	80023bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20000028 	.word	0x20000028
 80023c8:	20000030 	.word	0x20000030
 80023cc:	2000002c 	.word	0x2000002c

080023d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023d4:	4b05      	ldr	r3, [pc, #20]	; (80023ec <HAL_IncTick+0x1c>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	461a      	mov	r2, r3
 80023da:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <HAL_IncTick+0x20>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4413      	add	r3, r2
 80023e0:	4a03      	ldr	r2, [pc, #12]	; (80023f0 <HAL_IncTick+0x20>)
 80023e2:	6013      	str	r3, [r2, #0]
}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr
 80023ec:	20000030 	.word	0x20000030
 80023f0:	20002280 	.word	0x20002280

080023f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return uwTick;
 80023f8:	4b02      	ldr	r3, [pc, #8]	; (8002404 <HAL_GetTick+0x10>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	20002280 	.word	0x20002280

08002408 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002410:	f7ff fff0 	bl	80023f4 <HAL_GetTick>
 8002414:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002420:	d005      	beq.n	800242e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002422:	4b0a      	ldr	r3, [pc, #40]	; (800244c <HAL_Delay+0x44>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	461a      	mov	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4413      	add	r3, r2
 800242c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800242e:	bf00      	nop
 8002430:	f7ff ffe0 	bl	80023f4 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	68fa      	ldr	r2, [r7, #12]
 800243c:	429a      	cmp	r2, r3
 800243e:	d8f7      	bhi.n	8002430 <HAL_Delay+0x28>
  {
  }
}
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000030 	.word	0x20000030

08002450 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002460:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <__NVIC_SetPriorityGrouping+0x44>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800246c:	4013      	ands	r3, r2
 800246e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002478:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800247c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002482:	4a04      	ldr	r2, [pc, #16]	; (8002494 <__NVIC_SetPriorityGrouping+0x44>)
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	60d3      	str	r3, [r2, #12]
}
 8002488:	bf00      	nop
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	bc80      	pop	{r7}
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	e000ed00 	.word	0xe000ed00

08002498 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800249c:	4b04      	ldr	r3, [pc, #16]	; (80024b0 <__NVIC_GetPriorityGrouping+0x18>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	0a1b      	lsrs	r3, r3, #8
 80024a2:	f003 0307 	and.w	r3, r3, #7
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	db0b      	blt.n	80024de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	f003 021f 	and.w	r2, r3, #31
 80024cc:	4906      	ldr	r1, [pc, #24]	; (80024e8 <__NVIC_EnableIRQ+0x34>)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	095b      	lsrs	r3, r3, #5
 80024d4:	2001      	movs	r0, #1
 80024d6:	fa00 f202 	lsl.w	r2, r0, r2
 80024da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024de:	bf00      	nop
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	e000e100 	.word	0xe000e100

080024ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	6039      	str	r1, [r7, #0]
 80024f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	db0a      	blt.n	8002516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	b2da      	uxtb	r2, r3
 8002504:	490c      	ldr	r1, [pc, #48]	; (8002538 <__NVIC_SetPriority+0x4c>)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	0112      	lsls	r2, r2, #4
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	440b      	add	r3, r1
 8002510:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002514:	e00a      	b.n	800252c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	b2da      	uxtb	r2, r3
 800251a:	4908      	ldr	r1, [pc, #32]	; (800253c <__NVIC_SetPriority+0x50>)
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	3b04      	subs	r3, #4
 8002524:	0112      	lsls	r2, r2, #4
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	440b      	add	r3, r1
 800252a:	761a      	strb	r2, [r3, #24]
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	e000e100 	.word	0xe000e100
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002540:	b480      	push	{r7}
 8002542:	b089      	sub	sp, #36	; 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f1c3 0307 	rsb	r3, r3, #7
 800255a:	2b04      	cmp	r3, #4
 800255c:	bf28      	it	cs
 800255e:	2304      	movcs	r3, #4
 8002560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	3304      	adds	r3, #4
 8002566:	2b06      	cmp	r3, #6
 8002568:	d902      	bls.n	8002570 <NVIC_EncodePriority+0x30>
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3b03      	subs	r3, #3
 800256e:	e000      	b.n	8002572 <NVIC_EncodePriority+0x32>
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002574:	f04f 32ff 	mov.w	r2, #4294967295
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43da      	mvns	r2, r3
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	401a      	ands	r2, r3
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	fa01 f303 	lsl.w	r3, r1, r3
 8002592:	43d9      	mvns	r1, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002598:	4313      	orrs	r3, r2
         );
}
 800259a:	4618      	mov	r0, r3
 800259c:	3724      	adds	r7, #36	; 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr

080025a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025b4:	d301      	bcc.n	80025ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025b6:	2301      	movs	r3, #1
 80025b8:	e00f      	b.n	80025da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ba:	4a0a      	ldr	r2, [pc, #40]	; (80025e4 <SysTick_Config+0x40>)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3b01      	subs	r3, #1
 80025c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025c2:	210f      	movs	r1, #15
 80025c4:	f04f 30ff 	mov.w	r0, #4294967295
 80025c8:	f7ff ff90 	bl	80024ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025cc:	4b05      	ldr	r3, [pc, #20]	; (80025e4 <SysTick_Config+0x40>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025d2:	4b04      	ldr	r3, [pc, #16]	; (80025e4 <SysTick_Config+0x40>)
 80025d4:	2207      	movs	r2, #7
 80025d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	e000e010 	.word	0xe000e010

080025e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f7ff ff2d 	bl	8002450 <__NVIC_SetPriorityGrouping>
}
 80025f6:	bf00      	nop
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025fe:	b580      	push	{r7, lr}
 8002600:	b086      	sub	sp, #24
 8002602:	af00      	add	r7, sp, #0
 8002604:	4603      	mov	r3, r0
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	607a      	str	r2, [r7, #4]
 800260a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002610:	f7ff ff42 	bl	8002498 <__NVIC_GetPriorityGrouping>
 8002614:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	68b9      	ldr	r1, [r7, #8]
 800261a:	6978      	ldr	r0, [r7, #20]
 800261c:	f7ff ff90 	bl	8002540 <NVIC_EncodePriority>
 8002620:	4602      	mov	r2, r0
 8002622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002626:	4611      	mov	r1, r2
 8002628:	4618      	mov	r0, r3
 800262a:	f7ff ff5f 	bl	80024ec <__NVIC_SetPriority>
}
 800262e:	bf00      	nop
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
 800263c:	4603      	mov	r3, r0
 800263e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff ff35 	bl	80024b4 <__NVIC_EnableIRQ>
}
 800264a:	bf00      	nop
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b082      	sub	sp, #8
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f7ff ffa2 	bl	80025a4 <SysTick_Config>
 8002660:	4603      	mov	r3, r0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
	...

0800266c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e043      	b.n	800270a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	461a      	mov	r2, r3
 8002688:	4b22      	ldr	r3, [pc, #136]	; (8002714 <HAL_DMA_Init+0xa8>)
 800268a:	4413      	add	r3, r2
 800268c:	4a22      	ldr	r2, [pc, #136]	; (8002718 <HAL_DMA_Init+0xac>)
 800268e:	fba2 2303 	umull	r2, r3, r2, r3
 8002692:	091b      	lsrs	r3, r3, #4
 8002694:	009a      	lsls	r2, r3, #2
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a1f      	ldr	r2, [pc, #124]	; (800271c <HAL_DMA_Init+0xb0>)
 800269e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2202      	movs	r2, #2
 80026a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80026b6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80026ba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80026c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr
 8002714:	bffdfff8 	.word	0xbffdfff8
 8002718:	cccccccd 	.word	0xcccccccd
 800271c:	40020000 	.word	0x40020000

08002720 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
 800272c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800272e:	2300      	movs	r3, #0
 8002730:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_DMA_Start_IT+0x20>
 800273c:	2302      	movs	r3, #2
 800273e:	e04b      	b.n	80027d8 <HAL_DMA_Start_IT+0xb8>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b01      	cmp	r3, #1
 8002752:	d13a      	bne.n	80027ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2202      	movs	r2, #2
 8002758:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 0201 	bic.w	r2, r2, #1
 8002770:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	68b9      	ldr	r1, [r7, #8]
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f000 f9eb 	bl	8002b54 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002782:	2b00      	cmp	r3, #0
 8002784:	d008      	beq.n	8002798 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f042 020e 	orr.w	r2, r2, #14
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	e00f      	b.n	80027b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f022 0204 	bic.w	r2, r2, #4
 80027a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f042 020a 	orr.w	r2, r2, #10
 80027b6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f042 0201 	orr.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	e005      	b.n	80027d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80027d2:	2302      	movs	r3, #2
 80027d4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80027d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3718      	adds	r7, #24
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027e8:	2300      	movs	r3, #0
 80027ea:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d008      	beq.n	800280a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2204      	movs	r2, #4
 80027fc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e020      	b.n	800284c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 020e 	bic.w	r2, r2, #14
 8002818:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 0201 	bic.w	r2, r2, #1
 8002828:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002832:	2101      	movs	r1, #1
 8002834:	fa01 f202 	lsl.w	r2, r1, r2
 8002838:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2201      	movs	r2, #1
 800283e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800284a:	7bfb      	ldrb	r3, [r7, #15]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr
	...

08002858 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002860:	2300      	movs	r3, #0
 8002862:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800286a:	b2db      	uxtb	r3, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d005      	beq.n	800287c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2204      	movs	r2, #4
 8002874:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	73fb      	strb	r3, [r7, #15]
 800287a:	e051      	b.n	8002920 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 020e 	bic.w	r2, r2, #14
 800288a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f022 0201 	bic.w	r2, r2, #1
 800289a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a22      	ldr	r2, [pc, #136]	; (800292c <HAL_DMA_Abort_IT+0xd4>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d029      	beq.n	80028fa <HAL_DMA_Abort_IT+0xa2>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a21      	ldr	r2, [pc, #132]	; (8002930 <HAL_DMA_Abort_IT+0xd8>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d022      	beq.n	80028f6 <HAL_DMA_Abort_IT+0x9e>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a1f      	ldr	r2, [pc, #124]	; (8002934 <HAL_DMA_Abort_IT+0xdc>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d01a      	beq.n	80028f0 <HAL_DMA_Abort_IT+0x98>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a1e      	ldr	r2, [pc, #120]	; (8002938 <HAL_DMA_Abort_IT+0xe0>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d012      	beq.n	80028ea <HAL_DMA_Abort_IT+0x92>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a1c      	ldr	r2, [pc, #112]	; (800293c <HAL_DMA_Abort_IT+0xe4>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d00a      	beq.n	80028e4 <HAL_DMA_Abort_IT+0x8c>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a1b      	ldr	r2, [pc, #108]	; (8002940 <HAL_DMA_Abort_IT+0xe8>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d102      	bne.n	80028de <HAL_DMA_Abort_IT+0x86>
 80028d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80028dc:	e00e      	b.n	80028fc <HAL_DMA_Abort_IT+0xa4>
 80028de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028e2:	e00b      	b.n	80028fc <HAL_DMA_Abort_IT+0xa4>
 80028e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028e8:	e008      	b.n	80028fc <HAL_DMA_Abort_IT+0xa4>
 80028ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028ee:	e005      	b.n	80028fc <HAL_DMA_Abort_IT+0xa4>
 80028f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028f4:	e002      	b.n	80028fc <HAL_DMA_Abort_IT+0xa4>
 80028f6:	2310      	movs	r3, #16
 80028f8:	e000      	b.n	80028fc <HAL_DMA_Abort_IT+0xa4>
 80028fa:	2301      	movs	r3, #1
 80028fc:	4a11      	ldr	r2, [pc, #68]	; (8002944 <HAL_DMA_Abort_IT+0xec>)
 80028fe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	4798      	blx	r3
    } 
  }
  return status;
 8002920:	7bfb      	ldrb	r3, [r7, #15]
}
 8002922:	4618      	mov	r0, r3
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40020008 	.word	0x40020008
 8002930:	4002001c 	.word	0x4002001c
 8002934:	40020030 	.word	0x40020030
 8002938:	40020044 	.word	0x40020044
 800293c:	40020058 	.word	0x40020058
 8002940:	4002006c 	.word	0x4002006c
 8002944:	40020000 	.word	0x40020000

08002948 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002964:	2204      	movs	r2, #4
 8002966:	409a      	lsls	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4013      	ands	r3, r2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d04f      	beq.n	8002a10 <HAL_DMA_IRQHandler+0xc8>
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	2b00      	cmp	r3, #0
 8002978:	d04a      	beq.n	8002a10 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0320 	and.w	r3, r3, #32
 8002984:	2b00      	cmp	r3, #0
 8002986:	d107      	bne.n	8002998 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0204 	bic.w	r2, r2, #4
 8002996:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a66      	ldr	r2, [pc, #408]	; (8002b38 <HAL_DMA_IRQHandler+0x1f0>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d029      	beq.n	80029f6 <HAL_DMA_IRQHandler+0xae>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a65      	ldr	r2, [pc, #404]	; (8002b3c <HAL_DMA_IRQHandler+0x1f4>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d022      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xaa>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a63      	ldr	r2, [pc, #396]	; (8002b40 <HAL_DMA_IRQHandler+0x1f8>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d01a      	beq.n	80029ec <HAL_DMA_IRQHandler+0xa4>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a62      	ldr	r2, [pc, #392]	; (8002b44 <HAL_DMA_IRQHandler+0x1fc>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d012      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x9e>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a60      	ldr	r2, [pc, #384]	; (8002b48 <HAL_DMA_IRQHandler+0x200>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d00a      	beq.n	80029e0 <HAL_DMA_IRQHandler+0x98>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a5f      	ldr	r2, [pc, #380]	; (8002b4c <HAL_DMA_IRQHandler+0x204>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d102      	bne.n	80029da <HAL_DMA_IRQHandler+0x92>
 80029d4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80029d8:	e00e      	b.n	80029f8 <HAL_DMA_IRQHandler+0xb0>
 80029da:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80029de:	e00b      	b.n	80029f8 <HAL_DMA_IRQHandler+0xb0>
 80029e0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80029e4:	e008      	b.n	80029f8 <HAL_DMA_IRQHandler+0xb0>
 80029e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80029ea:	e005      	b.n	80029f8 <HAL_DMA_IRQHandler+0xb0>
 80029ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029f0:	e002      	b.n	80029f8 <HAL_DMA_IRQHandler+0xb0>
 80029f2:	2340      	movs	r3, #64	; 0x40
 80029f4:	e000      	b.n	80029f8 <HAL_DMA_IRQHandler+0xb0>
 80029f6:	2304      	movs	r3, #4
 80029f8:	4a55      	ldr	r2, [pc, #340]	; (8002b50 <HAL_DMA_IRQHandler+0x208>)
 80029fa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 8094 	beq.w	8002b2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002a0e:	e08e      	b.n	8002b2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a14:	2202      	movs	r2, #2
 8002a16:	409a      	lsls	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d056      	beq.n	8002ace <HAL_DMA_IRQHandler+0x186>
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d051      	beq.n	8002ace <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d10b      	bne.n	8002a50 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 020a 	bic.w	r2, r2, #10
 8002a46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a38      	ldr	r2, [pc, #224]	; (8002b38 <HAL_DMA_IRQHandler+0x1f0>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d029      	beq.n	8002aae <HAL_DMA_IRQHandler+0x166>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a37      	ldr	r2, [pc, #220]	; (8002b3c <HAL_DMA_IRQHandler+0x1f4>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d022      	beq.n	8002aaa <HAL_DMA_IRQHandler+0x162>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a35      	ldr	r2, [pc, #212]	; (8002b40 <HAL_DMA_IRQHandler+0x1f8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d01a      	beq.n	8002aa4 <HAL_DMA_IRQHandler+0x15c>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a34      	ldr	r2, [pc, #208]	; (8002b44 <HAL_DMA_IRQHandler+0x1fc>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d012      	beq.n	8002a9e <HAL_DMA_IRQHandler+0x156>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a32      	ldr	r2, [pc, #200]	; (8002b48 <HAL_DMA_IRQHandler+0x200>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d00a      	beq.n	8002a98 <HAL_DMA_IRQHandler+0x150>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a31      	ldr	r2, [pc, #196]	; (8002b4c <HAL_DMA_IRQHandler+0x204>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d102      	bne.n	8002a92 <HAL_DMA_IRQHandler+0x14a>
 8002a8c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a90:	e00e      	b.n	8002ab0 <HAL_DMA_IRQHandler+0x168>
 8002a92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a96:	e00b      	b.n	8002ab0 <HAL_DMA_IRQHandler+0x168>
 8002a98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a9c:	e008      	b.n	8002ab0 <HAL_DMA_IRQHandler+0x168>
 8002a9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002aa2:	e005      	b.n	8002ab0 <HAL_DMA_IRQHandler+0x168>
 8002aa4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002aa8:	e002      	b.n	8002ab0 <HAL_DMA_IRQHandler+0x168>
 8002aaa:	2320      	movs	r3, #32
 8002aac:	e000      	b.n	8002ab0 <HAL_DMA_IRQHandler+0x168>
 8002aae:	2302      	movs	r3, #2
 8002ab0:	4a27      	ldr	r2, [pc, #156]	; (8002b50 <HAL_DMA_IRQHandler+0x208>)
 8002ab2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d034      	beq.n	8002b2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002acc:	e02f      	b.n	8002b2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	2208      	movs	r2, #8
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d028      	beq.n	8002b30 <HAL_DMA_IRQHandler+0x1e8>
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	f003 0308 	and.w	r3, r3, #8
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d023      	beq.n	8002b30 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 020e 	bic.w	r2, r2, #14
 8002af6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b00:	2101      	movs	r1, #1
 8002b02:	fa01 f202 	lsl.w	r2, r1, r2
 8002b06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d004      	beq.n	8002b30 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	4798      	blx	r3
    }
  }
  return;
 8002b2e:	bf00      	nop
 8002b30:	bf00      	nop
}
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40020008 	.word	0x40020008
 8002b3c:	4002001c 	.word	0x4002001c
 8002b40:	40020030 	.word	0x40020030
 8002b44:	40020044 	.word	0x40020044
 8002b48:	40020058 	.word	0x40020058
 8002b4c:	4002006c 	.word	0x4002006c
 8002b50:	40020000 	.word	0x40020000

08002b54 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
 8002b60:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2b10      	cmp	r3, #16
 8002b80:	d108      	bne.n	8002b94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b92:	e007      	b.n	8002ba4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	60da      	str	r2, [r3, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr
	...

08002bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b08b      	sub	sp, #44	; 0x2c
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bc2:	e169      	b.n	8002e98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	69fa      	ldr	r2, [r7, #28]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	f040 8158 	bne.w	8002e92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	4a9a      	ldr	r2, [pc, #616]	; (8002e50 <HAL_GPIO_Init+0x2a0>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d05e      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002bec:	4a98      	ldr	r2, [pc, #608]	; (8002e50 <HAL_GPIO_Init+0x2a0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d875      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002bf2:	4a98      	ldr	r2, [pc, #608]	; (8002e54 <HAL_GPIO_Init+0x2a4>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d058      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002bf8:	4a96      	ldr	r2, [pc, #600]	; (8002e54 <HAL_GPIO_Init+0x2a4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d86f      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002bfe:	4a96      	ldr	r2, [pc, #600]	; (8002e58 <HAL_GPIO_Init+0x2a8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d052      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002c04:	4a94      	ldr	r2, [pc, #592]	; (8002e58 <HAL_GPIO_Init+0x2a8>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d869      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c0a:	4a94      	ldr	r2, [pc, #592]	; (8002e5c <HAL_GPIO_Init+0x2ac>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d04c      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002c10:	4a92      	ldr	r2, [pc, #584]	; (8002e5c <HAL_GPIO_Init+0x2ac>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d863      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c16:	4a92      	ldr	r2, [pc, #584]	; (8002e60 <HAL_GPIO_Init+0x2b0>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d046      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002c1c:	4a90      	ldr	r2, [pc, #576]	; (8002e60 <HAL_GPIO_Init+0x2b0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d85d      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c22:	2b12      	cmp	r3, #18
 8002c24:	d82a      	bhi.n	8002c7c <HAL_GPIO_Init+0xcc>
 8002c26:	2b12      	cmp	r3, #18
 8002c28:	d859      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c2a:	a201      	add	r2, pc, #4	; (adr r2, 8002c30 <HAL_GPIO_Init+0x80>)
 8002c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c30:	08002cab 	.word	0x08002cab
 8002c34:	08002c85 	.word	0x08002c85
 8002c38:	08002c97 	.word	0x08002c97
 8002c3c:	08002cd9 	.word	0x08002cd9
 8002c40:	08002cdf 	.word	0x08002cdf
 8002c44:	08002cdf 	.word	0x08002cdf
 8002c48:	08002cdf 	.word	0x08002cdf
 8002c4c:	08002cdf 	.word	0x08002cdf
 8002c50:	08002cdf 	.word	0x08002cdf
 8002c54:	08002cdf 	.word	0x08002cdf
 8002c58:	08002cdf 	.word	0x08002cdf
 8002c5c:	08002cdf 	.word	0x08002cdf
 8002c60:	08002cdf 	.word	0x08002cdf
 8002c64:	08002cdf 	.word	0x08002cdf
 8002c68:	08002cdf 	.word	0x08002cdf
 8002c6c:	08002cdf 	.word	0x08002cdf
 8002c70:	08002cdf 	.word	0x08002cdf
 8002c74:	08002c8d 	.word	0x08002c8d
 8002c78:	08002ca1 	.word	0x08002ca1
 8002c7c:	4a79      	ldr	r2, [pc, #484]	; (8002e64 <HAL_GPIO_Init+0x2b4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d013      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c82:	e02c      	b.n	8002cde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	623b      	str	r3, [r7, #32]
          break;
 8002c8a:	e029      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	3304      	adds	r3, #4
 8002c92:	623b      	str	r3, [r7, #32]
          break;
 8002c94:	e024      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	3308      	adds	r3, #8
 8002c9c:	623b      	str	r3, [r7, #32]
          break;
 8002c9e:	e01f      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	330c      	adds	r3, #12
 8002ca6:	623b      	str	r3, [r7, #32]
          break;
 8002ca8:	e01a      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d102      	bne.n	8002cb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002cb2:	2304      	movs	r3, #4
 8002cb4:	623b      	str	r3, [r7, #32]
          break;
 8002cb6:	e013      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d105      	bne.n	8002ccc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cc0:	2308      	movs	r3, #8
 8002cc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69fa      	ldr	r2, [r7, #28]
 8002cc8:	611a      	str	r2, [r3, #16]
          break;
 8002cca:	e009      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ccc:	2308      	movs	r3, #8
 8002cce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	69fa      	ldr	r2, [r7, #28]
 8002cd4:	615a      	str	r2, [r3, #20]
          break;
 8002cd6:	e003      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	623b      	str	r3, [r7, #32]
          break;
 8002cdc:	e000      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          break;
 8002cde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	2bff      	cmp	r3, #255	; 0xff
 8002ce4:	d801      	bhi.n	8002cea <HAL_GPIO_Init+0x13a>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	e001      	b.n	8002cee <HAL_GPIO_Init+0x13e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	3304      	adds	r3, #4
 8002cee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2bff      	cmp	r3, #255	; 0xff
 8002cf4:	d802      	bhi.n	8002cfc <HAL_GPIO_Init+0x14c>
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	e002      	b.n	8002d02 <HAL_GPIO_Init+0x152>
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	3b08      	subs	r3, #8
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	210f      	movs	r1, #15
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	401a      	ands	r2, r3
 8002d14:	6a39      	ldr	r1, [r7, #32]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1c:	431a      	orrs	r2, r3
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 80b1 	beq.w	8002e92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d30:	4b4d      	ldr	r3, [pc, #308]	; (8002e68 <HAL_GPIO_Init+0x2b8>)
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	4a4c      	ldr	r2, [pc, #304]	; (8002e68 <HAL_GPIO_Init+0x2b8>)
 8002d36:	f043 0301 	orr.w	r3, r3, #1
 8002d3a:	6193      	str	r3, [r2, #24]
 8002d3c:	4b4a      	ldr	r3, [pc, #296]	; (8002e68 <HAL_GPIO_Init+0x2b8>)
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	60bb      	str	r3, [r7, #8]
 8002d46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d48:	4a48      	ldr	r2, [pc, #288]	; (8002e6c <HAL_GPIO_Init+0x2bc>)
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4c:	089b      	lsrs	r3, r3, #2
 8002d4e:	3302      	adds	r3, #2
 8002d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d58:	f003 0303 	and.w	r3, r3, #3
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	220f      	movs	r2, #15
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a40      	ldr	r2, [pc, #256]	; (8002e70 <HAL_GPIO_Init+0x2c0>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d013      	beq.n	8002d9c <HAL_GPIO_Init+0x1ec>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a3f      	ldr	r2, [pc, #252]	; (8002e74 <HAL_GPIO_Init+0x2c4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d00d      	beq.n	8002d98 <HAL_GPIO_Init+0x1e8>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a3e      	ldr	r2, [pc, #248]	; (8002e78 <HAL_GPIO_Init+0x2c8>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d007      	beq.n	8002d94 <HAL_GPIO_Init+0x1e4>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a3d      	ldr	r2, [pc, #244]	; (8002e7c <HAL_GPIO_Init+0x2cc>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d101      	bne.n	8002d90 <HAL_GPIO_Init+0x1e0>
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e006      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d90:	2304      	movs	r3, #4
 8002d92:	e004      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d94:	2302      	movs	r3, #2
 8002d96:	e002      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e000      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da0:	f002 0203 	and.w	r2, r2, #3
 8002da4:	0092      	lsls	r2, r2, #2
 8002da6:	4093      	lsls	r3, r2
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002dae:	492f      	ldr	r1, [pc, #188]	; (8002e6c <HAL_GPIO_Init+0x2bc>)
 8002db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db2:	089b      	lsrs	r3, r3, #2
 8002db4:	3302      	adds	r3, #2
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d006      	beq.n	8002dd6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002dc8:	4b2d      	ldr	r3, [pc, #180]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	492c      	ldr	r1, [pc, #176]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	608b      	str	r3, [r1, #8]
 8002dd4:	e006      	b.n	8002de4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002dd6:	4b2a      	ldr	r3, [pc, #168]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002dd8:	689a      	ldr	r2, [r3, #8]
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	4928      	ldr	r1, [pc, #160]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d006      	beq.n	8002dfe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002df0:	4b23      	ldr	r3, [pc, #140]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	4922      	ldr	r1, [pc, #136]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	60cb      	str	r3, [r1, #12]
 8002dfc:	e006      	b.n	8002e0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002dfe:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	43db      	mvns	r3, r3
 8002e06:	491e      	ldr	r1, [pc, #120]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d006      	beq.n	8002e26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e18:	4b19      	ldr	r3, [pc, #100]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	4918      	ldr	r1, [pc, #96]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	604b      	str	r3, [r1, #4]
 8002e24:	e006      	b.n	8002e34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e26:	4b16      	ldr	r3, [pc, #88]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	4914      	ldr	r1, [pc, #80]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d021      	beq.n	8002e84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	490e      	ldr	r1, [pc, #56]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	600b      	str	r3, [r1, #0]
 8002e4c:	e021      	b.n	8002e92 <HAL_GPIO_Init+0x2e2>
 8002e4e:	bf00      	nop
 8002e50:	10320000 	.word	0x10320000
 8002e54:	10310000 	.word	0x10310000
 8002e58:	10220000 	.word	0x10220000
 8002e5c:	10210000 	.word	0x10210000
 8002e60:	10120000 	.word	0x10120000
 8002e64:	10110000 	.word	0x10110000
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	40010000 	.word	0x40010000
 8002e70:	40010800 	.word	0x40010800
 8002e74:	40010c00 	.word	0x40010c00
 8002e78:	40011000 	.word	0x40011000
 8002e7c:	40011400 	.word	0x40011400
 8002e80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e84:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <HAL_GPIO_Init+0x304>)
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	4909      	ldr	r1, [pc, #36]	; (8002eb4 <HAL_GPIO_Init+0x304>)
 8002e8e:	4013      	ands	r3, r2
 8002e90:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e94:	3301      	adds	r3, #1
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f47f ae8e 	bne.w	8002bc4 <HAL_GPIO_Init+0x14>
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	372c      	adds	r7, #44	; 0x2c
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr
 8002eb4:	40010400 	.word	0x40010400

08002eb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	887b      	ldrh	r3, [r7, #2]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d002      	beq.n	8002ed6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
 8002ed4:	e001      	b.n	8002eda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bc80      	pop	{r7}
 8002ee4:	4770      	bx	lr

08002ee6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b083      	sub	sp, #12
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
 8002eee:	460b      	mov	r3, r1
 8002ef0:	807b      	strh	r3, [r7, #2]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ef6:	787b      	ldrb	r3, [r7, #1]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d003      	beq.n	8002f04 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002efc:	887a      	ldrh	r2, [r7, #2]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f02:	e003      	b.n	8002f0c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f04:	887b      	ldrh	r3, [r7, #2]
 8002f06:	041a      	lsls	r2, r3, #16
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	611a      	str	r2, [r3, #16]
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bc80      	pop	{r7}
 8002f14:	4770      	bx	lr
	...

08002f18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f22:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f24:	695a      	ldr	r2, [r3, #20]
 8002f26:	88fb      	ldrh	r3, [r7, #6]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d006      	beq.n	8002f3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f2e:	4a05      	ldr	r2, [pc, #20]	; (8002f44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f30:	88fb      	ldrh	r3, [r7, #6]
 8002f32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f34:	88fb      	ldrh	r3, [r7, #6]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fe fea4 	bl	8001c84 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f3c:	bf00      	nop
 8002f3e:	3708      	adds	r7, #8
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40010400 	.word	0x40010400

08002f48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e12b      	b.n	80031b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d106      	bne.n	8002f74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f7fe ff6c 	bl	8001e4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2224      	movs	r2, #36	; 0x24
 8002f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 0201 	bic.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f9a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002faa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002fac:	f001 f960 	bl	8004270 <HAL_RCC_GetPCLK1Freq>
 8002fb0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	4a81      	ldr	r2, [pc, #516]	; (80031bc <HAL_I2C_Init+0x274>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d807      	bhi.n	8002fcc <HAL_I2C_Init+0x84>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4a80      	ldr	r2, [pc, #512]	; (80031c0 <HAL_I2C_Init+0x278>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	bf94      	ite	ls
 8002fc4:	2301      	movls	r3, #1
 8002fc6:	2300      	movhi	r3, #0
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	e006      	b.n	8002fda <HAL_I2C_Init+0x92>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	4a7d      	ldr	r2, [pc, #500]	; (80031c4 <HAL_I2C_Init+0x27c>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	bf94      	ite	ls
 8002fd4:	2301      	movls	r3, #1
 8002fd6:	2300      	movhi	r3, #0
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e0e7      	b.n	80031b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	4a78      	ldr	r2, [pc, #480]	; (80031c8 <HAL_I2C_Init+0x280>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	0c9b      	lsrs	r3, r3, #18
 8002fec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	4a6a      	ldr	r2, [pc, #424]	; (80031bc <HAL_I2C_Init+0x274>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d802      	bhi.n	800301c <HAL_I2C_Init+0xd4>
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	3301      	adds	r3, #1
 800301a:	e009      	b.n	8003030 <HAL_I2C_Init+0xe8>
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003022:	fb02 f303 	mul.w	r3, r2, r3
 8003026:	4a69      	ldr	r2, [pc, #420]	; (80031cc <HAL_I2C_Init+0x284>)
 8003028:	fba2 2303 	umull	r2, r3, r2, r3
 800302c:	099b      	lsrs	r3, r3, #6
 800302e:	3301      	adds	r3, #1
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	430b      	orrs	r3, r1
 8003036:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	69db      	ldr	r3, [r3, #28]
 800303e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003042:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	495c      	ldr	r1, [pc, #368]	; (80031bc <HAL_I2C_Init+0x274>)
 800304c:	428b      	cmp	r3, r1
 800304e:	d819      	bhi.n	8003084 <HAL_I2C_Init+0x13c>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	1e59      	subs	r1, r3, #1
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	fbb1 f3f3 	udiv	r3, r1, r3
 800305e:	1c59      	adds	r1, r3, #1
 8003060:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003064:	400b      	ands	r3, r1
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00a      	beq.n	8003080 <HAL_I2C_Init+0x138>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1e59      	subs	r1, r3, #1
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	fbb1 f3f3 	udiv	r3, r1, r3
 8003078:	3301      	adds	r3, #1
 800307a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800307e:	e051      	b.n	8003124 <HAL_I2C_Init+0x1dc>
 8003080:	2304      	movs	r3, #4
 8003082:	e04f      	b.n	8003124 <HAL_I2C_Init+0x1dc>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d111      	bne.n	80030b0 <HAL_I2C_Init+0x168>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	1e58      	subs	r0, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6859      	ldr	r1, [r3, #4]
 8003094:	460b      	mov	r3, r1
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	440b      	add	r3, r1
 800309a:	fbb0 f3f3 	udiv	r3, r0, r3
 800309e:	3301      	adds	r3, #1
 80030a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	bf0c      	ite	eq
 80030a8:	2301      	moveq	r3, #1
 80030aa:	2300      	movne	r3, #0
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	e012      	b.n	80030d6 <HAL_I2C_Init+0x18e>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	1e58      	subs	r0, r3, #1
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6859      	ldr	r1, [r3, #4]
 80030b8:	460b      	mov	r3, r1
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	0099      	lsls	r1, r3, #2
 80030c0:	440b      	add	r3, r1
 80030c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030c6:	3301      	adds	r3, #1
 80030c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	bf0c      	ite	eq
 80030d0:	2301      	moveq	r3, #1
 80030d2:	2300      	movne	r3, #0
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_I2C_Init+0x196>
 80030da:	2301      	movs	r3, #1
 80030dc:	e022      	b.n	8003124 <HAL_I2C_Init+0x1dc>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10e      	bne.n	8003104 <HAL_I2C_Init+0x1bc>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	1e58      	subs	r0, r3, #1
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6859      	ldr	r1, [r3, #4]
 80030ee:	460b      	mov	r3, r1
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	440b      	add	r3, r1
 80030f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80030f8:	3301      	adds	r3, #1
 80030fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003102:	e00f      	b.n	8003124 <HAL_I2C_Init+0x1dc>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	1e58      	subs	r0, r3, #1
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6859      	ldr	r1, [r3, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	440b      	add	r3, r1
 8003112:	0099      	lsls	r1, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	fbb0 f3f3 	udiv	r3, r0, r3
 800311a:	3301      	adds	r3, #1
 800311c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003120:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003124:	6879      	ldr	r1, [r7, #4]
 8003126:	6809      	ldr	r1, [r1, #0]
 8003128:	4313      	orrs	r3, r2
 800312a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69da      	ldr	r2, [r3, #28]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	430a      	orrs	r2, r1
 8003146:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003152:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6911      	ldr	r1, [r2, #16]
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	68d2      	ldr	r2, [r2, #12]
 800315e:	4311      	orrs	r1, r2
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6812      	ldr	r2, [r2, #0]
 8003164:	430b      	orrs	r3, r1
 8003166:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	695a      	ldr	r2, [r3, #20]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	431a      	orrs	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	430a      	orrs	r2, r1
 8003182:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2220      	movs	r2, #32
 800319e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	000186a0 	.word	0x000186a0
 80031c0:	001e847f 	.word	0x001e847f
 80031c4:	003d08ff 	.word	0x003d08ff
 80031c8:	431bde83 	.word	0x431bde83
 80031cc:	10624dd3 	.word	0x10624dd3

080031d0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af02      	add	r7, sp, #8
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	607a      	str	r2, [r7, #4]
 80031da:	461a      	mov	r2, r3
 80031dc:	460b      	mov	r3, r1
 80031de:	817b      	strh	r3, [r7, #10]
 80031e0:	4613      	mov	r3, r2
 80031e2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031e4:	f7ff f906 	bl	80023f4 <HAL_GetTick>
 80031e8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	2b20      	cmp	r3, #32
 80031f4:	f040 80e0 	bne.w	80033b8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	2319      	movs	r3, #25
 80031fe:	2201      	movs	r2, #1
 8003200:	4970      	ldr	r1, [pc, #448]	; (80033c4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f000 fa92 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800320e:	2302      	movs	r3, #2
 8003210:	e0d3      	b.n	80033ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003218:	2b01      	cmp	r3, #1
 800321a:	d101      	bne.n	8003220 <HAL_I2C_Master_Transmit+0x50>
 800321c:	2302      	movs	r3, #2
 800321e:	e0cc      	b.n	80033ba <HAL_I2C_Master_Transmit+0x1ea>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	2b01      	cmp	r3, #1
 8003234:	d007      	beq.n	8003246 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f042 0201 	orr.w	r2, r2, #1
 8003244:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003254:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2221      	movs	r2, #33	; 0x21
 800325a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2210      	movs	r2, #16
 8003262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	893a      	ldrh	r2, [r7, #8]
 8003276:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800327c:	b29a      	uxth	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4a50      	ldr	r2, [pc, #320]	; (80033c8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003286:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003288:	8979      	ldrh	r1, [r7, #10]
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	6a3a      	ldr	r2, [r7, #32]
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f000 f9ca 	bl	8003628 <I2C_MasterRequestWrite>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e08d      	b.n	80033ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800329e:	2300      	movs	r3, #0
 80032a0:	613b      	str	r3, [r7, #16]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	695b      	ldr	r3, [r3, #20]
 80032a8:	613b      	str	r3, [r7, #16]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	699b      	ldr	r3, [r3, #24]
 80032b0:	613b      	str	r3, [r7, #16]
 80032b2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80032b4:	e066      	b.n	8003384 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032b6:	697a      	ldr	r2, [r7, #20]
 80032b8:	6a39      	ldr	r1, [r7, #32]
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 fb50 	bl	8003960 <I2C_WaitOnTXEFlagUntilTimeout>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00d      	beq.n	80032e2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d107      	bne.n	80032de <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e06b      	b.n	80033ba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	781a      	ldrb	r2, [r3, #0]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f2:	1c5a      	adds	r2, r3, #1
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800330a:	3b01      	subs	r3, #1
 800330c:	b29a      	uxth	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	695b      	ldr	r3, [r3, #20]
 8003318:	f003 0304 	and.w	r3, r3, #4
 800331c:	2b04      	cmp	r3, #4
 800331e:	d11b      	bne.n	8003358 <HAL_I2C_Master_Transmit+0x188>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003324:	2b00      	cmp	r3, #0
 8003326:	d017      	beq.n	8003358 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332c:	781a      	ldrb	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	1c5a      	adds	r2, r3, #1
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003342:	b29b      	uxth	r3, r3
 8003344:	3b01      	subs	r3, #1
 8003346:	b29a      	uxth	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003350:	3b01      	subs	r3, #1
 8003352:	b29a      	uxth	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003358:	697a      	ldr	r2, [r7, #20]
 800335a:	6a39      	ldr	r1, [r7, #32]
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f000 fb47 	bl	80039f0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00d      	beq.n	8003384 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336c:	2b04      	cmp	r3, #4
 800336e:	d107      	bne.n	8003380 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800337e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e01a      	b.n	80033ba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003388:	2b00      	cmp	r3, #0
 800338a:	d194      	bne.n	80032b6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800339a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2220      	movs	r2, #32
 80033a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80033b4:	2300      	movs	r3, #0
 80033b6:	e000      	b.n	80033ba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80033b8:	2302      	movs	r3, #2
  }
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3718      	adds	r7, #24
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	00100002 	.word	0x00100002
 80033c8:	ffff0000 	.word	0xffff0000

080033cc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b08a      	sub	sp, #40	; 0x28
 80033d0:	af02      	add	r7, sp, #8
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	607a      	str	r2, [r7, #4]
 80033d6:	603b      	str	r3, [r7, #0]
 80033d8:	460b      	mov	r3, r1
 80033da:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80033dc:	f7ff f80a 	bl	80023f4 <HAL_GetTick>
 80033e0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b20      	cmp	r3, #32
 80033f0:	f040 8111 	bne.w	8003616 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	2319      	movs	r3, #25
 80033fa:	2201      	movs	r2, #1
 80033fc:	4988      	ldr	r1, [pc, #544]	; (8003620 <HAL_I2C_IsDeviceReady+0x254>)
 80033fe:	68f8      	ldr	r0, [r7, #12]
 8003400:	f000 f994 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800340a:	2302      	movs	r3, #2
 800340c:	e104      	b.n	8003618 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_I2C_IsDeviceReady+0x50>
 8003418:	2302      	movs	r3, #2
 800341a:	e0fd      	b.n	8003618 <HAL_I2C_IsDeviceReady+0x24c>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b01      	cmp	r3, #1
 8003430:	d007      	beq.n	8003442 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f042 0201 	orr.w	r2, r2, #1
 8003440:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003450:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2224      	movs	r2, #36	; 0x24
 8003456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4a70      	ldr	r2, [pc, #448]	; (8003624 <HAL_I2C_IsDeviceReady+0x258>)
 8003464:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003474:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2200      	movs	r2, #0
 800347e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 f952 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00d      	beq.n	80034aa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800349c:	d103      	bne.n	80034a6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034a4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e0b6      	b.n	8003618 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034aa:	897b      	ldrh	r3, [r7, #10]
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	461a      	mov	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034b8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80034ba:	f7fe ff9b 	bl	80023f4 <HAL_GetTick>
 80034be:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	bf0c      	ite	eq
 80034ce:	2301      	moveq	r3, #1
 80034d0:	2300      	movne	r3, #0
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	695b      	ldr	r3, [r3, #20]
 80034dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034e4:	bf0c      	ite	eq
 80034e6:	2301      	moveq	r3, #1
 80034e8:	2300      	movne	r3, #0
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80034ee:	e025      	b.n	800353c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034f0:	f7fe ff80 	bl	80023f4 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d302      	bcc.n	8003506 <HAL_I2C_IsDeviceReady+0x13a>
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d103      	bne.n	800350e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	22a0      	movs	r2, #160	; 0xa0
 800350a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b02      	cmp	r3, #2
 800351a:	bf0c      	ite	eq
 800351c:	2301      	moveq	r3, #1
 800351e:	2300      	movne	r3, #0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800352e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003532:	bf0c      	ite	eq
 8003534:	2301      	moveq	r3, #1
 8003536:	2300      	movne	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2ba0      	cmp	r3, #160	; 0xa0
 8003546:	d005      	beq.n	8003554 <HAL_I2C_IsDeviceReady+0x188>
 8003548:	7dfb      	ldrb	r3, [r7, #23]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d102      	bne.n	8003554 <HAL_I2C_IsDeviceReady+0x188>
 800354e:	7dbb      	ldrb	r3, [r7, #22]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0cd      	beq.n	80034f0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2220      	movs	r2, #32
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b02      	cmp	r3, #2
 8003568:	d129      	bne.n	80035be <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003578:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800357a:	2300      	movs	r3, #0
 800357c:	613b      	str	r3, [r7, #16]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	613b      	str	r3, [r7, #16]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	613b      	str	r3, [r7, #16]
 800358e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	2319      	movs	r3, #25
 8003596:	2201      	movs	r2, #1
 8003598:	4921      	ldr	r1, [pc, #132]	; (8003620 <HAL_I2C_IsDeviceReady+0x254>)
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 f8c6 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e036      	b.n	8003618 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2220      	movs	r2, #32
 80035ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80035ba:	2300      	movs	r3, #0
 80035bc:	e02c      	b.n	8003618 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035cc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035d6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	2319      	movs	r3, #25
 80035de:	2201      	movs	r2, #1
 80035e0:	490f      	ldr	r1, [pc, #60]	; (8003620 <HAL_I2C_IsDeviceReady+0x254>)
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f8a2 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e012      	b.n	8003618 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	3301      	adds	r3, #1
 80035f6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	f4ff af32 	bcc.w	8003466 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2220      	movs	r2, #32
 8003606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e000      	b.n	8003618 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003616:	2302      	movs	r3, #2
  }
}
 8003618:	4618      	mov	r0, r3
 800361a:	3720      	adds	r7, #32
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	00100002 	.word	0x00100002
 8003624:	ffff0000 	.word	0xffff0000

08003628 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b088      	sub	sp, #32
 800362c:	af02      	add	r7, sp, #8
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	607a      	str	r2, [r7, #4]
 8003632:	603b      	str	r3, [r7, #0]
 8003634:	460b      	mov	r3, r1
 8003636:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	2b08      	cmp	r3, #8
 8003642:	d006      	beq.n	8003652 <I2C_MasterRequestWrite+0x2a>
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d003      	beq.n	8003652 <I2C_MasterRequestWrite+0x2a>
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003650:	d108      	bne.n	8003664 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	e00b      	b.n	800367c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003668:	2b12      	cmp	r3, #18
 800366a:	d107      	bne.n	800367c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800367a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f84f 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00d      	beq.n	80036b0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800369e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036a2:	d103      	bne.n	80036ac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e035      	b.n	800371c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036b8:	d108      	bne.n	80036cc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036ba:	897b      	ldrh	r3, [r7, #10]
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036c8:	611a      	str	r2, [r3, #16]
 80036ca:	e01b      	b.n	8003704 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036cc:	897b      	ldrh	r3, [r7, #10]
 80036ce:	11db      	asrs	r3, r3, #7
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	f003 0306 	and.w	r3, r3, #6
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	f063 030f 	orn	r3, r3, #15
 80036dc:	b2da      	uxtb	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	490e      	ldr	r1, [pc, #56]	; (8003724 <I2C_MasterRequestWrite+0xfc>)
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 f898 	bl	8003820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e010      	b.n	800371c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80036fa:	897b      	ldrh	r3, [r7, #10]
 80036fc:	b2da      	uxtb	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	4907      	ldr	r1, [pc, #28]	; (8003728 <I2C_MasterRequestWrite+0x100>)
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 f888 	bl	8003820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e000      	b.n	800371c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3718      	adds	r7, #24
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	00010008 	.word	0x00010008
 8003728:	00010002 	.word	0x00010002

0800372c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	4613      	mov	r3, r2
 800373a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800373c:	e048      	b.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003744:	d044      	beq.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003746:	f7fe fe55 	bl	80023f4 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d302      	bcc.n	800375c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d139      	bne.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	0c1b      	lsrs	r3, r3, #16
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b01      	cmp	r3, #1
 8003764:	d10d      	bne.n	8003782 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	43da      	mvns	r2, r3
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	4013      	ands	r3, r2
 8003772:	b29b      	uxth	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	bf0c      	ite	eq
 8003778:	2301      	moveq	r3, #1
 800377a:	2300      	movne	r3, #0
 800377c:	b2db      	uxtb	r3, r3
 800377e:	461a      	mov	r2, r3
 8003780:	e00c      	b.n	800379c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	43da      	mvns	r2, r3
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	4013      	ands	r3, r2
 800378e:	b29b      	uxth	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	461a      	mov	r2, r3
 800379c:	79fb      	ldrb	r3, [r7, #7]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d116      	bne.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2220      	movs	r2, #32
 80037ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037bc:	f043 0220 	orr.w	r2, r3, #32
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e023      	b.n	8003818 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	0c1b      	lsrs	r3, r3, #16
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d10d      	bne.n	80037f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	43da      	mvns	r2, r3
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	4013      	ands	r3, r2
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	bf0c      	ite	eq
 80037ec:	2301      	moveq	r3, #1
 80037ee:	2300      	movne	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	461a      	mov	r2, r3
 80037f4:	e00c      	b.n	8003810 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	43da      	mvns	r2, r3
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	4013      	ands	r3, r2
 8003802:	b29b      	uxth	r3, r3
 8003804:	2b00      	cmp	r3, #0
 8003806:	bf0c      	ite	eq
 8003808:	2301      	moveq	r3, #1
 800380a:	2300      	movne	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	461a      	mov	r2, r3
 8003810:	79fb      	ldrb	r3, [r7, #7]
 8003812:	429a      	cmp	r2, r3
 8003814:	d093      	beq.n	800373e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
 800382c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800382e:	e071      	b.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800383a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800383e:	d123      	bne.n	8003888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800384e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003858:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2220      	movs	r2, #32
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	f043 0204 	orr.w	r2, r3, #4
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e067      	b.n	8003958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388e:	d041      	beq.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003890:	f7fe fdb0 	bl	80023f4 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	429a      	cmp	r2, r3
 800389e:	d302      	bcc.n	80038a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d136      	bne.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	0c1b      	lsrs	r3, r3, #16
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d10c      	bne.n	80038ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	43da      	mvns	r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	4013      	ands	r3, r2
 80038bc:	b29b      	uxth	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	bf14      	ite	ne
 80038c2:	2301      	movne	r3, #1
 80038c4:	2300      	moveq	r3, #0
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	e00b      	b.n	80038e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	43da      	mvns	r2, r3
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	4013      	ands	r3, r2
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	bf14      	ite	ne
 80038dc:	2301      	movne	r3, #1
 80038de:	2300      	moveq	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d016      	beq.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003900:	f043 0220 	orr.w	r2, r3, #32
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e021      	b.n	8003958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	0c1b      	lsrs	r3, r3, #16
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b01      	cmp	r3, #1
 800391c:	d10c      	bne.n	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	43da      	mvns	r2, r3
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	4013      	ands	r3, r2
 800392a:	b29b      	uxth	r3, r3
 800392c:	2b00      	cmp	r3, #0
 800392e:	bf14      	ite	ne
 8003930:	2301      	movne	r3, #1
 8003932:	2300      	moveq	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	e00b      	b.n	8003950 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	43da      	mvns	r2, r3
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	4013      	ands	r3, r2
 8003944:	b29b      	uxth	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	bf14      	ite	ne
 800394a:	2301      	movne	r3, #1
 800394c:	2300      	moveq	r3, #0
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	f47f af6d 	bne.w	8003830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800396c:	e034      	b.n	80039d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 f886 	bl	8003a80 <I2C_IsAcknowledgeFailed>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e034      	b.n	80039e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003984:	d028      	beq.n	80039d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003986:	f7fe fd35 	bl	80023f4 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	429a      	cmp	r2, r3
 8003994:	d302      	bcc.n	800399c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d11d      	bne.n	80039d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a6:	2b80      	cmp	r3, #128	; 0x80
 80039a8:	d016      	beq.n	80039d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c4:	f043 0220 	orr.w	r2, r3, #32
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e007      	b.n	80039e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039e2:	2b80      	cmp	r3, #128	; 0x80
 80039e4:	d1c3      	bne.n	800396e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039fc:	e034      	b.n	8003a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f000 f83e 	bl	8003a80 <I2C_IsAcknowledgeFailed>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e034      	b.n	8003a78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a14:	d028      	beq.n	8003a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a16:	f7fe fced 	bl	80023f4 <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d302      	bcc.n	8003a2c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d11d      	bne.n	8003a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	2b04      	cmp	r3, #4
 8003a38:	d016      	beq.n	8003a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2220      	movs	r2, #32
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a54:	f043 0220 	orr.w	r2, r3, #32
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e007      	b.n	8003a78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	f003 0304 	and.w	r3, r3, #4
 8003a72:	2b04      	cmp	r3, #4
 8003a74:	d1c3      	bne.n	80039fe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a96:	d11b      	bne.n	8003ad0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003aa0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2220      	movs	r2, #32
 8003aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	f043 0204 	orr.w	r2, r3, #4
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e000      	b.n	8003ad2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bc80      	pop	{r7}
 8003ada:	4770      	bx	lr

08003adc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e272      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f000 8087 	beq.w	8003c0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003afc:	4b92      	ldr	r3, [pc, #584]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f003 030c 	and.w	r3, r3, #12
 8003b04:	2b04      	cmp	r3, #4
 8003b06:	d00c      	beq.n	8003b22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b08:	4b8f      	ldr	r3, [pc, #572]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 030c 	and.w	r3, r3, #12
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	d112      	bne.n	8003b3a <HAL_RCC_OscConfig+0x5e>
 8003b14:	4b8c      	ldr	r3, [pc, #560]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b20:	d10b      	bne.n	8003b3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b22:	4b89      	ldr	r3, [pc, #548]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d06c      	beq.n	8003c08 <HAL_RCC_OscConfig+0x12c>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d168      	bne.n	8003c08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e24c      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b42:	d106      	bne.n	8003b52 <HAL_RCC_OscConfig+0x76>
 8003b44:	4b80      	ldr	r3, [pc, #512]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a7f      	ldr	r2, [pc, #508]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b4e:	6013      	str	r3, [r2, #0]
 8003b50:	e02e      	b.n	8003bb0 <HAL_RCC_OscConfig+0xd4>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10c      	bne.n	8003b74 <HAL_RCC_OscConfig+0x98>
 8003b5a:	4b7b      	ldr	r3, [pc, #492]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a7a      	ldr	r2, [pc, #488]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b64:	6013      	str	r3, [r2, #0]
 8003b66:	4b78      	ldr	r3, [pc, #480]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a77      	ldr	r2, [pc, #476]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b70:	6013      	str	r3, [r2, #0]
 8003b72:	e01d      	b.n	8003bb0 <HAL_RCC_OscConfig+0xd4>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b7c:	d10c      	bne.n	8003b98 <HAL_RCC_OscConfig+0xbc>
 8003b7e:	4b72      	ldr	r3, [pc, #456]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a71      	ldr	r2, [pc, #452]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b88:	6013      	str	r3, [r2, #0]
 8003b8a:	4b6f      	ldr	r3, [pc, #444]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a6e      	ldr	r2, [pc, #440]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b94:	6013      	str	r3, [r2, #0]
 8003b96:	e00b      	b.n	8003bb0 <HAL_RCC_OscConfig+0xd4>
 8003b98:	4b6b      	ldr	r3, [pc, #428]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a6a      	ldr	r2, [pc, #424]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003b9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ba2:	6013      	str	r3, [r2, #0]
 8003ba4:	4b68      	ldr	r3, [pc, #416]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a67      	ldr	r2, [pc, #412]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003baa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d013      	beq.n	8003be0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb8:	f7fe fc1c 	bl	80023f4 <HAL_GetTick>
 8003bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bbe:	e008      	b.n	8003bd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bc0:	f7fe fc18 	bl	80023f4 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b64      	cmp	r3, #100	; 0x64
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e200      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd2:	4b5d      	ldr	r3, [pc, #372]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0f0      	beq.n	8003bc0 <HAL_RCC_OscConfig+0xe4>
 8003bde:	e014      	b.n	8003c0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be0:	f7fe fc08 	bl	80023f4 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003be8:	f7fe fc04 	bl	80023f4 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b64      	cmp	r3, #100	; 0x64
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e1ec      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfa:	4b53      	ldr	r3, [pc, #332]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1f0      	bne.n	8003be8 <HAL_RCC_OscConfig+0x10c>
 8003c06:	e000      	b.n	8003c0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d063      	beq.n	8003cde <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c16:	4b4c      	ldr	r3, [pc, #304]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f003 030c 	and.w	r3, r3, #12
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00b      	beq.n	8003c3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c22:	4b49      	ldr	r3, [pc, #292]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f003 030c 	and.w	r3, r3, #12
 8003c2a:	2b08      	cmp	r3, #8
 8003c2c:	d11c      	bne.n	8003c68 <HAL_RCC_OscConfig+0x18c>
 8003c2e:	4b46      	ldr	r3, [pc, #280]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d116      	bne.n	8003c68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c3a:	4b43      	ldr	r3, [pc, #268]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d005      	beq.n	8003c52 <HAL_RCC_OscConfig+0x176>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d001      	beq.n	8003c52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e1c0      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c52:	4b3d      	ldr	r3, [pc, #244]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	4939      	ldr	r1, [pc, #228]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c66:	e03a      	b.n	8003cde <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d020      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c70:	4b36      	ldr	r3, [pc, #216]	; (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c72:	2201      	movs	r2, #1
 8003c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c76:	f7fe fbbd 	bl	80023f4 <HAL_GetTick>
 8003c7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c7c:	e008      	b.n	8003c90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c7e:	f7fe fbb9 	bl	80023f4 <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e1a1      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c90:	4b2d      	ldr	r3, [pc, #180]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d0f0      	beq.n	8003c7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c9c:	4b2a      	ldr	r3, [pc, #168]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	00db      	lsls	r3, r3, #3
 8003caa:	4927      	ldr	r1, [pc, #156]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	600b      	str	r3, [r1, #0]
 8003cb0:	e015      	b.n	8003cde <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cb2:	4b26      	ldr	r3, [pc, #152]	; (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb8:	f7fe fb9c 	bl	80023f4 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc0:	f7fe fb98 	bl	80023f4 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e180      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cd2:	4b1d      	ldr	r3, [pc, #116]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1f0      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0308 	and.w	r3, r3, #8
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d03a      	beq.n	8003d60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d019      	beq.n	8003d26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cf2:	4b17      	ldr	r3, [pc, #92]	; (8003d50 <HAL_RCC_OscConfig+0x274>)
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf8:	f7fe fb7c 	bl	80023f4 <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cfe:	e008      	b.n	8003d12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d00:	f7fe fb78 	bl	80023f4 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e160      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d12:	4b0d      	ldr	r3, [pc, #52]	; (8003d48 <HAL_RCC_OscConfig+0x26c>)
 8003d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d0f0      	beq.n	8003d00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d1e:	2001      	movs	r0, #1
 8003d20:	f000 face 	bl	80042c0 <RCC_Delay>
 8003d24:	e01c      	b.n	8003d60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d26:	4b0a      	ldr	r3, [pc, #40]	; (8003d50 <HAL_RCC_OscConfig+0x274>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d2c:	f7fe fb62 	bl	80023f4 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d32:	e00f      	b.n	8003d54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d34:	f7fe fb5e 	bl	80023f4 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d908      	bls.n	8003d54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e146      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
 8003d46:	bf00      	nop
 8003d48:	40021000 	.word	0x40021000
 8003d4c:	42420000 	.word	0x42420000
 8003d50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d54:	4b92      	ldr	r3, [pc, #584]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1e9      	bne.n	8003d34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0304 	and.w	r3, r3, #4
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 80a6 	beq.w	8003eba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d72:	4b8b      	ldr	r3, [pc, #556]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10d      	bne.n	8003d9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7e:	4b88      	ldr	r3, [pc, #544]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	4a87      	ldr	r2, [pc, #540]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d88:	61d3      	str	r3, [r2, #28]
 8003d8a:	4b85      	ldr	r3, [pc, #532]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d92:	60bb      	str	r3, [r7, #8]
 8003d94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d96:	2301      	movs	r3, #1
 8003d98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d9a:	4b82      	ldr	r3, [pc, #520]	; (8003fa4 <HAL_RCC_OscConfig+0x4c8>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d118      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003da6:	4b7f      	ldr	r3, [pc, #508]	; (8003fa4 <HAL_RCC_OscConfig+0x4c8>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a7e      	ldr	r2, [pc, #504]	; (8003fa4 <HAL_RCC_OscConfig+0x4c8>)
 8003dac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003db0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003db2:	f7fe fb1f 	bl	80023f4 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dba:	f7fe fb1b 	bl	80023f4 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b64      	cmp	r3, #100	; 0x64
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e103      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dcc:	4b75      	ldr	r3, [pc, #468]	; (8003fa4 <HAL_RCC_OscConfig+0x4c8>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0f0      	beq.n	8003dba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d106      	bne.n	8003dee <HAL_RCC_OscConfig+0x312>
 8003de0:	4b6f      	ldr	r3, [pc, #444]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	4a6e      	ldr	r2, [pc, #440]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003de6:	f043 0301 	orr.w	r3, r3, #1
 8003dea:	6213      	str	r3, [r2, #32]
 8003dec:	e02d      	b.n	8003e4a <HAL_RCC_OscConfig+0x36e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10c      	bne.n	8003e10 <HAL_RCC_OscConfig+0x334>
 8003df6:	4b6a      	ldr	r3, [pc, #424]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	6a1b      	ldr	r3, [r3, #32]
 8003dfa:	4a69      	ldr	r2, [pc, #420]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003dfc:	f023 0301 	bic.w	r3, r3, #1
 8003e00:	6213      	str	r3, [r2, #32]
 8003e02:	4b67      	ldr	r3, [pc, #412]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	4a66      	ldr	r2, [pc, #408]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e08:	f023 0304 	bic.w	r3, r3, #4
 8003e0c:	6213      	str	r3, [r2, #32]
 8003e0e:	e01c      	b.n	8003e4a <HAL_RCC_OscConfig+0x36e>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	2b05      	cmp	r3, #5
 8003e16:	d10c      	bne.n	8003e32 <HAL_RCC_OscConfig+0x356>
 8003e18:	4b61      	ldr	r3, [pc, #388]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e1a:	6a1b      	ldr	r3, [r3, #32]
 8003e1c:	4a60      	ldr	r2, [pc, #384]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e1e:	f043 0304 	orr.w	r3, r3, #4
 8003e22:	6213      	str	r3, [r2, #32]
 8003e24:	4b5e      	ldr	r3, [pc, #376]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	4a5d      	ldr	r2, [pc, #372]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e2a:	f043 0301 	orr.w	r3, r3, #1
 8003e2e:	6213      	str	r3, [r2, #32]
 8003e30:	e00b      	b.n	8003e4a <HAL_RCC_OscConfig+0x36e>
 8003e32:	4b5b      	ldr	r3, [pc, #364]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	4a5a      	ldr	r2, [pc, #360]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e38:	f023 0301 	bic.w	r3, r3, #1
 8003e3c:	6213      	str	r3, [r2, #32]
 8003e3e:	4b58      	ldr	r3, [pc, #352]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	6a1b      	ldr	r3, [r3, #32]
 8003e42:	4a57      	ldr	r2, [pc, #348]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e44:	f023 0304 	bic.w	r3, r3, #4
 8003e48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d015      	beq.n	8003e7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e52:	f7fe facf 	bl	80023f4 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e58:	e00a      	b.n	8003e70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e5a:	f7fe facb 	bl	80023f4 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e0b1      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e70:	4b4b      	ldr	r3, [pc, #300]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0ee      	beq.n	8003e5a <HAL_RCC_OscConfig+0x37e>
 8003e7c:	e014      	b.n	8003ea8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7e:	f7fe fab9 	bl	80023f4 <HAL_GetTick>
 8003e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e84:	e00a      	b.n	8003e9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e86:	f7fe fab5 	bl	80023f4 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e09b      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e9c:	4b40      	ldr	r3, [pc, #256]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1ee      	bne.n	8003e86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ea8:	7dfb      	ldrb	r3, [r7, #23]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d105      	bne.n	8003eba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eae:	4b3c      	ldr	r3, [pc, #240]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	69db      	ldr	r3, [r3, #28]
 8003eb2:	4a3b      	ldr	r2, [pc, #236]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003eb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	69db      	ldr	r3, [r3, #28]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f000 8087 	beq.w	8003fd2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ec4:	4b36      	ldr	r3, [pc, #216]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f003 030c 	and.w	r3, r3, #12
 8003ecc:	2b08      	cmp	r3, #8
 8003ece:	d061      	beq.n	8003f94 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	69db      	ldr	r3, [r3, #28]
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d146      	bne.n	8003f66 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ed8:	4b33      	ldr	r3, [pc, #204]	; (8003fa8 <HAL_RCC_OscConfig+0x4cc>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ede:	f7fe fa89 	bl	80023f4 <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee6:	f7fe fa85 	bl	80023f4 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e06d      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ef8:	4b29      	ldr	r3, [pc, #164]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1f0      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f0c:	d108      	bne.n	8003f20 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f0e:	4b24      	ldr	r3, [pc, #144]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	4921      	ldr	r1, [pc, #132]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f20:	4b1f      	ldr	r3, [pc, #124]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a19      	ldr	r1, [r3, #32]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f30:	430b      	orrs	r3, r1
 8003f32:	491b      	ldr	r1, [pc, #108]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f38:	4b1b      	ldr	r3, [pc, #108]	; (8003fa8 <HAL_RCC_OscConfig+0x4cc>)
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3e:	f7fe fa59 	bl	80023f4 <HAL_GetTick>
 8003f42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f44:	e008      	b.n	8003f58 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f46:	f7fe fa55 	bl	80023f4 <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e03d      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f58:	4b11      	ldr	r3, [pc, #68]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0f0      	beq.n	8003f46 <HAL_RCC_OscConfig+0x46a>
 8003f64:	e035      	b.n	8003fd2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f66:	4b10      	ldr	r3, [pc, #64]	; (8003fa8 <HAL_RCC_OscConfig+0x4cc>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f6c:	f7fe fa42 	bl	80023f4 <HAL_GetTick>
 8003f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f74:	f7fe fa3e 	bl	80023f4 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e026      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f86:	4b06      	ldr	r3, [pc, #24]	; (8003fa0 <HAL_RCC_OscConfig+0x4c4>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1f0      	bne.n	8003f74 <HAL_RCC_OscConfig+0x498>
 8003f92:	e01e      	b.n	8003fd2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	69db      	ldr	r3, [r3, #28]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d107      	bne.n	8003fac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e019      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	40007000 	.word	0x40007000
 8003fa8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003fac:	4b0b      	ldr	r3, [pc, #44]	; (8003fdc <HAL_RCC_OscConfig+0x500>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d106      	bne.n	8003fce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d001      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e000      	b.n	8003fd4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3718      	adds	r7, #24
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	40021000 	.word	0x40021000

08003fe0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e0d0      	b.n	8004196 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff4:	4b6a      	ldr	r3, [pc, #424]	; (80041a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	683a      	ldr	r2, [r7, #0]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d910      	bls.n	8004024 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004002:	4b67      	ldr	r3, [pc, #412]	; (80041a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f023 0207 	bic.w	r2, r3, #7
 800400a:	4965      	ldr	r1, [pc, #404]	; (80041a0 <HAL_RCC_ClockConfig+0x1c0>)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	4313      	orrs	r3, r2
 8004010:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004012:	4b63      	ldr	r3, [pc, #396]	; (80041a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	429a      	cmp	r2, r3
 800401e:	d001      	beq.n	8004024 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e0b8      	b.n	8004196 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d020      	beq.n	8004072 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d005      	beq.n	8004048 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800403c:	4b59      	ldr	r3, [pc, #356]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	4a58      	ldr	r2, [pc, #352]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004042:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004046:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0308 	and.w	r3, r3, #8
 8004050:	2b00      	cmp	r3, #0
 8004052:	d005      	beq.n	8004060 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004054:	4b53      	ldr	r3, [pc, #332]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	4a52      	ldr	r2, [pc, #328]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 800405a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800405e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004060:	4b50      	ldr	r3, [pc, #320]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	494d      	ldr	r1, [pc, #308]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 800406e:	4313      	orrs	r3, r2
 8004070:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d040      	beq.n	8004100 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d107      	bne.n	8004096 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004086:	4b47      	ldr	r3, [pc, #284]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d115      	bne.n	80040be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e07f      	b.n	8004196 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	2b02      	cmp	r3, #2
 800409c:	d107      	bne.n	80040ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409e:	4b41      	ldr	r3, [pc, #260]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d109      	bne.n	80040be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e073      	b.n	8004196 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ae:	4b3d      	ldr	r3, [pc, #244]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e06b      	b.n	8004196 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040be:	4b39      	ldr	r3, [pc, #228]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f023 0203 	bic.w	r2, r3, #3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	4936      	ldr	r1, [pc, #216]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040d0:	f7fe f990 	bl	80023f4 <HAL_GetTick>
 80040d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d6:	e00a      	b.n	80040ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d8:	f7fe f98c 	bl	80023f4 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e053      	b.n	8004196 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ee:	4b2d      	ldr	r3, [pc, #180]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f003 020c 	and.w	r2, r3, #12
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d1eb      	bne.n	80040d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004100:	4b27      	ldr	r3, [pc, #156]	; (80041a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	429a      	cmp	r2, r3
 800410c:	d210      	bcs.n	8004130 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410e:	4b24      	ldr	r3, [pc, #144]	; (80041a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f023 0207 	bic.w	r2, r3, #7
 8004116:	4922      	ldr	r1, [pc, #136]	; (80041a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	4313      	orrs	r3, r2
 800411c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800411e:	4b20      	ldr	r3, [pc, #128]	; (80041a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0307 	and.w	r3, r3, #7
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	429a      	cmp	r2, r3
 800412a:	d001      	beq.n	8004130 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e032      	b.n	8004196 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0304 	and.w	r3, r3, #4
 8004138:	2b00      	cmp	r3, #0
 800413a:	d008      	beq.n	800414e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800413c:	4b19      	ldr	r3, [pc, #100]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	4916      	ldr	r1, [pc, #88]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 800414a:	4313      	orrs	r3, r2
 800414c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0308 	and.w	r3, r3, #8
 8004156:	2b00      	cmp	r3, #0
 8004158:	d009      	beq.n	800416e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800415a:	4b12      	ldr	r3, [pc, #72]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	490e      	ldr	r1, [pc, #56]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 800416a:	4313      	orrs	r3, r2
 800416c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800416e:	f000 f821 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8004172:	4602      	mov	r2, r0
 8004174:	4b0b      	ldr	r3, [pc, #44]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	091b      	lsrs	r3, r3, #4
 800417a:	f003 030f 	and.w	r3, r3, #15
 800417e:	490a      	ldr	r1, [pc, #40]	; (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004180:	5ccb      	ldrb	r3, [r1, r3]
 8004182:	fa22 f303 	lsr.w	r3, r2, r3
 8004186:	4a09      	ldr	r2, [pc, #36]	; (80041ac <HAL_RCC_ClockConfig+0x1cc>)
 8004188:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800418a:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <HAL_RCC_ClockConfig+0x1d0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4618      	mov	r0, r3
 8004190:	f7fe f8ee 	bl	8002370 <HAL_InitTick>

  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	4618      	mov	r0, r3
 8004198:	3710      	adds	r7, #16
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	40022000 	.word	0x40022000
 80041a4:	40021000 	.word	0x40021000
 80041a8:	080096d4 	.word	0x080096d4
 80041ac:	20000028 	.word	0x20000028
 80041b0:	2000002c 	.word	0x2000002c

080041b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b087      	sub	sp, #28
 80041b8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041ba:	2300      	movs	r3, #0
 80041bc:	60fb      	str	r3, [r7, #12]
 80041be:	2300      	movs	r3, #0
 80041c0:	60bb      	str	r3, [r7, #8]
 80041c2:	2300      	movs	r3, #0
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	2300      	movs	r3, #0
 80041c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80041ce:	4b1e      	ldr	r3, [pc, #120]	; (8004248 <HAL_RCC_GetSysClockFreq+0x94>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f003 030c 	and.w	r3, r3, #12
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d002      	beq.n	80041e4 <HAL_RCC_GetSysClockFreq+0x30>
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d003      	beq.n	80041ea <HAL_RCC_GetSysClockFreq+0x36>
 80041e2:	e027      	b.n	8004234 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041e4:	4b19      	ldr	r3, [pc, #100]	; (800424c <HAL_RCC_GetSysClockFreq+0x98>)
 80041e6:	613b      	str	r3, [r7, #16]
      break;
 80041e8:	e027      	b.n	800423a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	0c9b      	lsrs	r3, r3, #18
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	4a17      	ldr	r2, [pc, #92]	; (8004250 <HAL_RCC_GetSysClockFreq+0x9c>)
 80041f4:	5cd3      	ldrb	r3, [r2, r3]
 80041f6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d010      	beq.n	8004224 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004202:	4b11      	ldr	r3, [pc, #68]	; (8004248 <HAL_RCC_GetSysClockFreq+0x94>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	0c5b      	lsrs	r3, r3, #17
 8004208:	f003 0301 	and.w	r3, r3, #1
 800420c:	4a11      	ldr	r2, [pc, #68]	; (8004254 <HAL_RCC_GetSysClockFreq+0xa0>)
 800420e:	5cd3      	ldrb	r3, [r2, r3]
 8004210:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a0d      	ldr	r2, [pc, #52]	; (800424c <HAL_RCC_GetSysClockFreq+0x98>)
 8004216:	fb03 f202 	mul.w	r2, r3, r2
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004220:	617b      	str	r3, [r7, #20]
 8004222:	e004      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a0c      	ldr	r2, [pc, #48]	; (8004258 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004228:	fb02 f303 	mul.w	r3, r2, r3
 800422c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	613b      	str	r3, [r7, #16]
      break;
 8004232:	e002      	b.n	800423a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004234:	4b05      	ldr	r3, [pc, #20]	; (800424c <HAL_RCC_GetSysClockFreq+0x98>)
 8004236:	613b      	str	r3, [r7, #16]
      break;
 8004238:	bf00      	nop
    }
  }
  return sysclockfreq;
 800423a:	693b      	ldr	r3, [r7, #16]
}
 800423c:	4618      	mov	r0, r3
 800423e:	371c      	adds	r7, #28
 8004240:	46bd      	mov	sp, r7
 8004242:	bc80      	pop	{r7}
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40021000 	.word	0x40021000
 800424c:	007a1200 	.word	0x007a1200
 8004250:	080096ec 	.word	0x080096ec
 8004254:	080096fc 	.word	0x080096fc
 8004258:	003d0900 	.word	0x003d0900

0800425c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004260:	4b02      	ldr	r3, [pc, #8]	; (800426c <HAL_RCC_GetHCLKFreq+0x10>)
 8004262:	681b      	ldr	r3, [r3, #0]
}
 8004264:	4618      	mov	r0, r3
 8004266:	46bd      	mov	sp, r7
 8004268:	bc80      	pop	{r7}
 800426a:	4770      	bx	lr
 800426c:	20000028 	.word	0x20000028

08004270 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004274:	f7ff fff2 	bl	800425c <HAL_RCC_GetHCLKFreq>
 8004278:	4602      	mov	r2, r0
 800427a:	4b05      	ldr	r3, [pc, #20]	; (8004290 <HAL_RCC_GetPCLK1Freq+0x20>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	0a1b      	lsrs	r3, r3, #8
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	4903      	ldr	r1, [pc, #12]	; (8004294 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004286:	5ccb      	ldrb	r3, [r1, r3]
 8004288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800428c:	4618      	mov	r0, r3
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40021000 	.word	0x40021000
 8004294:	080096e4 	.word	0x080096e4

08004298 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800429c:	f7ff ffde 	bl	800425c <HAL_RCC_GetHCLKFreq>
 80042a0:	4602      	mov	r2, r0
 80042a2:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	0adb      	lsrs	r3, r3, #11
 80042a8:	f003 0307 	and.w	r3, r3, #7
 80042ac:	4903      	ldr	r1, [pc, #12]	; (80042bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80042ae:	5ccb      	ldrb	r3, [r1, r3]
 80042b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40021000 	.word	0x40021000
 80042bc:	080096e4 	.word	0x080096e4

080042c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042c8:	4b0a      	ldr	r3, [pc, #40]	; (80042f4 <RCC_Delay+0x34>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a0a      	ldr	r2, [pc, #40]	; (80042f8 <RCC_Delay+0x38>)
 80042ce:	fba2 2303 	umull	r2, r3, r2, r3
 80042d2:	0a5b      	lsrs	r3, r3, #9
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	fb02 f303 	mul.w	r3, r2, r3
 80042da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80042dc:	bf00      	nop
  }
  while (Delay --);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	1e5a      	subs	r2, r3, #1
 80042e2:	60fa      	str	r2, [r7, #12]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1f9      	bne.n	80042dc <RCC_Delay+0x1c>
}
 80042e8:	bf00      	nop
 80042ea:	bf00      	nop
 80042ec:	3714      	adds	r7, #20
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bc80      	pop	{r7}
 80042f2:	4770      	bx	lr
 80042f4:	20000028 	.word	0x20000028
 80042f8:	10624dd3 	.word	0x10624dd3

080042fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e042      	b.n	8004394 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d106      	bne.n	8004328 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7fd fdd0 	bl	8001ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2224      	movs	r2, #36	; 0x24
 800432c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68da      	ldr	r2, [r3, #12]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800433e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 ffb3 	bl	80052ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	691a      	ldr	r2, [r3, #16]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004354:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	695a      	ldr	r2, [r3, #20]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004364:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68da      	ldr	r2, [r3, #12]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004374:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2220      	movs	r2, #32
 8004388:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3708      	adds	r7, #8
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b08a      	sub	sp, #40	; 0x28
 80043a0:	af02      	add	r7, sp, #8
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	603b      	str	r3, [r7, #0]
 80043a8:	4613      	mov	r3, r2
 80043aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043ac:	2300      	movs	r3, #0
 80043ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	2b20      	cmp	r3, #32
 80043ba:	d16d      	bne.n	8004498 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_UART_Transmit+0x2c>
 80043c2:	88fb      	ldrh	r3, [r7, #6]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e066      	b.n	800449a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2221      	movs	r2, #33	; 0x21
 80043d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043da:	f7fe f80b 	bl	80023f4 <HAL_GetTick>
 80043de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	88fa      	ldrh	r2, [r7, #6]
 80043e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	88fa      	ldrh	r2, [r7, #6]
 80043ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043f4:	d108      	bne.n	8004408 <HAL_UART_Transmit+0x6c>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d104      	bne.n	8004408 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80043fe:	2300      	movs	r3, #0
 8004400:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	61bb      	str	r3, [r7, #24]
 8004406:	e003      	b.n	8004410 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800440c:	2300      	movs	r3, #0
 800440e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004410:	e02a      	b.n	8004468 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2200      	movs	r2, #0
 800441a:	2180      	movs	r1, #128	; 0x80
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 fc41 	bl	8004ca4 <UART_WaitOnFlagUntilTimeout>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e036      	b.n	800449a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10b      	bne.n	800444a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	881b      	ldrh	r3, [r3, #0]
 8004436:	461a      	mov	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004440:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	3302      	adds	r3, #2
 8004446:	61bb      	str	r3, [r7, #24]
 8004448:	e007      	b.n	800445a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	781a      	ldrb	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	3301      	adds	r3, #1
 8004458:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1cf      	bne.n	8004412 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2200      	movs	r2, #0
 800447a:	2140      	movs	r1, #64	; 0x40
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 fc11 	bl	8004ca4 <UART_WaitOnFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e006      	b.n	800449a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2220      	movs	r2, #32
 8004490:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004494:	2300      	movs	r3, #0
 8004496:	e000      	b.n	800449a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004498:	2302      	movs	r3, #2
  }
}
 800449a:	4618      	mov	r0, r3
 800449c:	3720      	adds	r7, #32
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b084      	sub	sp, #16
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	4613      	mov	r3, r2
 80044ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	2b20      	cmp	r3, #32
 80044ba:	d112      	bne.n	80044e2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d002      	beq.n	80044c8 <HAL_UART_Receive_IT+0x26>
 80044c2:	88fb      	ldrh	r3, [r7, #6]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d101      	bne.n	80044cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e00b      	b.n	80044e4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80044d2:	88fb      	ldrh	r3, [r7, #6]
 80044d4:	461a      	mov	r2, r3
 80044d6:	68b9      	ldr	r1, [r7, #8]
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 fc51 	bl	8004d80 <UART_Start_Receive_IT>
 80044de:	4603      	mov	r3, r0
 80044e0:	e000      	b.n	80044e4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80044e2:	2302      	movs	r3, #2
  }
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	4613      	mov	r3, r2
 80044f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004500:	b2db      	uxtb	r3, r3
 8004502:	2b20      	cmp	r3, #32
 8004504:	d112      	bne.n	800452c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d002      	beq.n	8004512 <HAL_UART_Receive_DMA+0x26>
 800450c:	88fb      	ldrh	r3, [r7, #6]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e00b      	b.n	800452e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800451c:	88fb      	ldrh	r3, [r7, #6]
 800451e:	461a      	mov	r2, r3
 8004520:	68b9      	ldr	r1, [r7, #8]
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 fc66 	bl	8004df4 <UART_Start_Receive_DMA>
 8004528:	4603      	mov	r3, r0
 800452a:	e000      	b.n	800452e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800452c:	2302      	movs	r3, #2
  }
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b0ba      	sub	sp, #232	; 0xe8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800455e:	2300      	movs	r3, #0
 8004560:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004564:	2300      	movs	r3, #0
 8004566:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800456a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800456e:	f003 030f 	and.w	r3, r3, #15
 8004572:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004576:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10f      	bne.n	800459e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800457e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004582:	f003 0320 	and.w	r3, r3, #32
 8004586:	2b00      	cmp	r3, #0
 8004588:	d009      	beq.n	800459e <HAL_UART_IRQHandler+0x66>
 800458a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800458e:	f003 0320 	and.w	r3, r3, #32
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fdca 	bl	8005130 <UART_Receive_IT>
      return;
 800459c:	e25b      	b.n	8004a56 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800459e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f000 80de 	beq.w	8004764 <HAL_UART_IRQHandler+0x22c>
 80045a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d106      	bne.n	80045c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045b8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 80d1 	beq.w	8004764 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00b      	beq.n	80045e6 <HAL_UART_IRQHandler+0xae>
 80045ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d005      	beq.n	80045e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045de:	f043 0201 	orr.w	r2, r3, #1
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045ea:	f003 0304 	and.w	r3, r3, #4
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00b      	beq.n	800460a <HAL_UART_IRQHandler+0xd2>
 80045f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d005      	beq.n	800460a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004602:	f043 0202 	orr.w	r2, r3, #2
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800460a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00b      	beq.n	800462e <HAL_UART_IRQHandler+0xf6>
 8004616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d005      	beq.n	800462e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004626:	f043 0204 	orr.w	r2, r3, #4
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800462e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b00      	cmp	r3, #0
 8004638:	d011      	beq.n	800465e <HAL_UART_IRQHandler+0x126>
 800463a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800463e:	f003 0320 	and.w	r3, r3, #32
 8004642:	2b00      	cmp	r3, #0
 8004644:	d105      	bne.n	8004652 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004646:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b00      	cmp	r3, #0
 8004650:	d005      	beq.n	800465e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004656:	f043 0208 	orr.w	r2, r3, #8
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 81f2 	beq.w	8004a4c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800466c:	f003 0320 	and.w	r3, r3, #32
 8004670:	2b00      	cmp	r3, #0
 8004672:	d008      	beq.n	8004686 <HAL_UART_IRQHandler+0x14e>
 8004674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004678:	f003 0320 	and.w	r3, r3, #32
 800467c:	2b00      	cmp	r3, #0
 800467e:	d002      	beq.n	8004686 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 fd55 	bl	8005130 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	695b      	ldr	r3, [r3, #20]
 800468c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004690:	2b00      	cmp	r3, #0
 8004692:	bf14      	ite	ne
 8004694:	2301      	movne	r3, #1
 8004696:	2300      	moveq	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a2:	f003 0308 	and.w	r3, r3, #8
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d103      	bne.n	80046b2 <HAL_UART_IRQHandler+0x17a>
 80046aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d04f      	beq.n	8004752 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 fc5f 	bl	8004f76 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	695b      	ldr	r3, [r3, #20]
 80046be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d041      	beq.n	800474a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	3314      	adds	r3, #20
 80046cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046d4:	e853 3f00 	ldrex	r3, [r3]
 80046d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80046dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	3314      	adds	r3, #20
 80046ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80046f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80046f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80046fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004702:	e841 2300 	strex	r3, r2, [r1]
 8004706:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800470a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d1d9      	bne.n	80046c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004716:	2b00      	cmp	r3, #0
 8004718:	d013      	beq.n	8004742 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800471e:	4a7e      	ldr	r2, [pc, #504]	; (8004918 <HAL_UART_IRQHandler+0x3e0>)
 8004720:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004726:	4618      	mov	r0, r3
 8004728:	f7fe f896 	bl	8002858 <HAL_DMA_Abort_IT>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d016      	beq.n	8004760 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800473c:	4610      	mov	r0, r2
 800473e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004740:	e00e      	b.n	8004760 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f99c 	bl	8004a80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004748:	e00a      	b.n	8004760 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 f998 	bl	8004a80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004750:	e006      	b.n	8004760 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f994 	bl	8004a80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800475e:	e175      	b.n	8004a4c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004760:	bf00      	nop
    return;
 8004762:	e173      	b.n	8004a4c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004768:	2b01      	cmp	r3, #1
 800476a:	f040 814f 	bne.w	8004a0c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800476e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004772:	f003 0310 	and.w	r3, r3, #16
 8004776:	2b00      	cmp	r3, #0
 8004778:	f000 8148 	beq.w	8004a0c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800477c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004780:	f003 0310 	and.w	r3, r3, #16
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 8141 	beq.w	8004a0c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800478a:	2300      	movs	r3, #0
 800478c:	60bb      	str	r3, [r7, #8]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	60bb      	str	r3, [r7, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	60bb      	str	r3, [r7, #8]
 800479e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f000 80b6 	beq.w	800491c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80047bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 8145 	beq.w	8004a50 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047ce:	429a      	cmp	r2, r3
 80047d0:	f080 813e 	bcs.w	8004a50 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047da:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	2b20      	cmp	r3, #32
 80047e4:	f000 8088 	beq.w	80048f8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	330c      	adds	r3, #12
 80047ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80047f6:	e853 3f00 	ldrex	r3, [r3]
 80047fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80047fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004802:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004806:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	330c      	adds	r3, #12
 8004810:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004814:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004818:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800481c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004820:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004824:	e841 2300 	strex	r3, r2, [r1]
 8004828:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800482c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004830:	2b00      	cmp	r3, #0
 8004832:	d1d9      	bne.n	80047e8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	3314      	adds	r3, #20
 800483a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800483c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800483e:	e853 3f00 	ldrex	r3, [r3]
 8004842:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004844:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004846:	f023 0301 	bic.w	r3, r3, #1
 800484a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	3314      	adds	r3, #20
 8004854:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004858:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800485c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004860:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004864:	e841 2300 	strex	r3, r2, [r1]
 8004868:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800486a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800486c:	2b00      	cmp	r3, #0
 800486e:	d1e1      	bne.n	8004834 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	3314      	adds	r3, #20
 8004876:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004878:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800487a:	e853 3f00 	ldrex	r3, [r3]
 800487e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004880:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004882:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004886:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	3314      	adds	r3, #20
 8004890:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004894:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004896:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004898:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800489a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800489c:	e841 2300 	strex	r3, r2, [r1]
 80048a0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80048a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1e3      	bne.n	8004870 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	330c      	adds	r3, #12
 80048bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048c0:	e853 3f00 	ldrex	r3, [r3]
 80048c4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80048c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048c8:	f023 0310 	bic.w	r3, r3, #16
 80048cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	330c      	adds	r3, #12
 80048d6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80048da:	65ba      	str	r2, [r7, #88]	; 0x58
 80048dc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048de:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80048e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80048e2:	e841 2300 	strex	r3, r2, [r1]
 80048e6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80048e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1e3      	bne.n	80048b6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7fd ff74 	bl	80027e0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004906:	b29b      	uxth	r3, r3
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	b29b      	uxth	r3, r3
 800490c:	4619      	mov	r1, r3
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 f8bf 	bl	8004a92 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004914:	e09c      	b.n	8004a50 <HAL_UART_IRQHandler+0x518>
 8004916:	bf00      	nop
 8004918:	0800503b 	.word	0x0800503b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004924:	b29b      	uxth	r3, r3
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004930:	b29b      	uxth	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	f000 808e 	beq.w	8004a54 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004938:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800493c:	2b00      	cmp	r3, #0
 800493e:	f000 8089 	beq.w	8004a54 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	330c      	adds	r3, #12
 8004948:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800494c:	e853 3f00 	ldrex	r3, [r3]
 8004950:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004954:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004958:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	330c      	adds	r3, #12
 8004962:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004966:	647a      	str	r2, [r7, #68]	; 0x44
 8004968:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800496a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800496c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800496e:	e841 2300 	strex	r3, r2, [r1]
 8004972:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1e3      	bne.n	8004942 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	3314      	adds	r3, #20
 8004980:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004984:	e853 3f00 	ldrex	r3, [r3]
 8004988:	623b      	str	r3, [r7, #32]
   return(result);
 800498a:	6a3b      	ldr	r3, [r7, #32]
 800498c:	f023 0301 	bic.w	r3, r3, #1
 8004990:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	3314      	adds	r3, #20
 800499a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800499e:	633a      	str	r2, [r7, #48]	; 0x30
 80049a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049a6:	e841 2300 	strex	r3, r2, [r1]
 80049aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d1e3      	bne.n	800497a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2220      	movs	r2, #32
 80049b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	330c      	adds	r3, #12
 80049c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	e853 3f00 	ldrex	r3, [r3]
 80049ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f023 0310 	bic.w	r3, r3, #16
 80049d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	330c      	adds	r3, #12
 80049e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80049e4:	61fa      	str	r2, [r7, #28]
 80049e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e8:	69b9      	ldr	r1, [r7, #24]
 80049ea:	69fa      	ldr	r2, [r7, #28]
 80049ec:	e841 2300 	strex	r3, r2, [r1]
 80049f0:	617b      	str	r3, [r7, #20]
   return(result);
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1e3      	bne.n	80049c0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80049fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a02:	4619      	mov	r1, r3
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f000 f844 	bl	8004a92 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a0a:	e023      	b.n	8004a54 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d009      	beq.n	8004a2c <HAL_UART_IRQHandler+0x4f4>
 8004a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d003      	beq.n	8004a2c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 fb1c 	bl	8005062 <UART_Transmit_IT>
    return;
 8004a2a:	e014      	b.n	8004a56 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00e      	beq.n	8004a56 <HAL_UART_IRQHandler+0x51e>
 8004a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d008      	beq.n	8004a56 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 fb5b 	bl	8005100 <UART_EndTransmit_IT>
    return;
 8004a4a:	e004      	b.n	8004a56 <HAL_UART_IRQHandler+0x51e>
    return;
 8004a4c:	bf00      	nop
 8004a4e:	e002      	b.n	8004a56 <HAL_UART_IRQHandler+0x51e>
      return;
 8004a50:	bf00      	nop
 8004a52:	e000      	b.n	8004a56 <HAL_UART_IRQHandler+0x51e>
      return;
 8004a54:	bf00      	nop
  }
}
 8004a56:	37e8      	adds	r7, #232	; 0xe8
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bc80      	pop	{r7}
 8004a6c:	4770      	bx	lr

08004a6e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	b083      	sub	sp, #12
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004a76:	bf00      	nop
 8004a78:	370c      	adds	r7, #12
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bc80      	pop	{r7}
 8004a7e:	4770      	bx	lr

08004a80 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bc80      	pop	{r7}
 8004a90:	4770      	bx	lr

08004a92 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b083      	sub	sp, #12
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a9e:	bf00      	nop
 8004aa0:	370c      	adds	r7, #12
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bc80      	pop	{r7}
 8004aa6:	4770      	bx	lr

08004aa8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b09c      	sub	sp, #112	; 0x70
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab4:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0320 	and.w	r3, r3, #32
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d172      	bne.n	8004baa <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004ac4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004aca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	330c      	adds	r3, #12
 8004ad0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ad4:	e853 3f00 	ldrex	r3, [r3]
 8004ad8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004ada:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004adc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ae0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ae2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	330c      	adds	r3, #12
 8004ae8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004aea:	65ba      	str	r2, [r7, #88]	; 0x58
 8004aec:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004af0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004af2:	e841 2300 	strex	r3, r2, [r1]
 8004af6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004af8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1e5      	bne.n	8004aca <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004afe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	3314      	adds	r3, #20
 8004b04:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b08:	e853 3f00 	ldrex	r3, [r3]
 8004b0c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b10:	f023 0301 	bic.w	r3, r3, #1
 8004b14:	667b      	str	r3, [r7, #100]	; 0x64
 8004b16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	3314      	adds	r3, #20
 8004b1c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004b1e:	647a      	str	r2, [r7, #68]	; 0x44
 8004b20:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b22:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b26:	e841 2300 	strex	r3, r2, [r1]
 8004b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1e5      	bne.n	8004afe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	3314      	adds	r3, #20
 8004b38:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3c:	e853 3f00 	ldrex	r3, [r3]
 8004b40:	623b      	str	r3, [r7, #32]
   return(result);
 8004b42:	6a3b      	ldr	r3, [r7, #32]
 8004b44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b48:	663b      	str	r3, [r7, #96]	; 0x60
 8004b4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	3314      	adds	r3, #20
 8004b50:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004b52:	633a      	str	r2, [r7, #48]	; 0x30
 8004b54:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b5a:	e841 2300 	strex	r3, r2, [r1]
 8004b5e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1e5      	bne.n	8004b32 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d119      	bne.n	8004baa <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	330c      	adds	r3, #12
 8004b7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	e853 3f00 	ldrex	r3, [r3]
 8004b84:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f023 0310 	bic.w	r3, r3, #16
 8004b8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	330c      	adds	r3, #12
 8004b94:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004b96:	61fa      	str	r2, [r7, #28]
 8004b98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9a:	69b9      	ldr	r1, [r7, #24]
 8004b9c:	69fa      	ldr	r2, [r7, #28]
 8004b9e:	e841 2300 	strex	r3, r2, [r1]
 8004ba2:	617b      	str	r3, [r7, #20]
   return(result);
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1e5      	bne.n	8004b76 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004baa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bac:	2200      	movs	r2, #0
 8004bae:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d106      	bne.n	8004bc6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004bc0:	f7ff ff67 	bl	8004a92 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004bc4:	e002      	b.n	8004bcc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004bc6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004bc8:	f7fd f892 	bl	8001cf0 <HAL_UART_RxCpltCallback>
}
 8004bcc:	bf00      	nop
 8004bce:	3770      	adds	r7, #112	; 0x70
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2201      	movs	r2, #1
 8004be6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d108      	bne.n	8004c02 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004bf4:	085b      	lsrs	r3, r3, #1
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f7ff ff49 	bl	8004a92 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004c00:	e002      	b.n	8004c08 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f7ff ff33 	bl	8004a6e <HAL_UART_RxHalfCpltCallback>
}
 8004c08:	bf00      	nop
 8004c0a:	3710      	adds	r7, #16
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c20:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	bf14      	ite	ne
 8004c30:	2301      	movne	r3, #1
 8004c32:	2300      	moveq	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b21      	cmp	r3, #33	; 0x21
 8004c42:	d108      	bne.n	8004c56 <UART_DMAError+0x46>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d005      	beq.n	8004c56 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004c50:	68b8      	ldr	r0, [r7, #8]
 8004c52:	f000 f969 	bl	8004f28 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	bf14      	ite	ne
 8004c64:	2301      	movne	r3, #1
 8004c66:	2300      	moveq	r3, #0
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b22      	cmp	r3, #34	; 0x22
 8004c76:	d108      	bne.n	8004c8a <UART_DMAError+0x7a>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d005      	beq.n	8004c8a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	2200      	movs	r2, #0
 8004c82:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004c84:	68b8      	ldr	r0, [r7, #8]
 8004c86:	f000 f976 	bl	8004f76 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8e:	f043 0210 	orr.w	r2, r3, #16
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c96:	68b8      	ldr	r0, [r7, #8]
 8004c98:	f7ff fef2 	bl	8004a80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c9c:	bf00      	nop
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b090      	sub	sp, #64	; 0x40
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	603b      	str	r3, [r7, #0]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cb4:	e050      	b.n	8004d58 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cbc:	d04c      	beq.n	8004d58 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004cbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d007      	beq.n	8004cd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004cc4:	f7fd fb96 	bl	80023f4 <HAL_GetTick>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d241      	bcs.n	8004d58 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	330c      	adds	r3, #12
 8004cda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cde:	e853 3f00 	ldrex	r3, [r3]
 8004ce2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004cea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	330c      	adds	r3, #12
 8004cf2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004cf4:	637a      	str	r2, [r7, #52]	; 0x34
 8004cf6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004cfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cfc:	e841 2300 	strex	r3, r2, [r1]
 8004d00:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1e5      	bne.n	8004cd4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	3314      	adds	r3, #20
 8004d0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	e853 3f00 	ldrex	r3, [r3]
 8004d16:	613b      	str	r3, [r7, #16]
   return(result);
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	f023 0301 	bic.w	r3, r3, #1
 8004d1e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3314      	adds	r3, #20
 8004d26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d28:	623a      	str	r2, [r7, #32]
 8004d2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2c:	69f9      	ldr	r1, [r7, #28]
 8004d2e:	6a3a      	ldr	r2, [r7, #32]
 8004d30:	e841 2300 	strex	r3, r2, [r1]
 8004d34:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1e5      	bne.n	8004d08 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2220      	movs	r2, #32
 8004d48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e00f      	b.n	8004d78 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	4013      	ands	r3, r2
 8004d62:	68ba      	ldr	r2, [r7, #8]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	bf0c      	ite	eq
 8004d68:	2301      	moveq	r3, #1
 8004d6a:	2300      	movne	r3, #0
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	461a      	mov	r2, r3
 8004d70:	79fb      	ldrb	r3, [r7, #7]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d09f      	beq.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3740      	adds	r7, #64	; 0x40
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	88fa      	ldrh	r2, [r7, #6]
 8004d98:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	88fa      	ldrh	r2, [r7, #6]
 8004d9e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2222      	movs	r2, #34	; 0x22
 8004daa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d007      	beq.n	8004dc6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68da      	ldr	r2, [r3, #12]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dc4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	695a      	ldr	r2, [r3, #20]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f042 0201 	orr.w	r2, r2, #1
 8004dd4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68da      	ldr	r2, [r3, #12]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0220 	orr.w	r2, r2, #32
 8004de4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3714      	adds	r7, #20
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bc80      	pop	{r7}
 8004df0:	4770      	bx	lr
	...

08004df4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b098      	sub	sp, #96	; 0x60
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	4613      	mov	r3, r2
 8004e00:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	88fa      	ldrh	r2, [r7, #6]
 8004e0c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2222      	movs	r2, #34	; 0x22
 8004e18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e20:	4a3e      	ldr	r2, [pc, #248]	; (8004f1c <UART_Start_Receive_DMA+0x128>)
 8004e22:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e28:	4a3d      	ldr	r2, [pc, #244]	; (8004f20 <UART_Start_Receive_DMA+0x12c>)
 8004e2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e30:	4a3c      	ldr	r2, [pc, #240]	; (8004f24 <UART_Start_Receive_DMA+0x130>)
 8004e32:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e38:	2200      	movs	r2, #0
 8004e3a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004e3c:	f107 0308 	add.w	r3, r7, #8
 8004e40:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	88fb      	ldrh	r3, [r7, #6]
 8004e54:	f7fd fc64 	bl	8002720 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004e58:	2300      	movs	r3, #0
 8004e5a:	613b      	str	r3, [r7, #16]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	613b      	str	r3, [r7, #16]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	613b      	str	r3, [r7, #16]
 8004e6c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d019      	beq.n	8004eaa <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	330c      	adds	r3, #12
 8004e7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e80:	e853 3f00 	ldrex	r3, [r3]
 8004e84:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e8c:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	330c      	adds	r3, #12
 8004e94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e96:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004e98:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004e9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e9e:	e841 2300 	strex	r3, r2, [r1]
 8004ea2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004ea4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d1e5      	bne.n	8004e76 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	3314      	adds	r3, #20
 8004eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb4:	e853 3f00 	ldrex	r3, [r3]
 8004eb8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ebc:	f043 0301 	orr.w	r3, r3, #1
 8004ec0:	657b      	str	r3, [r7, #84]	; 0x54
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	3314      	adds	r3, #20
 8004ec8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004eca:	63ba      	str	r2, [r7, #56]	; 0x38
 8004ecc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ece:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004ed0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ed2:	e841 2300 	strex	r3, r2, [r1]
 8004ed6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1e5      	bne.n	8004eaa <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	3314      	adds	r3, #20
 8004ee4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	e853 3f00 	ldrex	r3, [r3]
 8004eec:	617b      	str	r3, [r7, #20]
   return(result);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ef4:	653b      	str	r3, [r7, #80]	; 0x50
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	3314      	adds	r3, #20
 8004efc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004efe:	627a      	str	r2, [r7, #36]	; 0x24
 8004f00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f02:	6a39      	ldr	r1, [r7, #32]
 8004f04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f06:	e841 2300 	strex	r3, r2, [r1]
 8004f0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1e5      	bne.n	8004ede <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3760      	adds	r7, #96	; 0x60
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	08004aa9 	.word	0x08004aa9
 8004f20:	08004bd5 	.word	0x08004bd5
 8004f24:	08004c11 	.word	0x08004c11

08004f28 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b089      	sub	sp, #36	; 0x24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	330c      	adds	r3, #12
 8004f36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	e853 3f00 	ldrex	r3, [r3]
 8004f3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004f46:	61fb      	str	r3, [r7, #28]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	330c      	adds	r3, #12
 8004f4e:	69fa      	ldr	r2, [r7, #28]
 8004f50:	61ba      	str	r2, [r7, #24]
 8004f52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f54:	6979      	ldr	r1, [r7, #20]
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	e841 2300 	strex	r3, r2, [r1]
 8004f5c:	613b      	str	r3, [r7, #16]
   return(result);
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1e5      	bne.n	8004f30 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2220      	movs	r2, #32
 8004f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8004f6c:	bf00      	nop
 8004f6e:	3724      	adds	r7, #36	; 0x24
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bc80      	pop	{r7}
 8004f74:	4770      	bx	lr

08004f76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f76:	b480      	push	{r7}
 8004f78:	b095      	sub	sp, #84	; 0x54
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	330c      	adds	r3, #12
 8004f84:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f88:	e853 3f00 	ldrex	r3, [r3]
 8004f8c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004f94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	330c      	adds	r3, #12
 8004f9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f9e:	643a      	str	r2, [r7, #64]	; 0x40
 8004fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004fa4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fa6:	e841 2300 	strex	r3, r2, [r1]
 8004faa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1e5      	bne.n	8004f7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	3314      	adds	r3, #20
 8004fb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fba:	6a3b      	ldr	r3, [r7, #32]
 8004fbc:	e853 3f00 	ldrex	r3, [r3]
 8004fc0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	f023 0301 	bic.w	r3, r3, #1
 8004fc8:	64bb      	str	r3, [r7, #72]	; 0x48
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	3314      	adds	r3, #20
 8004fd0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004fd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fd4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fda:	e841 2300 	strex	r3, r2, [r1]
 8004fde:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1e5      	bne.n	8004fb2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d119      	bne.n	8005022 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	330c      	adds	r3, #12
 8004ff4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	e853 3f00 	ldrex	r3, [r3]
 8004ffc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	f023 0310 	bic.w	r3, r3, #16
 8005004:	647b      	str	r3, [r7, #68]	; 0x44
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	330c      	adds	r3, #12
 800500c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800500e:	61ba      	str	r2, [r7, #24]
 8005010:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005012:	6979      	ldr	r1, [r7, #20]
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	e841 2300 	strex	r3, r2, [r1]
 800501a:	613b      	str	r3, [r7, #16]
   return(result);
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1e5      	bne.n	8004fee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2220      	movs	r2, #32
 8005026:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005030:	bf00      	nop
 8005032:	3754      	adds	r7, #84	; 0x54
 8005034:	46bd      	mov	sp, r7
 8005036:	bc80      	pop	{r7}
 8005038:	4770      	bx	lr

0800503a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b084      	sub	sp, #16
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005046:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005054:	68f8      	ldr	r0, [r7, #12]
 8005056:	f7ff fd13 	bl	8004a80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800505a:	bf00      	nop
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}

08005062 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005062:	b480      	push	{r7}
 8005064:	b085      	sub	sp, #20
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b21      	cmp	r3, #33	; 0x21
 8005074:	d13e      	bne.n	80050f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800507e:	d114      	bne.n	80050aa <UART_Transmit_IT+0x48>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d110      	bne.n	80050aa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	881b      	ldrh	r3, [r3, #0]
 8005092:	461a      	mov	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800509c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	1c9a      	adds	r2, r3, #2
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	621a      	str	r2, [r3, #32]
 80050a8:	e008      	b.n	80050bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	1c59      	adds	r1, r3, #1
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	6211      	str	r1, [r2, #32]
 80050b4:	781a      	ldrb	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	3b01      	subs	r3, #1
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	4619      	mov	r1, r3
 80050ca:	84d1      	strh	r1, [r2, #38]	; 0x26
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d10f      	bne.n	80050f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68da      	ldr	r2, [r3, #12]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80050f0:	2300      	movs	r3, #0
 80050f2:	e000      	b.n	80050f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80050f4:	2302      	movs	r3, #2
  }
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bc80      	pop	{r7}
 80050fe:	4770      	bx	lr

08005100 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b082      	sub	sp, #8
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005116:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2220      	movs	r2, #32
 800511c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f7ff fc9b 	bl	8004a5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3708      	adds	r7, #8
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b08c      	sub	sp, #48	; 0x30
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b22      	cmp	r3, #34	; 0x22
 8005142:	f040 80ae 	bne.w	80052a2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800514e:	d117      	bne.n	8005180 <UART_Receive_IT+0x50>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d113      	bne.n	8005180 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005158:	2300      	movs	r3, #0
 800515a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005160:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	b29b      	uxth	r3, r3
 800516a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800516e:	b29a      	uxth	r2, r3
 8005170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005172:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005178:	1c9a      	adds	r2, r3, #2
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	629a      	str	r2, [r3, #40]	; 0x28
 800517e:	e026      	b.n	80051ce <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005184:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005186:	2300      	movs	r3, #0
 8005188:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005192:	d007      	beq.n	80051a4 <UART_Receive_IT+0x74>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d10a      	bne.n	80051b2 <UART_Receive_IT+0x82>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d106      	bne.n	80051b2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051ae:	701a      	strb	r2, [r3, #0]
 80051b0:	e008      	b.n	80051c4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051be:	b2da      	uxtb	r2, r3
 80051c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051c2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c8:	1c5a      	adds	r2, r3, #1
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	4619      	mov	r1, r3
 80051dc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d15d      	bne.n	800529e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68da      	ldr	r2, [r3, #12]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 0220 	bic.w	r2, r2, #32
 80051f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68da      	ldr	r2, [r3, #12]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005200:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	695a      	ldr	r2, [r3, #20]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0201 	bic.w	r2, r2, #1
 8005210:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2220      	movs	r2, #32
 8005216:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005224:	2b01      	cmp	r3, #1
 8005226:	d135      	bne.n	8005294 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	330c      	adds	r3, #12
 8005234:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	e853 3f00 	ldrex	r3, [r3]
 800523c:	613b      	str	r3, [r7, #16]
   return(result);
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	f023 0310 	bic.w	r3, r3, #16
 8005244:	627b      	str	r3, [r7, #36]	; 0x24
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	330c      	adds	r3, #12
 800524c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800524e:	623a      	str	r2, [r7, #32]
 8005250:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005252:	69f9      	ldr	r1, [r7, #28]
 8005254:	6a3a      	ldr	r2, [r7, #32]
 8005256:	e841 2300 	strex	r3, r2, [r1]
 800525a:	61bb      	str	r3, [r7, #24]
   return(result);
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1e5      	bne.n	800522e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0310 	and.w	r3, r3, #16
 800526c:	2b10      	cmp	r3, #16
 800526e:	d10a      	bne.n	8005286 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005270:	2300      	movs	r3, #0
 8005272:	60fb      	str	r3, [r7, #12]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	60fb      	str	r3, [r7, #12]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	60fb      	str	r3, [r7, #12]
 8005284:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800528a:	4619      	mov	r1, r3
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f7ff fc00 	bl	8004a92 <HAL_UARTEx_RxEventCallback>
 8005292:	e002      	b.n	800529a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f7fc fd2b 	bl	8001cf0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800529a:	2300      	movs	r3, #0
 800529c:	e002      	b.n	80052a4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800529e:	2300      	movs	r3, #0
 80052a0:	e000      	b.n	80052a4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80052a2:	2302      	movs	r3, #2
  }
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3730      	adds	r7, #48	; 0x30
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	430a      	orrs	r2, r1
 80052c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689a      	ldr	r2, [r3, #8]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	431a      	orrs	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	4313      	orrs	r3, r2
 80052da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80052e6:	f023 030c 	bic.w	r3, r3, #12
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	6812      	ldr	r2, [r2, #0]
 80052ee:	68b9      	ldr	r1, [r7, #8]
 80052f0:	430b      	orrs	r3, r1
 80052f2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	699a      	ldr	r2, [r3, #24]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	430a      	orrs	r2, r1
 8005308:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a2c      	ldr	r2, [pc, #176]	; (80053c0 <UART_SetConfig+0x114>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d103      	bne.n	800531c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005314:	f7fe ffc0 	bl	8004298 <HAL_RCC_GetPCLK2Freq>
 8005318:	60f8      	str	r0, [r7, #12]
 800531a:	e002      	b.n	8005322 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800531c:	f7fe ffa8 	bl	8004270 <HAL_RCC_GetPCLK1Freq>
 8005320:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	4613      	mov	r3, r2
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	4413      	add	r3, r2
 800532a:	009a      	lsls	r2, r3, #2
 800532c:	441a      	add	r2, r3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	fbb2 f3f3 	udiv	r3, r2, r3
 8005338:	4a22      	ldr	r2, [pc, #136]	; (80053c4 <UART_SetConfig+0x118>)
 800533a:	fba2 2303 	umull	r2, r3, r2, r3
 800533e:	095b      	lsrs	r3, r3, #5
 8005340:	0119      	lsls	r1, r3, #4
 8005342:	68fa      	ldr	r2, [r7, #12]
 8005344:	4613      	mov	r3, r2
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	009a      	lsls	r2, r3, #2
 800534c:	441a      	add	r2, r3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	fbb2 f2f3 	udiv	r2, r2, r3
 8005358:	4b1a      	ldr	r3, [pc, #104]	; (80053c4 <UART_SetConfig+0x118>)
 800535a:	fba3 0302 	umull	r0, r3, r3, r2
 800535e:	095b      	lsrs	r3, r3, #5
 8005360:	2064      	movs	r0, #100	; 0x64
 8005362:	fb00 f303 	mul.w	r3, r0, r3
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	011b      	lsls	r3, r3, #4
 800536a:	3332      	adds	r3, #50	; 0x32
 800536c:	4a15      	ldr	r2, [pc, #84]	; (80053c4 <UART_SetConfig+0x118>)
 800536e:	fba2 2303 	umull	r2, r3, r2, r3
 8005372:	095b      	lsrs	r3, r3, #5
 8005374:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005378:	4419      	add	r1, r3
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	4613      	mov	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	4413      	add	r3, r2
 8005382:	009a      	lsls	r2, r3, #2
 8005384:	441a      	add	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005390:	4b0c      	ldr	r3, [pc, #48]	; (80053c4 <UART_SetConfig+0x118>)
 8005392:	fba3 0302 	umull	r0, r3, r3, r2
 8005396:	095b      	lsrs	r3, r3, #5
 8005398:	2064      	movs	r0, #100	; 0x64
 800539a:	fb00 f303 	mul.w	r3, r0, r3
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	011b      	lsls	r3, r3, #4
 80053a2:	3332      	adds	r3, #50	; 0x32
 80053a4:	4a07      	ldr	r2, [pc, #28]	; (80053c4 <UART_SetConfig+0x118>)
 80053a6:	fba2 2303 	umull	r2, r3, r2, r3
 80053aa:	095b      	lsrs	r3, r3, #5
 80053ac:	f003 020f 	and.w	r2, r3, #15
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	440a      	add	r2, r1
 80053b6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80053b8:	bf00      	nop
 80053ba:	3710      	adds	r7, #16
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	40013800 	.word	0x40013800
 80053c4:	51eb851f 	.word	0x51eb851f

080053c8 <atof>:
 80053c8:	2100      	movs	r1, #0
 80053ca:	f000 be15 	b.w	8005ff8 <strtod>

080053ce <sulp>:
 80053ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053d2:	460f      	mov	r7, r1
 80053d4:	4690      	mov	r8, r2
 80053d6:	f003 fccb 	bl	8008d70 <__ulp>
 80053da:	4604      	mov	r4, r0
 80053dc:	460d      	mov	r5, r1
 80053de:	f1b8 0f00 	cmp.w	r8, #0
 80053e2:	d011      	beq.n	8005408 <sulp+0x3a>
 80053e4:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80053e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	dd0b      	ble.n	8005408 <sulp+0x3a>
 80053f0:	2400      	movs	r4, #0
 80053f2:	051b      	lsls	r3, r3, #20
 80053f4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80053f8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80053fc:	4622      	mov	r2, r4
 80053fe:	462b      	mov	r3, r5
 8005400:	f7fb f874 	bl	80004ec <__aeabi_dmul>
 8005404:	4604      	mov	r4, r0
 8005406:	460d      	mov	r5, r1
 8005408:	4620      	mov	r0, r4
 800540a:	4629      	mov	r1, r5
 800540c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005410 <_strtod_l>:
 8005410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005414:	b09f      	sub	sp, #124	; 0x7c
 8005416:	9217      	str	r2, [sp, #92]	; 0x5c
 8005418:	2200      	movs	r2, #0
 800541a:	4604      	mov	r4, r0
 800541c:	921a      	str	r2, [sp, #104]	; 0x68
 800541e:	460d      	mov	r5, r1
 8005420:	f04f 0800 	mov.w	r8, #0
 8005424:	f04f 0900 	mov.w	r9, #0
 8005428:	460a      	mov	r2, r1
 800542a:	9219      	str	r2, [sp, #100]	; 0x64
 800542c:	7811      	ldrb	r1, [r2, #0]
 800542e:	292b      	cmp	r1, #43	; 0x2b
 8005430:	d04a      	beq.n	80054c8 <_strtod_l+0xb8>
 8005432:	d838      	bhi.n	80054a6 <_strtod_l+0x96>
 8005434:	290d      	cmp	r1, #13
 8005436:	d832      	bhi.n	800549e <_strtod_l+0x8e>
 8005438:	2908      	cmp	r1, #8
 800543a:	d832      	bhi.n	80054a2 <_strtod_l+0x92>
 800543c:	2900      	cmp	r1, #0
 800543e:	d03b      	beq.n	80054b8 <_strtod_l+0xa8>
 8005440:	2200      	movs	r2, #0
 8005442:	920e      	str	r2, [sp, #56]	; 0x38
 8005444:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8005446:	7832      	ldrb	r2, [r6, #0]
 8005448:	2a30      	cmp	r2, #48	; 0x30
 800544a:	f040 80b2 	bne.w	80055b2 <_strtod_l+0x1a2>
 800544e:	7872      	ldrb	r2, [r6, #1]
 8005450:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8005454:	2a58      	cmp	r2, #88	; 0x58
 8005456:	d16e      	bne.n	8005536 <_strtod_l+0x126>
 8005458:	9302      	str	r3, [sp, #8]
 800545a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800545c:	4620      	mov	r0, r4
 800545e:	9301      	str	r3, [sp, #4]
 8005460:	ab1a      	add	r3, sp, #104	; 0x68
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	4a8c      	ldr	r2, [pc, #560]	; (8005698 <_strtod_l+0x288>)
 8005466:	ab1b      	add	r3, sp, #108	; 0x6c
 8005468:	a919      	add	r1, sp, #100	; 0x64
 800546a:	f002 fd5d 	bl	8007f28 <__gethex>
 800546e:	f010 070f 	ands.w	r7, r0, #15
 8005472:	4605      	mov	r5, r0
 8005474:	d005      	beq.n	8005482 <_strtod_l+0x72>
 8005476:	2f06      	cmp	r7, #6
 8005478:	d128      	bne.n	80054cc <_strtod_l+0xbc>
 800547a:	2300      	movs	r3, #0
 800547c:	3601      	adds	r6, #1
 800547e:	9619      	str	r6, [sp, #100]	; 0x64
 8005480:	930e      	str	r3, [sp, #56]	; 0x38
 8005482:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005484:	2b00      	cmp	r3, #0
 8005486:	f040 85a0 	bne.w	8005fca <_strtod_l+0xbba>
 800548a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800548c:	b1cb      	cbz	r3, 80054c2 <_strtod_l+0xb2>
 800548e:	4642      	mov	r2, r8
 8005490:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005494:	4610      	mov	r0, r2
 8005496:	4619      	mov	r1, r3
 8005498:	b01f      	add	sp, #124	; 0x7c
 800549a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800549e:	2920      	cmp	r1, #32
 80054a0:	d1ce      	bne.n	8005440 <_strtod_l+0x30>
 80054a2:	3201      	adds	r2, #1
 80054a4:	e7c1      	b.n	800542a <_strtod_l+0x1a>
 80054a6:	292d      	cmp	r1, #45	; 0x2d
 80054a8:	d1ca      	bne.n	8005440 <_strtod_l+0x30>
 80054aa:	2101      	movs	r1, #1
 80054ac:	910e      	str	r1, [sp, #56]	; 0x38
 80054ae:	1c51      	adds	r1, r2, #1
 80054b0:	9119      	str	r1, [sp, #100]	; 0x64
 80054b2:	7852      	ldrb	r2, [r2, #1]
 80054b4:	2a00      	cmp	r2, #0
 80054b6:	d1c5      	bne.n	8005444 <_strtod_l+0x34>
 80054b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80054ba:	9519      	str	r5, [sp, #100]	; 0x64
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f040 8582 	bne.w	8005fc6 <_strtod_l+0xbb6>
 80054c2:	4642      	mov	r2, r8
 80054c4:	464b      	mov	r3, r9
 80054c6:	e7e5      	b.n	8005494 <_strtod_l+0x84>
 80054c8:	2100      	movs	r1, #0
 80054ca:	e7ef      	b.n	80054ac <_strtod_l+0x9c>
 80054cc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80054ce:	b13a      	cbz	r2, 80054e0 <_strtod_l+0xd0>
 80054d0:	2135      	movs	r1, #53	; 0x35
 80054d2:	a81c      	add	r0, sp, #112	; 0x70
 80054d4:	f003 fd38 	bl	8008f48 <__copybits>
 80054d8:	4620      	mov	r0, r4
 80054da:	991a      	ldr	r1, [sp, #104]	; 0x68
 80054dc:	f003 f91c 	bl	8008718 <_Bfree>
 80054e0:	3f01      	subs	r7, #1
 80054e2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80054e4:	2f04      	cmp	r7, #4
 80054e6:	d806      	bhi.n	80054f6 <_strtod_l+0xe6>
 80054e8:	e8df f007 	tbb	[pc, r7]
 80054ec:	201d0314 	.word	0x201d0314
 80054f0:	14          	.byte	0x14
 80054f1:	00          	.byte	0x00
 80054f2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80054f6:	05e9      	lsls	r1, r5, #23
 80054f8:	bf48      	it	mi
 80054fa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80054fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005502:	0d1b      	lsrs	r3, r3, #20
 8005504:	051b      	lsls	r3, r3, #20
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1bb      	bne.n	8005482 <_strtod_l+0x72>
 800550a:	f001 fd7f 	bl	800700c <__errno>
 800550e:	2322      	movs	r3, #34	; 0x22
 8005510:	6003      	str	r3, [r0, #0]
 8005512:	e7b6      	b.n	8005482 <_strtod_l+0x72>
 8005514:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005518:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800551c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005520:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005524:	e7e7      	b.n	80054f6 <_strtod_l+0xe6>
 8005526:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800569c <_strtod_l+0x28c>
 800552a:	e7e4      	b.n	80054f6 <_strtod_l+0xe6>
 800552c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005530:	f04f 38ff 	mov.w	r8, #4294967295
 8005534:	e7df      	b.n	80054f6 <_strtod_l+0xe6>
 8005536:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005538:	1c5a      	adds	r2, r3, #1
 800553a:	9219      	str	r2, [sp, #100]	; 0x64
 800553c:	785b      	ldrb	r3, [r3, #1]
 800553e:	2b30      	cmp	r3, #48	; 0x30
 8005540:	d0f9      	beq.n	8005536 <_strtod_l+0x126>
 8005542:	2b00      	cmp	r3, #0
 8005544:	d09d      	beq.n	8005482 <_strtod_l+0x72>
 8005546:	2301      	movs	r3, #1
 8005548:	f04f 0a00 	mov.w	sl, #0
 800554c:	220a      	movs	r2, #10
 800554e:	46d3      	mov	fp, sl
 8005550:	9305      	str	r3, [sp, #20]
 8005552:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005554:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8005558:	930b      	str	r3, [sp, #44]	; 0x2c
 800555a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800555c:	7806      	ldrb	r6, [r0, #0]
 800555e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005562:	b2d9      	uxtb	r1, r3
 8005564:	2909      	cmp	r1, #9
 8005566:	d926      	bls.n	80055b6 <_strtod_l+0x1a6>
 8005568:	2201      	movs	r2, #1
 800556a:	494d      	ldr	r1, [pc, #308]	; (80056a0 <_strtod_l+0x290>)
 800556c:	f001 fc6c 	bl	8006e48 <strncmp>
 8005570:	2800      	cmp	r0, #0
 8005572:	d030      	beq.n	80055d6 <_strtod_l+0x1c6>
 8005574:	2000      	movs	r0, #0
 8005576:	4632      	mov	r2, r6
 8005578:	4603      	mov	r3, r0
 800557a:	465e      	mov	r6, fp
 800557c:	9008      	str	r0, [sp, #32]
 800557e:	2a65      	cmp	r2, #101	; 0x65
 8005580:	d001      	beq.n	8005586 <_strtod_l+0x176>
 8005582:	2a45      	cmp	r2, #69	; 0x45
 8005584:	d113      	bne.n	80055ae <_strtod_l+0x19e>
 8005586:	b91e      	cbnz	r6, 8005590 <_strtod_l+0x180>
 8005588:	9a05      	ldr	r2, [sp, #20]
 800558a:	4302      	orrs	r2, r0
 800558c:	d094      	beq.n	80054b8 <_strtod_l+0xa8>
 800558e:	2600      	movs	r6, #0
 8005590:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005592:	1c6a      	adds	r2, r5, #1
 8005594:	9219      	str	r2, [sp, #100]	; 0x64
 8005596:	786a      	ldrb	r2, [r5, #1]
 8005598:	2a2b      	cmp	r2, #43	; 0x2b
 800559a:	d074      	beq.n	8005686 <_strtod_l+0x276>
 800559c:	2a2d      	cmp	r2, #45	; 0x2d
 800559e:	d078      	beq.n	8005692 <_strtod_l+0x282>
 80055a0:	f04f 0c00 	mov.w	ip, #0
 80055a4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80055a8:	2909      	cmp	r1, #9
 80055aa:	d97f      	bls.n	80056ac <_strtod_l+0x29c>
 80055ac:	9519      	str	r5, [sp, #100]	; 0x64
 80055ae:	2700      	movs	r7, #0
 80055b0:	e09e      	b.n	80056f0 <_strtod_l+0x2e0>
 80055b2:	2300      	movs	r3, #0
 80055b4:	e7c8      	b.n	8005548 <_strtod_l+0x138>
 80055b6:	f1bb 0f08 	cmp.w	fp, #8
 80055ba:	bfd8      	it	le
 80055bc:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80055be:	f100 0001 	add.w	r0, r0, #1
 80055c2:	bfd6      	itet	le
 80055c4:	fb02 3301 	mlale	r3, r2, r1, r3
 80055c8:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80055cc:	930a      	strle	r3, [sp, #40]	; 0x28
 80055ce:	f10b 0b01 	add.w	fp, fp, #1
 80055d2:	9019      	str	r0, [sp, #100]	; 0x64
 80055d4:	e7c1      	b.n	800555a <_strtod_l+0x14a>
 80055d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055d8:	1c5a      	adds	r2, r3, #1
 80055da:	9219      	str	r2, [sp, #100]	; 0x64
 80055dc:	785a      	ldrb	r2, [r3, #1]
 80055de:	f1bb 0f00 	cmp.w	fp, #0
 80055e2:	d037      	beq.n	8005654 <_strtod_l+0x244>
 80055e4:	465e      	mov	r6, fp
 80055e6:	9008      	str	r0, [sp, #32]
 80055e8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80055ec:	2b09      	cmp	r3, #9
 80055ee:	d912      	bls.n	8005616 <_strtod_l+0x206>
 80055f0:	2301      	movs	r3, #1
 80055f2:	e7c4      	b.n	800557e <_strtod_l+0x16e>
 80055f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055f6:	3001      	adds	r0, #1
 80055f8:	1c5a      	adds	r2, r3, #1
 80055fa:	9219      	str	r2, [sp, #100]	; 0x64
 80055fc:	785a      	ldrb	r2, [r3, #1]
 80055fe:	2a30      	cmp	r2, #48	; 0x30
 8005600:	d0f8      	beq.n	80055f4 <_strtod_l+0x1e4>
 8005602:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005606:	2b08      	cmp	r3, #8
 8005608:	f200 84e4 	bhi.w	8005fd4 <_strtod_l+0xbc4>
 800560c:	9008      	str	r0, [sp, #32]
 800560e:	2000      	movs	r0, #0
 8005610:	4606      	mov	r6, r0
 8005612:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005614:	930b      	str	r3, [sp, #44]	; 0x2c
 8005616:	3a30      	subs	r2, #48	; 0x30
 8005618:	f100 0301 	add.w	r3, r0, #1
 800561c:	d014      	beq.n	8005648 <_strtod_l+0x238>
 800561e:	9908      	ldr	r1, [sp, #32]
 8005620:	eb00 0c06 	add.w	ip, r0, r6
 8005624:	4419      	add	r1, r3
 8005626:	9108      	str	r1, [sp, #32]
 8005628:	4633      	mov	r3, r6
 800562a:	210a      	movs	r1, #10
 800562c:	4563      	cmp	r3, ip
 800562e:	d113      	bne.n	8005658 <_strtod_l+0x248>
 8005630:	1833      	adds	r3, r6, r0
 8005632:	2b08      	cmp	r3, #8
 8005634:	f106 0601 	add.w	r6, r6, #1
 8005638:	4406      	add	r6, r0
 800563a:	dc1a      	bgt.n	8005672 <_strtod_l+0x262>
 800563c:	230a      	movs	r3, #10
 800563e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005640:	fb03 2301 	mla	r3, r3, r1, r2
 8005644:	930a      	str	r3, [sp, #40]	; 0x28
 8005646:	2300      	movs	r3, #0
 8005648:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800564a:	4618      	mov	r0, r3
 800564c:	1c51      	adds	r1, r2, #1
 800564e:	9119      	str	r1, [sp, #100]	; 0x64
 8005650:	7852      	ldrb	r2, [r2, #1]
 8005652:	e7c9      	b.n	80055e8 <_strtod_l+0x1d8>
 8005654:	4658      	mov	r0, fp
 8005656:	e7d2      	b.n	80055fe <_strtod_l+0x1ee>
 8005658:	2b08      	cmp	r3, #8
 800565a:	f103 0301 	add.w	r3, r3, #1
 800565e:	dc03      	bgt.n	8005668 <_strtod_l+0x258>
 8005660:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8005662:	434f      	muls	r7, r1
 8005664:	970a      	str	r7, [sp, #40]	; 0x28
 8005666:	e7e1      	b.n	800562c <_strtod_l+0x21c>
 8005668:	2b10      	cmp	r3, #16
 800566a:	bfd8      	it	le
 800566c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8005670:	e7dc      	b.n	800562c <_strtod_l+0x21c>
 8005672:	2e10      	cmp	r6, #16
 8005674:	bfdc      	itt	le
 8005676:	230a      	movle	r3, #10
 8005678:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800567c:	e7e3      	b.n	8005646 <_strtod_l+0x236>
 800567e:	2300      	movs	r3, #0
 8005680:	9308      	str	r3, [sp, #32]
 8005682:	2301      	movs	r3, #1
 8005684:	e780      	b.n	8005588 <_strtod_l+0x178>
 8005686:	f04f 0c00 	mov.w	ip, #0
 800568a:	1caa      	adds	r2, r5, #2
 800568c:	9219      	str	r2, [sp, #100]	; 0x64
 800568e:	78aa      	ldrb	r2, [r5, #2]
 8005690:	e788      	b.n	80055a4 <_strtod_l+0x194>
 8005692:	f04f 0c01 	mov.w	ip, #1
 8005696:	e7f8      	b.n	800568a <_strtod_l+0x27a>
 8005698:	08009700 	.word	0x08009700
 800569c:	7ff00000 	.word	0x7ff00000
 80056a0:	080096fe 	.word	0x080096fe
 80056a4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80056a6:	1c51      	adds	r1, r2, #1
 80056a8:	9119      	str	r1, [sp, #100]	; 0x64
 80056aa:	7852      	ldrb	r2, [r2, #1]
 80056ac:	2a30      	cmp	r2, #48	; 0x30
 80056ae:	d0f9      	beq.n	80056a4 <_strtod_l+0x294>
 80056b0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80056b4:	2908      	cmp	r1, #8
 80056b6:	f63f af7a 	bhi.w	80055ae <_strtod_l+0x19e>
 80056ba:	3a30      	subs	r2, #48	; 0x30
 80056bc:	9209      	str	r2, [sp, #36]	; 0x24
 80056be:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80056c0:	920c      	str	r2, [sp, #48]	; 0x30
 80056c2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80056c4:	1c57      	adds	r7, r2, #1
 80056c6:	9719      	str	r7, [sp, #100]	; 0x64
 80056c8:	7852      	ldrb	r2, [r2, #1]
 80056ca:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80056ce:	f1be 0f09 	cmp.w	lr, #9
 80056d2:	d938      	bls.n	8005746 <_strtod_l+0x336>
 80056d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80056d6:	1a7f      	subs	r7, r7, r1
 80056d8:	2f08      	cmp	r7, #8
 80056da:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80056de:	dc03      	bgt.n	80056e8 <_strtod_l+0x2d8>
 80056e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056e2:	428f      	cmp	r7, r1
 80056e4:	bfa8      	it	ge
 80056e6:	460f      	movge	r7, r1
 80056e8:	f1bc 0f00 	cmp.w	ip, #0
 80056ec:	d000      	beq.n	80056f0 <_strtod_l+0x2e0>
 80056ee:	427f      	negs	r7, r7
 80056f0:	2e00      	cmp	r6, #0
 80056f2:	d14f      	bne.n	8005794 <_strtod_l+0x384>
 80056f4:	9905      	ldr	r1, [sp, #20]
 80056f6:	4301      	orrs	r1, r0
 80056f8:	f47f aec3 	bne.w	8005482 <_strtod_l+0x72>
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f47f aedb 	bne.w	80054b8 <_strtod_l+0xa8>
 8005702:	2a69      	cmp	r2, #105	; 0x69
 8005704:	d029      	beq.n	800575a <_strtod_l+0x34a>
 8005706:	dc26      	bgt.n	8005756 <_strtod_l+0x346>
 8005708:	2a49      	cmp	r2, #73	; 0x49
 800570a:	d026      	beq.n	800575a <_strtod_l+0x34a>
 800570c:	2a4e      	cmp	r2, #78	; 0x4e
 800570e:	f47f aed3 	bne.w	80054b8 <_strtod_l+0xa8>
 8005712:	499a      	ldr	r1, [pc, #616]	; (800597c <_strtod_l+0x56c>)
 8005714:	a819      	add	r0, sp, #100	; 0x64
 8005716:	f002 fe49 	bl	80083ac <__match>
 800571a:	2800      	cmp	r0, #0
 800571c:	f43f aecc 	beq.w	80054b8 <_strtod_l+0xa8>
 8005720:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	2b28      	cmp	r3, #40	; 0x28
 8005726:	d12f      	bne.n	8005788 <_strtod_l+0x378>
 8005728:	4995      	ldr	r1, [pc, #596]	; (8005980 <_strtod_l+0x570>)
 800572a:	aa1c      	add	r2, sp, #112	; 0x70
 800572c:	a819      	add	r0, sp, #100	; 0x64
 800572e:	f002 fe51 	bl	80083d4 <__hexnan>
 8005732:	2805      	cmp	r0, #5
 8005734:	d128      	bne.n	8005788 <_strtod_l+0x378>
 8005736:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005738:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800573c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005740:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005744:	e69d      	b.n	8005482 <_strtod_l+0x72>
 8005746:	210a      	movs	r1, #10
 8005748:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800574a:	fb01 2107 	mla	r1, r1, r7, r2
 800574e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8005752:	9209      	str	r2, [sp, #36]	; 0x24
 8005754:	e7b5      	b.n	80056c2 <_strtod_l+0x2b2>
 8005756:	2a6e      	cmp	r2, #110	; 0x6e
 8005758:	e7d9      	b.n	800570e <_strtod_l+0x2fe>
 800575a:	498a      	ldr	r1, [pc, #552]	; (8005984 <_strtod_l+0x574>)
 800575c:	a819      	add	r0, sp, #100	; 0x64
 800575e:	f002 fe25 	bl	80083ac <__match>
 8005762:	2800      	cmp	r0, #0
 8005764:	f43f aea8 	beq.w	80054b8 <_strtod_l+0xa8>
 8005768:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800576a:	4987      	ldr	r1, [pc, #540]	; (8005988 <_strtod_l+0x578>)
 800576c:	3b01      	subs	r3, #1
 800576e:	a819      	add	r0, sp, #100	; 0x64
 8005770:	9319      	str	r3, [sp, #100]	; 0x64
 8005772:	f002 fe1b 	bl	80083ac <__match>
 8005776:	b910      	cbnz	r0, 800577e <_strtod_l+0x36e>
 8005778:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800577a:	3301      	adds	r3, #1
 800577c:	9319      	str	r3, [sp, #100]	; 0x64
 800577e:	f04f 0800 	mov.w	r8, #0
 8005782:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800598c <_strtod_l+0x57c>
 8005786:	e67c      	b.n	8005482 <_strtod_l+0x72>
 8005788:	4881      	ldr	r0, [pc, #516]	; (8005990 <_strtod_l+0x580>)
 800578a:	f001 fc89 	bl	80070a0 <nan>
 800578e:	4680      	mov	r8, r0
 8005790:	4689      	mov	r9, r1
 8005792:	e676      	b.n	8005482 <_strtod_l+0x72>
 8005794:	9b08      	ldr	r3, [sp, #32]
 8005796:	f1bb 0f00 	cmp.w	fp, #0
 800579a:	bf08      	it	eq
 800579c:	46b3      	moveq	fp, r6
 800579e:	1afb      	subs	r3, r7, r3
 80057a0:	2e10      	cmp	r6, #16
 80057a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80057a4:	4635      	mov	r5, r6
 80057a6:	9309      	str	r3, [sp, #36]	; 0x24
 80057a8:	bfa8      	it	ge
 80057aa:	2510      	movge	r5, #16
 80057ac:	f7fa fe24 	bl	80003f8 <__aeabi_ui2d>
 80057b0:	2e09      	cmp	r6, #9
 80057b2:	4680      	mov	r8, r0
 80057b4:	4689      	mov	r9, r1
 80057b6:	dd13      	ble.n	80057e0 <_strtod_l+0x3d0>
 80057b8:	4b76      	ldr	r3, [pc, #472]	; (8005994 <_strtod_l+0x584>)
 80057ba:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80057be:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80057c2:	f7fa fe93 	bl	80004ec <__aeabi_dmul>
 80057c6:	4680      	mov	r8, r0
 80057c8:	4650      	mov	r0, sl
 80057ca:	4689      	mov	r9, r1
 80057cc:	f7fa fe14 	bl	80003f8 <__aeabi_ui2d>
 80057d0:	4602      	mov	r2, r0
 80057d2:	460b      	mov	r3, r1
 80057d4:	4640      	mov	r0, r8
 80057d6:	4649      	mov	r1, r9
 80057d8:	f7fa fcd2 	bl	8000180 <__adddf3>
 80057dc:	4680      	mov	r8, r0
 80057de:	4689      	mov	r9, r1
 80057e0:	2e0f      	cmp	r6, #15
 80057e2:	dc36      	bgt.n	8005852 <_strtod_l+0x442>
 80057e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	f43f ae4b 	beq.w	8005482 <_strtod_l+0x72>
 80057ec:	dd22      	ble.n	8005834 <_strtod_l+0x424>
 80057ee:	2b16      	cmp	r3, #22
 80057f0:	dc09      	bgt.n	8005806 <_strtod_l+0x3f6>
 80057f2:	4968      	ldr	r1, [pc, #416]	; (8005994 <_strtod_l+0x584>)
 80057f4:	4642      	mov	r2, r8
 80057f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80057fa:	464b      	mov	r3, r9
 80057fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005800:	f7fa fe74 	bl	80004ec <__aeabi_dmul>
 8005804:	e7c3      	b.n	800578e <_strtod_l+0x37e>
 8005806:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005808:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800580c:	4293      	cmp	r3, r2
 800580e:	db20      	blt.n	8005852 <_strtod_l+0x442>
 8005810:	4c60      	ldr	r4, [pc, #384]	; (8005994 <_strtod_l+0x584>)
 8005812:	f1c6 060f 	rsb	r6, r6, #15
 8005816:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800581a:	4642      	mov	r2, r8
 800581c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005820:	464b      	mov	r3, r9
 8005822:	f7fa fe63 	bl	80004ec <__aeabi_dmul>
 8005826:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005828:	1b9e      	subs	r6, r3, r6
 800582a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800582e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005832:	e7e5      	b.n	8005800 <_strtod_l+0x3f0>
 8005834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005836:	3316      	adds	r3, #22
 8005838:	db0b      	blt.n	8005852 <_strtod_l+0x442>
 800583a:	9b08      	ldr	r3, [sp, #32]
 800583c:	4640      	mov	r0, r8
 800583e:	1bdf      	subs	r7, r3, r7
 8005840:	4b54      	ldr	r3, [pc, #336]	; (8005994 <_strtod_l+0x584>)
 8005842:	4649      	mov	r1, r9
 8005844:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005848:	e9d7 2300 	ldrd	r2, r3, [r7]
 800584c:	f7fa ff78 	bl	8000740 <__aeabi_ddiv>
 8005850:	e79d      	b.n	800578e <_strtod_l+0x37e>
 8005852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005854:	1b75      	subs	r5, r6, r5
 8005856:	441d      	add	r5, r3
 8005858:	2d00      	cmp	r5, #0
 800585a:	dd70      	ble.n	800593e <_strtod_l+0x52e>
 800585c:	f015 030f 	ands.w	r3, r5, #15
 8005860:	d00a      	beq.n	8005878 <_strtod_l+0x468>
 8005862:	494c      	ldr	r1, [pc, #304]	; (8005994 <_strtod_l+0x584>)
 8005864:	4642      	mov	r2, r8
 8005866:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800586a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800586e:	464b      	mov	r3, r9
 8005870:	f7fa fe3c 	bl	80004ec <__aeabi_dmul>
 8005874:	4680      	mov	r8, r0
 8005876:	4689      	mov	r9, r1
 8005878:	f035 050f 	bics.w	r5, r5, #15
 800587c:	d04d      	beq.n	800591a <_strtod_l+0x50a>
 800587e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8005882:	dd22      	ble.n	80058ca <_strtod_l+0x4ba>
 8005884:	2600      	movs	r6, #0
 8005886:	46b3      	mov	fp, r6
 8005888:	960b      	str	r6, [sp, #44]	; 0x2c
 800588a:	9608      	str	r6, [sp, #32]
 800588c:	2322      	movs	r3, #34	; 0x22
 800588e:	f04f 0800 	mov.w	r8, #0
 8005892:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800598c <_strtod_l+0x57c>
 8005896:	6023      	str	r3, [r4, #0]
 8005898:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800589a:	2b00      	cmp	r3, #0
 800589c:	f43f adf1 	beq.w	8005482 <_strtod_l+0x72>
 80058a0:	4620      	mov	r0, r4
 80058a2:	991a      	ldr	r1, [sp, #104]	; 0x68
 80058a4:	f002 ff38 	bl	8008718 <_Bfree>
 80058a8:	4620      	mov	r0, r4
 80058aa:	9908      	ldr	r1, [sp, #32]
 80058ac:	f002 ff34 	bl	8008718 <_Bfree>
 80058b0:	4659      	mov	r1, fp
 80058b2:	4620      	mov	r0, r4
 80058b4:	f002 ff30 	bl	8008718 <_Bfree>
 80058b8:	4620      	mov	r0, r4
 80058ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058bc:	f002 ff2c 	bl	8008718 <_Bfree>
 80058c0:	4631      	mov	r1, r6
 80058c2:	4620      	mov	r0, r4
 80058c4:	f002 ff28 	bl	8008718 <_Bfree>
 80058c8:	e5db      	b.n	8005482 <_strtod_l+0x72>
 80058ca:	4b33      	ldr	r3, [pc, #204]	; (8005998 <_strtod_l+0x588>)
 80058cc:	4640      	mov	r0, r8
 80058ce:	9305      	str	r3, [sp, #20]
 80058d0:	2300      	movs	r3, #0
 80058d2:	4649      	mov	r1, r9
 80058d4:	469a      	mov	sl, r3
 80058d6:	112d      	asrs	r5, r5, #4
 80058d8:	2d01      	cmp	r5, #1
 80058da:	dc21      	bgt.n	8005920 <_strtod_l+0x510>
 80058dc:	b10b      	cbz	r3, 80058e2 <_strtod_l+0x4d2>
 80058de:	4680      	mov	r8, r0
 80058e0:	4689      	mov	r9, r1
 80058e2:	492d      	ldr	r1, [pc, #180]	; (8005998 <_strtod_l+0x588>)
 80058e4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80058e8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80058ec:	4642      	mov	r2, r8
 80058ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80058f2:	464b      	mov	r3, r9
 80058f4:	f7fa fdfa 	bl	80004ec <__aeabi_dmul>
 80058f8:	4b24      	ldr	r3, [pc, #144]	; (800598c <_strtod_l+0x57c>)
 80058fa:	460a      	mov	r2, r1
 80058fc:	400b      	ands	r3, r1
 80058fe:	4927      	ldr	r1, [pc, #156]	; (800599c <_strtod_l+0x58c>)
 8005900:	4680      	mov	r8, r0
 8005902:	428b      	cmp	r3, r1
 8005904:	d8be      	bhi.n	8005884 <_strtod_l+0x474>
 8005906:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800590a:	428b      	cmp	r3, r1
 800590c:	bf86      	itte	hi
 800590e:	f04f 38ff 	movhi.w	r8, #4294967295
 8005912:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 80059a0 <_strtod_l+0x590>
 8005916:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800591a:	2300      	movs	r3, #0
 800591c:	9305      	str	r3, [sp, #20]
 800591e:	e07b      	b.n	8005a18 <_strtod_l+0x608>
 8005920:	07ea      	lsls	r2, r5, #31
 8005922:	d505      	bpl.n	8005930 <_strtod_l+0x520>
 8005924:	9b05      	ldr	r3, [sp, #20]
 8005926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800592a:	f7fa fddf 	bl	80004ec <__aeabi_dmul>
 800592e:	2301      	movs	r3, #1
 8005930:	9a05      	ldr	r2, [sp, #20]
 8005932:	f10a 0a01 	add.w	sl, sl, #1
 8005936:	3208      	adds	r2, #8
 8005938:	106d      	asrs	r5, r5, #1
 800593a:	9205      	str	r2, [sp, #20]
 800593c:	e7cc      	b.n	80058d8 <_strtod_l+0x4c8>
 800593e:	d0ec      	beq.n	800591a <_strtod_l+0x50a>
 8005940:	426d      	negs	r5, r5
 8005942:	f015 020f 	ands.w	r2, r5, #15
 8005946:	d00a      	beq.n	800595e <_strtod_l+0x54e>
 8005948:	4b12      	ldr	r3, [pc, #72]	; (8005994 <_strtod_l+0x584>)
 800594a:	4640      	mov	r0, r8
 800594c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005950:	4649      	mov	r1, r9
 8005952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005956:	f7fa fef3 	bl	8000740 <__aeabi_ddiv>
 800595a:	4680      	mov	r8, r0
 800595c:	4689      	mov	r9, r1
 800595e:	112d      	asrs	r5, r5, #4
 8005960:	d0db      	beq.n	800591a <_strtod_l+0x50a>
 8005962:	2d1f      	cmp	r5, #31
 8005964:	dd1e      	ble.n	80059a4 <_strtod_l+0x594>
 8005966:	2600      	movs	r6, #0
 8005968:	46b3      	mov	fp, r6
 800596a:	960b      	str	r6, [sp, #44]	; 0x2c
 800596c:	9608      	str	r6, [sp, #32]
 800596e:	2322      	movs	r3, #34	; 0x22
 8005970:	f04f 0800 	mov.w	r8, #0
 8005974:	f04f 0900 	mov.w	r9, #0
 8005978:	6023      	str	r3, [r4, #0]
 800597a:	e78d      	b.n	8005898 <_strtod_l+0x488>
 800597c:	0800985e 	.word	0x0800985e
 8005980:	08009714 	.word	0x08009714
 8005984:	08009856 	.word	0x08009856
 8005988:	0800993d 	.word	0x0800993d
 800598c:	7ff00000 	.word	0x7ff00000
 8005990:	08009939 	.word	0x08009939
 8005994:	08009a98 	.word	0x08009a98
 8005998:	08009a70 	.word	0x08009a70
 800599c:	7ca00000 	.word	0x7ca00000
 80059a0:	7fefffff 	.word	0x7fefffff
 80059a4:	f015 0310 	ands.w	r3, r5, #16
 80059a8:	bf18      	it	ne
 80059aa:	236a      	movne	r3, #106	; 0x6a
 80059ac:	4640      	mov	r0, r8
 80059ae:	9305      	str	r3, [sp, #20]
 80059b0:	4649      	mov	r1, r9
 80059b2:	2300      	movs	r3, #0
 80059b4:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8005c80 <_strtod_l+0x870>
 80059b8:	07ea      	lsls	r2, r5, #31
 80059ba:	d504      	bpl.n	80059c6 <_strtod_l+0x5b6>
 80059bc:	e9da 2300 	ldrd	r2, r3, [sl]
 80059c0:	f7fa fd94 	bl	80004ec <__aeabi_dmul>
 80059c4:	2301      	movs	r3, #1
 80059c6:	106d      	asrs	r5, r5, #1
 80059c8:	f10a 0a08 	add.w	sl, sl, #8
 80059cc:	d1f4      	bne.n	80059b8 <_strtod_l+0x5a8>
 80059ce:	b10b      	cbz	r3, 80059d4 <_strtod_l+0x5c4>
 80059d0:	4680      	mov	r8, r0
 80059d2:	4689      	mov	r9, r1
 80059d4:	9b05      	ldr	r3, [sp, #20]
 80059d6:	b1bb      	cbz	r3, 8005a08 <_strtod_l+0x5f8>
 80059d8:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80059dc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	4649      	mov	r1, r9
 80059e4:	dd10      	ble.n	8005a08 <_strtod_l+0x5f8>
 80059e6:	2b1f      	cmp	r3, #31
 80059e8:	f340 8128 	ble.w	8005c3c <_strtod_l+0x82c>
 80059ec:	2b34      	cmp	r3, #52	; 0x34
 80059ee:	bfd8      	it	le
 80059f0:	f04f 33ff 	movle.w	r3, #4294967295
 80059f4:	f04f 0800 	mov.w	r8, #0
 80059f8:	bfcf      	iteee	gt
 80059fa:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80059fe:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005a02:	4093      	lslle	r3, r2
 8005a04:	ea03 0901 	andle.w	r9, r3, r1
 8005a08:	2200      	movs	r2, #0
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	4640      	mov	r0, r8
 8005a0e:	4649      	mov	r1, r9
 8005a10:	f7fa ffd4 	bl	80009bc <__aeabi_dcmpeq>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	d1a6      	bne.n	8005966 <_strtod_l+0x556>
 8005a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a1a:	465a      	mov	r2, fp
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	4620      	mov	r0, r4
 8005a20:	4633      	mov	r3, r6
 8005a22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a24:	f002 fee0 	bl	80087e8 <__s2b>
 8005a28:	900b      	str	r0, [sp, #44]	; 0x2c
 8005a2a:	2800      	cmp	r0, #0
 8005a2c:	f43f af2a 	beq.w	8005884 <_strtod_l+0x474>
 8005a30:	2600      	movs	r6, #0
 8005a32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a34:	9b08      	ldr	r3, [sp, #32]
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	eba3 0307 	sub.w	r3, r3, r7
 8005a3c:	bfa8      	it	ge
 8005a3e:	2300      	movge	r3, #0
 8005a40:	46b3      	mov	fp, r6
 8005a42:	9312      	str	r3, [sp, #72]	; 0x48
 8005a44:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005a48:	9316      	str	r3, [sp, #88]	; 0x58
 8005a4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	6859      	ldr	r1, [r3, #4]
 8005a50:	f002 fe22 	bl	8008698 <_Balloc>
 8005a54:	9008      	str	r0, [sp, #32]
 8005a56:	2800      	cmp	r0, #0
 8005a58:	f43f af18 	beq.w	800588c <_strtod_l+0x47c>
 8005a5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a5e:	300c      	adds	r0, #12
 8005a60:	691a      	ldr	r2, [r3, #16]
 8005a62:	f103 010c 	add.w	r1, r3, #12
 8005a66:	3202      	adds	r2, #2
 8005a68:	0092      	lsls	r2, r2, #2
 8005a6a:	f001 fb0a 	bl	8007082 <memcpy>
 8005a6e:	ab1c      	add	r3, sp, #112	; 0x70
 8005a70:	9301      	str	r3, [sp, #4]
 8005a72:	ab1b      	add	r3, sp, #108	; 0x6c
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	4642      	mov	r2, r8
 8005a78:	464b      	mov	r3, r9
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8005a80:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8005a84:	f003 f9dc 	bl	8008e40 <__d2b>
 8005a88:	901a      	str	r0, [sp, #104]	; 0x68
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	f43f aefe 	beq.w	800588c <_strtod_l+0x47c>
 8005a90:	2101      	movs	r1, #1
 8005a92:	4620      	mov	r0, r4
 8005a94:	f002 ff40 	bl	8008918 <__i2b>
 8005a98:	4683      	mov	fp, r0
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	f43f aef6 	beq.w	800588c <_strtod_l+0x47c>
 8005aa0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8005aa2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005aa4:	2f00      	cmp	r7, #0
 8005aa6:	bfab      	itete	ge
 8005aa8:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8005aaa:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005aac:	eb07 0a03 	addge.w	sl, r7, r3
 8005ab0:	1bdd      	sublt	r5, r3, r7
 8005ab2:	9b05      	ldr	r3, [sp, #20]
 8005ab4:	bfa8      	it	ge
 8005ab6:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8005ab8:	eba7 0703 	sub.w	r7, r7, r3
 8005abc:	4417      	add	r7, r2
 8005abe:	4b71      	ldr	r3, [pc, #452]	; (8005c84 <_strtod_l+0x874>)
 8005ac0:	f107 37ff 	add.w	r7, r7, #4294967295
 8005ac4:	bfb8      	it	lt
 8005ac6:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8005aca:	429f      	cmp	r7, r3
 8005acc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005ad0:	f280 80c7 	bge.w	8005c62 <_strtod_l+0x852>
 8005ad4:	1bdb      	subs	r3, r3, r7
 8005ad6:	2b1f      	cmp	r3, #31
 8005ad8:	f04f 0101 	mov.w	r1, #1
 8005adc:	eba2 0203 	sub.w	r2, r2, r3
 8005ae0:	f300 80b3 	bgt.w	8005c4a <_strtod_l+0x83a>
 8005ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae8:	9313      	str	r3, [sp, #76]	; 0x4c
 8005aea:	2300      	movs	r3, #0
 8005aec:	9310      	str	r3, [sp, #64]	; 0x40
 8005aee:	eb0a 0702 	add.w	r7, sl, r2
 8005af2:	9b05      	ldr	r3, [sp, #20]
 8005af4:	45ba      	cmp	sl, r7
 8005af6:	4415      	add	r5, r2
 8005af8:	441d      	add	r5, r3
 8005afa:	4653      	mov	r3, sl
 8005afc:	bfa8      	it	ge
 8005afe:	463b      	movge	r3, r7
 8005b00:	42ab      	cmp	r3, r5
 8005b02:	bfa8      	it	ge
 8005b04:	462b      	movge	r3, r5
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	bfc2      	ittt	gt
 8005b0a:	1aff      	subgt	r7, r7, r3
 8005b0c:	1aed      	subgt	r5, r5, r3
 8005b0e:	ebaa 0a03 	subgt.w	sl, sl, r3
 8005b12:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	dd17      	ble.n	8005b48 <_strtod_l+0x738>
 8005b18:	4659      	mov	r1, fp
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	4620      	mov	r0, r4
 8005b1e:	f002 ffb9 	bl	8008a94 <__pow5mult>
 8005b22:	4683      	mov	fp, r0
 8005b24:	2800      	cmp	r0, #0
 8005b26:	f43f aeb1 	beq.w	800588c <_strtod_l+0x47c>
 8005b2a:	4601      	mov	r1, r0
 8005b2c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005b2e:	4620      	mov	r0, r4
 8005b30:	f002 ff08 	bl	8008944 <__multiply>
 8005b34:	900a      	str	r0, [sp, #40]	; 0x28
 8005b36:	2800      	cmp	r0, #0
 8005b38:	f43f aea8 	beq.w	800588c <_strtod_l+0x47c>
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005b40:	f002 fdea 	bl	8008718 <_Bfree>
 8005b44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b46:	931a      	str	r3, [sp, #104]	; 0x68
 8005b48:	2f00      	cmp	r7, #0
 8005b4a:	f300 808f 	bgt.w	8005c6c <_strtod_l+0x85c>
 8005b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	dd08      	ble.n	8005b66 <_strtod_l+0x756>
 8005b54:	4620      	mov	r0, r4
 8005b56:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005b58:	9908      	ldr	r1, [sp, #32]
 8005b5a:	f002 ff9b 	bl	8008a94 <__pow5mult>
 8005b5e:	9008      	str	r0, [sp, #32]
 8005b60:	2800      	cmp	r0, #0
 8005b62:	f43f ae93 	beq.w	800588c <_strtod_l+0x47c>
 8005b66:	2d00      	cmp	r5, #0
 8005b68:	dd08      	ble.n	8005b7c <_strtod_l+0x76c>
 8005b6a:	462a      	mov	r2, r5
 8005b6c:	4620      	mov	r0, r4
 8005b6e:	9908      	ldr	r1, [sp, #32]
 8005b70:	f002 ffea 	bl	8008b48 <__lshift>
 8005b74:	9008      	str	r0, [sp, #32]
 8005b76:	2800      	cmp	r0, #0
 8005b78:	f43f ae88 	beq.w	800588c <_strtod_l+0x47c>
 8005b7c:	f1ba 0f00 	cmp.w	sl, #0
 8005b80:	dd08      	ble.n	8005b94 <_strtod_l+0x784>
 8005b82:	4659      	mov	r1, fp
 8005b84:	4652      	mov	r2, sl
 8005b86:	4620      	mov	r0, r4
 8005b88:	f002 ffde 	bl	8008b48 <__lshift>
 8005b8c:	4683      	mov	fp, r0
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	f43f ae7c 	beq.w	800588c <_strtod_l+0x47c>
 8005b94:	4620      	mov	r0, r4
 8005b96:	9a08      	ldr	r2, [sp, #32]
 8005b98:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005b9a:	f003 f85d 	bl	8008c58 <__mdiff>
 8005b9e:	4606      	mov	r6, r0
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	f43f ae73 	beq.w	800588c <_strtod_l+0x47c>
 8005ba6:	2500      	movs	r5, #0
 8005ba8:	68c3      	ldr	r3, [r0, #12]
 8005baa:	4659      	mov	r1, fp
 8005bac:	60c5      	str	r5, [r0, #12]
 8005bae:	930a      	str	r3, [sp, #40]	; 0x28
 8005bb0:	f003 f836 	bl	8008c20 <__mcmp>
 8005bb4:	42a8      	cmp	r0, r5
 8005bb6:	da6b      	bge.n	8005c90 <_strtod_l+0x880>
 8005bb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bba:	ea53 0308 	orrs.w	r3, r3, r8
 8005bbe:	f040 808f 	bne.w	8005ce0 <_strtod_l+0x8d0>
 8005bc2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	f040 808a 	bne.w	8005ce0 <_strtod_l+0x8d0>
 8005bcc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005bd0:	0d1b      	lsrs	r3, r3, #20
 8005bd2:	051b      	lsls	r3, r3, #20
 8005bd4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005bd8:	f240 8082 	bls.w	8005ce0 <_strtod_l+0x8d0>
 8005bdc:	6973      	ldr	r3, [r6, #20]
 8005bde:	b913      	cbnz	r3, 8005be6 <_strtod_l+0x7d6>
 8005be0:	6933      	ldr	r3, [r6, #16]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	dd7c      	ble.n	8005ce0 <_strtod_l+0x8d0>
 8005be6:	4631      	mov	r1, r6
 8005be8:	2201      	movs	r2, #1
 8005bea:	4620      	mov	r0, r4
 8005bec:	f002 ffac 	bl	8008b48 <__lshift>
 8005bf0:	4659      	mov	r1, fp
 8005bf2:	4606      	mov	r6, r0
 8005bf4:	f003 f814 	bl	8008c20 <__mcmp>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	dd71      	ble.n	8005ce0 <_strtod_l+0x8d0>
 8005bfc:	9905      	ldr	r1, [sp, #20]
 8005bfe:	464b      	mov	r3, r9
 8005c00:	4a21      	ldr	r2, [pc, #132]	; (8005c88 <_strtod_l+0x878>)
 8005c02:	2900      	cmp	r1, #0
 8005c04:	f000 808d 	beq.w	8005d22 <_strtod_l+0x912>
 8005c08:	ea02 0109 	and.w	r1, r2, r9
 8005c0c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005c10:	f300 8087 	bgt.w	8005d22 <_strtod_l+0x912>
 8005c14:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005c18:	f77f aea9 	ble.w	800596e <_strtod_l+0x55e>
 8005c1c:	4640      	mov	r0, r8
 8005c1e:	4649      	mov	r1, r9
 8005c20:	4b1a      	ldr	r3, [pc, #104]	; (8005c8c <_strtod_l+0x87c>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	f7fa fc62 	bl	80004ec <__aeabi_dmul>
 8005c28:	4b17      	ldr	r3, [pc, #92]	; (8005c88 <_strtod_l+0x878>)
 8005c2a:	4680      	mov	r8, r0
 8005c2c:	400b      	ands	r3, r1
 8005c2e:	4689      	mov	r9, r1
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f47f ae35 	bne.w	80058a0 <_strtod_l+0x490>
 8005c36:	2322      	movs	r3, #34	; 0x22
 8005c38:	6023      	str	r3, [r4, #0]
 8005c3a:	e631      	b.n	80058a0 <_strtod_l+0x490>
 8005c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c40:	fa02 f303 	lsl.w	r3, r2, r3
 8005c44:	ea03 0808 	and.w	r8, r3, r8
 8005c48:	e6de      	b.n	8005a08 <_strtod_l+0x5f8>
 8005c4a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8005c4e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8005c52:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8005c56:	37e2      	adds	r7, #226	; 0xe2
 8005c58:	fa01 f307 	lsl.w	r3, r1, r7
 8005c5c:	9310      	str	r3, [sp, #64]	; 0x40
 8005c5e:	9113      	str	r1, [sp, #76]	; 0x4c
 8005c60:	e745      	b.n	8005aee <_strtod_l+0x6de>
 8005c62:	2300      	movs	r3, #0
 8005c64:	9310      	str	r3, [sp, #64]	; 0x40
 8005c66:	2301      	movs	r3, #1
 8005c68:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c6a:	e740      	b.n	8005aee <_strtod_l+0x6de>
 8005c6c:	463a      	mov	r2, r7
 8005c6e:	4620      	mov	r0, r4
 8005c70:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005c72:	f002 ff69 	bl	8008b48 <__lshift>
 8005c76:	901a      	str	r0, [sp, #104]	; 0x68
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	f47f af68 	bne.w	8005b4e <_strtod_l+0x73e>
 8005c7e:	e605      	b.n	800588c <_strtod_l+0x47c>
 8005c80:	08009728 	.word	0x08009728
 8005c84:	fffffc02 	.word	0xfffffc02
 8005c88:	7ff00000 	.word	0x7ff00000
 8005c8c:	39500000 	.word	0x39500000
 8005c90:	46ca      	mov	sl, r9
 8005c92:	d165      	bne.n	8005d60 <_strtod_l+0x950>
 8005c94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c96:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c9a:	b352      	cbz	r2, 8005cf2 <_strtod_l+0x8e2>
 8005c9c:	4a9e      	ldr	r2, [pc, #632]	; (8005f18 <_strtod_l+0xb08>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d12a      	bne.n	8005cf8 <_strtod_l+0x8e8>
 8005ca2:	9b05      	ldr	r3, [sp, #20]
 8005ca4:	4641      	mov	r1, r8
 8005ca6:	b1fb      	cbz	r3, 8005ce8 <_strtod_l+0x8d8>
 8005ca8:	4b9c      	ldr	r3, [pc, #624]	; (8005f1c <_strtod_l+0xb0c>)
 8005caa:	f04f 32ff 	mov.w	r2, #4294967295
 8005cae:	ea09 0303 	and.w	r3, r9, r3
 8005cb2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005cb6:	d81a      	bhi.n	8005cee <_strtod_l+0x8de>
 8005cb8:	0d1b      	lsrs	r3, r3, #20
 8005cba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc2:	4299      	cmp	r1, r3
 8005cc4:	d118      	bne.n	8005cf8 <_strtod_l+0x8e8>
 8005cc6:	4b96      	ldr	r3, [pc, #600]	; (8005f20 <_strtod_l+0xb10>)
 8005cc8:	459a      	cmp	sl, r3
 8005cca:	d102      	bne.n	8005cd2 <_strtod_l+0x8c2>
 8005ccc:	3101      	adds	r1, #1
 8005cce:	f43f addd 	beq.w	800588c <_strtod_l+0x47c>
 8005cd2:	f04f 0800 	mov.w	r8, #0
 8005cd6:	4b91      	ldr	r3, [pc, #580]	; (8005f1c <_strtod_l+0xb0c>)
 8005cd8:	ea0a 0303 	and.w	r3, sl, r3
 8005cdc:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8005ce0:	9b05      	ldr	r3, [sp, #20]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d19a      	bne.n	8005c1c <_strtod_l+0x80c>
 8005ce6:	e5db      	b.n	80058a0 <_strtod_l+0x490>
 8005ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8005cec:	e7e9      	b.n	8005cc2 <_strtod_l+0x8b2>
 8005cee:	4613      	mov	r3, r2
 8005cf0:	e7e7      	b.n	8005cc2 <_strtod_l+0x8b2>
 8005cf2:	ea53 0308 	orrs.w	r3, r3, r8
 8005cf6:	d081      	beq.n	8005bfc <_strtod_l+0x7ec>
 8005cf8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005cfa:	b1e3      	cbz	r3, 8005d36 <_strtod_l+0x926>
 8005cfc:	ea13 0f0a 	tst.w	r3, sl
 8005d00:	d0ee      	beq.n	8005ce0 <_strtod_l+0x8d0>
 8005d02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d04:	4640      	mov	r0, r8
 8005d06:	4649      	mov	r1, r9
 8005d08:	9a05      	ldr	r2, [sp, #20]
 8005d0a:	b1c3      	cbz	r3, 8005d3e <_strtod_l+0x92e>
 8005d0c:	f7ff fb5f 	bl	80053ce <sulp>
 8005d10:	4602      	mov	r2, r0
 8005d12:	460b      	mov	r3, r1
 8005d14:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005d16:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005d18:	f7fa fa32 	bl	8000180 <__adddf3>
 8005d1c:	4680      	mov	r8, r0
 8005d1e:	4689      	mov	r9, r1
 8005d20:	e7de      	b.n	8005ce0 <_strtod_l+0x8d0>
 8005d22:	4013      	ands	r3, r2
 8005d24:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005d28:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005d2c:	f04f 38ff 	mov.w	r8, #4294967295
 8005d30:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005d34:	e7d4      	b.n	8005ce0 <_strtod_l+0x8d0>
 8005d36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005d38:	ea13 0f08 	tst.w	r3, r8
 8005d3c:	e7e0      	b.n	8005d00 <_strtod_l+0x8f0>
 8005d3e:	f7ff fb46 	bl	80053ce <sulp>
 8005d42:	4602      	mov	r2, r0
 8005d44:	460b      	mov	r3, r1
 8005d46:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005d48:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005d4a:	f7fa fa17 	bl	800017c <__aeabi_dsub>
 8005d4e:	2200      	movs	r2, #0
 8005d50:	2300      	movs	r3, #0
 8005d52:	4680      	mov	r8, r0
 8005d54:	4689      	mov	r9, r1
 8005d56:	f7fa fe31 	bl	80009bc <__aeabi_dcmpeq>
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	d0c0      	beq.n	8005ce0 <_strtod_l+0x8d0>
 8005d5e:	e606      	b.n	800596e <_strtod_l+0x55e>
 8005d60:	4659      	mov	r1, fp
 8005d62:	4630      	mov	r0, r6
 8005d64:	f003 f8c2 	bl	8008eec <__ratio>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005d70:	2200      	movs	r2, #0
 8005d72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d76:	f7fa fe35 	bl	80009e4 <__aeabi_dcmple>
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	d06f      	beq.n	8005e5e <_strtod_l+0xa4e>
 8005d7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d17c      	bne.n	8005e7e <_strtod_l+0xa6e>
 8005d84:	f1b8 0f00 	cmp.w	r8, #0
 8005d88:	d159      	bne.n	8005e3e <_strtod_l+0xa2e>
 8005d8a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d17b      	bne.n	8005e8a <_strtod_l+0xa7a>
 8005d92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005d96:	2200      	movs	r2, #0
 8005d98:	4b62      	ldr	r3, [pc, #392]	; (8005f24 <_strtod_l+0xb14>)
 8005d9a:	f7fa fe19 	bl	80009d0 <__aeabi_dcmplt>
 8005d9e:	2800      	cmp	r0, #0
 8005da0:	d15a      	bne.n	8005e58 <_strtod_l+0xa48>
 8005da2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005da6:	2200      	movs	r2, #0
 8005da8:	4b5f      	ldr	r3, [pc, #380]	; (8005f28 <_strtod_l+0xb18>)
 8005daa:	f7fa fb9f 	bl	80004ec <__aeabi_dmul>
 8005dae:	4605      	mov	r5, r0
 8005db0:	460f      	mov	r7, r1
 8005db2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8005db6:	9506      	str	r5, [sp, #24]
 8005db8:	9307      	str	r3, [sp, #28]
 8005dba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005dbe:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005dc2:	4b56      	ldr	r3, [pc, #344]	; (8005f1c <_strtod_l+0xb0c>)
 8005dc4:	4a55      	ldr	r2, [pc, #340]	; (8005f1c <_strtod_l+0xb0c>)
 8005dc6:	ea0a 0303 	and.w	r3, sl, r3
 8005dca:	9313      	str	r3, [sp, #76]	; 0x4c
 8005dcc:	4b57      	ldr	r3, [pc, #348]	; (8005f2c <_strtod_l+0xb1c>)
 8005dce:	ea0a 0202 	and.w	r2, sl, r2
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	f040 80b0 	bne.w	8005f38 <_strtod_l+0xb28>
 8005dd8:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8005ddc:	4640      	mov	r0, r8
 8005dde:	4649      	mov	r1, r9
 8005de0:	f002 ffc6 	bl	8008d70 <__ulp>
 8005de4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005de8:	f7fa fb80 	bl	80004ec <__aeabi_dmul>
 8005dec:	4642      	mov	r2, r8
 8005dee:	464b      	mov	r3, r9
 8005df0:	f7fa f9c6 	bl	8000180 <__adddf3>
 8005df4:	f8df a124 	ldr.w	sl, [pc, #292]	; 8005f1c <_strtod_l+0xb0c>
 8005df8:	4a4d      	ldr	r2, [pc, #308]	; (8005f30 <_strtod_l+0xb20>)
 8005dfa:	ea01 0a0a 	and.w	sl, r1, sl
 8005dfe:	4592      	cmp	sl, r2
 8005e00:	4680      	mov	r8, r0
 8005e02:	d948      	bls.n	8005e96 <_strtod_l+0xa86>
 8005e04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e06:	4b46      	ldr	r3, [pc, #280]	; (8005f20 <_strtod_l+0xb10>)
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d103      	bne.n	8005e14 <_strtod_l+0xa04>
 8005e0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e0e:	3301      	adds	r3, #1
 8005e10:	f43f ad3c 	beq.w	800588c <_strtod_l+0x47c>
 8005e14:	f04f 38ff 	mov.w	r8, #4294967295
 8005e18:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8005f20 <_strtod_l+0xb10>
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005e20:	f002 fc7a 	bl	8008718 <_Bfree>
 8005e24:	4620      	mov	r0, r4
 8005e26:	9908      	ldr	r1, [sp, #32]
 8005e28:	f002 fc76 	bl	8008718 <_Bfree>
 8005e2c:	4659      	mov	r1, fp
 8005e2e:	4620      	mov	r0, r4
 8005e30:	f002 fc72 	bl	8008718 <_Bfree>
 8005e34:	4631      	mov	r1, r6
 8005e36:	4620      	mov	r0, r4
 8005e38:	f002 fc6e 	bl	8008718 <_Bfree>
 8005e3c:	e605      	b.n	8005a4a <_strtod_l+0x63a>
 8005e3e:	f1b8 0f01 	cmp.w	r8, #1
 8005e42:	d103      	bne.n	8005e4c <_strtod_l+0xa3c>
 8005e44:	f1b9 0f00 	cmp.w	r9, #0
 8005e48:	f43f ad91 	beq.w	800596e <_strtod_l+0x55e>
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	4b39      	ldr	r3, [pc, #228]	; (8005f34 <_strtod_l+0xb24>)
 8005e50:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005e52:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e56:	e016      	b.n	8005e86 <_strtod_l+0xa76>
 8005e58:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005e5a:	4f33      	ldr	r7, [pc, #204]	; (8005f28 <_strtod_l+0xb18>)
 8005e5c:	e7a9      	b.n	8005db2 <_strtod_l+0x9a2>
 8005e5e:	4b32      	ldr	r3, [pc, #200]	; (8005f28 <_strtod_l+0xb18>)
 8005e60:	2200      	movs	r2, #0
 8005e62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005e66:	f7fa fb41 	bl	80004ec <__aeabi_dmul>
 8005e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e6c:	4605      	mov	r5, r0
 8005e6e:	460f      	mov	r7, r1
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d09e      	beq.n	8005db2 <_strtod_l+0x9a2>
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e7c:	e79d      	b.n	8005dba <_strtod_l+0x9aa>
 8005e7e:	2200      	movs	r2, #0
 8005e80:	4b28      	ldr	r3, [pc, #160]	; (8005f24 <_strtod_l+0xb14>)
 8005e82:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e86:	4f27      	ldr	r7, [pc, #156]	; (8005f24 <_strtod_l+0xb14>)
 8005e88:	e797      	b.n	8005dba <_strtod_l+0x9aa>
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	4b29      	ldr	r3, [pc, #164]	; (8005f34 <_strtod_l+0xb24>)
 8005e8e:	4645      	mov	r5, r8
 8005e90:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e94:	e7f7      	b.n	8005e86 <_strtod_l+0xa76>
 8005e96:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8005e9a:	9b05      	ldr	r3, [sp, #20]
 8005e9c:	46ca      	mov	sl, r9
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1bc      	bne.n	8005e1c <_strtod_l+0xa0c>
 8005ea2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005ea6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005ea8:	0d1b      	lsrs	r3, r3, #20
 8005eaa:	051b      	lsls	r3, r3, #20
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d1b5      	bne.n	8005e1c <_strtod_l+0xa0c>
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	4639      	mov	r1, r7
 8005eb4:	f7fa fe12 	bl	8000adc <__aeabi_d2lz>
 8005eb8:	f7fa faea 	bl	8000490 <__aeabi_l2d>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	4639      	mov	r1, r7
 8005ec4:	f7fa f95a 	bl	800017c <__aeabi_dsub>
 8005ec8:	460b      	mov	r3, r1
 8005eca:	4602      	mov	r2, r0
 8005ecc:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8005ed0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ed6:	ea4a 0a08 	orr.w	sl, sl, r8
 8005eda:	ea5a 0a03 	orrs.w	sl, sl, r3
 8005ede:	d06c      	beq.n	8005fba <_strtod_l+0xbaa>
 8005ee0:	a309      	add	r3, pc, #36	; (adr r3, 8005f08 <_strtod_l+0xaf8>)
 8005ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee6:	f7fa fd73 	bl	80009d0 <__aeabi_dcmplt>
 8005eea:	2800      	cmp	r0, #0
 8005eec:	f47f acd8 	bne.w	80058a0 <_strtod_l+0x490>
 8005ef0:	a307      	add	r3, pc, #28	; (adr r3, 8005f10 <_strtod_l+0xb00>)
 8005ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005efa:	f7fa fd87 	bl	8000a0c <__aeabi_dcmpgt>
 8005efe:	2800      	cmp	r0, #0
 8005f00:	d08c      	beq.n	8005e1c <_strtod_l+0xa0c>
 8005f02:	e4cd      	b.n	80058a0 <_strtod_l+0x490>
 8005f04:	f3af 8000 	nop.w
 8005f08:	94a03595 	.word	0x94a03595
 8005f0c:	3fdfffff 	.word	0x3fdfffff
 8005f10:	35afe535 	.word	0x35afe535
 8005f14:	3fe00000 	.word	0x3fe00000
 8005f18:	000fffff 	.word	0x000fffff
 8005f1c:	7ff00000 	.word	0x7ff00000
 8005f20:	7fefffff 	.word	0x7fefffff
 8005f24:	3ff00000 	.word	0x3ff00000
 8005f28:	3fe00000 	.word	0x3fe00000
 8005f2c:	7fe00000 	.word	0x7fe00000
 8005f30:	7c9fffff 	.word	0x7c9fffff
 8005f34:	bff00000 	.word	0xbff00000
 8005f38:	9b05      	ldr	r3, [sp, #20]
 8005f3a:	b333      	cbz	r3, 8005f8a <_strtod_l+0xb7a>
 8005f3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f3e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005f42:	d822      	bhi.n	8005f8a <_strtod_l+0xb7a>
 8005f44:	a328      	add	r3, pc, #160	; (adr r3, 8005fe8 <_strtod_l+0xbd8>)
 8005f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	4639      	mov	r1, r7
 8005f4e:	f7fa fd49 	bl	80009e4 <__aeabi_dcmple>
 8005f52:	b1a0      	cbz	r0, 8005f7e <_strtod_l+0xb6e>
 8005f54:	4639      	mov	r1, r7
 8005f56:	4628      	mov	r0, r5
 8005f58:	f7fa fda0 	bl	8000a9c <__aeabi_d2uiz>
 8005f5c:	2801      	cmp	r0, #1
 8005f5e:	bf38      	it	cc
 8005f60:	2001      	movcc	r0, #1
 8005f62:	f7fa fa49 	bl	80003f8 <__aeabi_ui2d>
 8005f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f68:	4605      	mov	r5, r0
 8005f6a:	460f      	mov	r7, r1
 8005f6c:	bb03      	cbnz	r3, 8005fb0 <_strtod_l+0xba0>
 8005f6e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f72:	9014      	str	r0, [sp, #80]	; 0x50
 8005f74:	9315      	str	r3, [sp, #84]	; 0x54
 8005f76:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005f7a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005f7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005f82:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005f86:	1a9b      	subs	r3, r3, r2
 8005f88:	9311      	str	r3, [sp, #68]	; 0x44
 8005f8a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005f8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005f8e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8005f92:	f002 feed 	bl	8008d70 <__ulp>
 8005f96:	4602      	mov	r2, r0
 8005f98:	460b      	mov	r3, r1
 8005f9a:	4640      	mov	r0, r8
 8005f9c:	4649      	mov	r1, r9
 8005f9e:	f7fa faa5 	bl	80004ec <__aeabi_dmul>
 8005fa2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fa6:	f7fa f8eb 	bl	8000180 <__adddf3>
 8005faa:	4680      	mov	r8, r0
 8005fac:	4689      	mov	r9, r1
 8005fae:	e774      	b.n	8005e9a <_strtod_l+0xa8a>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005fb8:	e7dd      	b.n	8005f76 <_strtod_l+0xb66>
 8005fba:	a30d      	add	r3, pc, #52	; (adr r3, 8005ff0 <_strtod_l+0xbe0>)
 8005fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc0:	f7fa fd06 	bl	80009d0 <__aeabi_dcmplt>
 8005fc4:	e79b      	b.n	8005efe <_strtod_l+0xaee>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	930e      	str	r3, [sp, #56]	; 0x38
 8005fca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005fcc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005fce:	6013      	str	r3, [r2, #0]
 8005fd0:	f7ff ba5b 	b.w	800548a <_strtod_l+0x7a>
 8005fd4:	2a65      	cmp	r2, #101	; 0x65
 8005fd6:	f43f ab52 	beq.w	800567e <_strtod_l+0x26e>
 8005fda:	2a45      	cmp	r2, #69	; 0x45
 8005fdc:	f43f ab4f 	beq.w	800567e <_strtod_l+0x26e>
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	f7ff bb87 	b.w	80056f4 <_strtod_l+0x2e4>
 8005fe6:	bf00      	nop
 8005fe8:	ffc00000 	.word	0xffc00000
 8005fec:	41dfffff 	.word	0x41dfffff
 8005ff0:	94a03595 	.word	0x94a03595
 8005ff4:	3fcfffff 	.word	0x3fcfffff

08005ff8 <strtod>:
 8005ff8:	460a      	mov	r2, r1
 8005ffa:	4601      	mov	r1, r0
 8005ffc:	4802      	ldr	r0, [pc, #8]	; (8006008 <strtod+0x10>)
 8005ffe:	4b03      	ldr	r3, [pc, #12]	; (800600c <strtod+0x14>)
 8006000:	6800      	ldr	r0, [r0, #0]
 8006002:	f7ff ba05 	b.w	8005410 <_strtod_l>
 8006006:	bf00      	nop
 8006008:	200001f8 	.word	0x200001f8
 800600c:	20000040 	.word	0x20000040

08006010 <__cvt>:
 8006010:	2b00      	cmp	r3, #0
 8006012:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006016:	461f      	mov	r7, r3
 8006018:	bfbb      	ittet	lt
 800601a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800601e:	461f      	movlt	r7, r3
 8006020:	2300      	movge	r3, #0
 8006022:	232d      	movlt	r3, #45	; 0x2d
 8006024:	b088      	sub	sp, #32
 8006026:	4614      	mov	r4, r2
 8006028:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800602a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800602c:	7013      	strb	r3, [r2, #0]
 800602e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006030:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006034:	f023 0820 	bic.w	r8, r3, #32
 8006038:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800603c:	d005      	beq.n	800604a <__cvt+0x3a>
 800603e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006042:	d100      	bne.n	8006046 <__cvt+0x36>
 8006044:	3501      	adds	r5, #1
 8006046:	2302      	movs	r3, #2
 8006048:	e000      	b.n	800604c <__cvt+0x3c>
 800604a:	2303      	movs	r3, #3
 800604c:	aa07      	add	r2, sp, #28
 800604e:	9204      	str	r2, [sp, #16]
 8006050:	aa06      	add	r2, sp, #24
 8006052:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006056:	e9cd 3500 	strd	r3, r5, [sp]
 800605a:	4622      	mov	r2, r4
 800605c:	463b      	mov	r3, r7
 800605e:	f001 f8cf 	bl	8007200 <_dtoa_r>
 8006062:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006066:	4606      	mov	r6, r0
 8006068:	d102      	bne.n	8006070 <__cvt+0x60>
 800606a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800606c:	07db      	lsls	r3, r3, #31
 800606e:	d522      	bpl.n	80060b6 <__cvt+0xa6>
 8006070:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006074:	eb06 0905 	add.w	r9, r6, r5
 8006078:	d110      	bne.n	800609c <__cvt+0x8c>
 800607a:	7833      	ldrb	r3, [r6, #0]
 800607c:	2b30      	cmp	r3, #48	; 0x30
 800607e:	d10a      	bne.n	8006096 <__cvt+0x86>
 8006080:	2200      	movs	r2, #0
 8006082:	2300      	movs	r3, #0
 8006084:	4620      	mov	r0, r4
 8006086:	4639      	mov	r1, r7
 8006088:	f7fa fc98 	bl	80009bc <__aeabi_dcmpeq>
 800608c:	b918      	cbnz	r0, 8006096 <__cvt+0x86>
 800608e:	f1c5 0501 	rsb	r5, r5, #1
 8006092:	f8ca 5000 	str.w	r5, [sl]
 8006096:	f8da 3000 	ldr.w	r3, [sl]
 800609a:	4499      	add	r9, r3
 800609c:	2200      	movs	r2, #0
 800609e:	2300      	movs	r3, #0
 80060a0:	4620      	mov	r0, r4
 80060a2:	4639      	mov	r1, r7
 80060a4:	f7fa fc8a 	bl	80009bc <__aeabi_dcmpeq>
 80060a8:	b108      	cbz	r0, 80060ae <__cvt+0x9e>
 80060aa:	f8cd 901c 	str.w	r9, [sp, #28]
 80060ae:	2230      	movs	r2, #48	; 0x30
 80060b0:	9b07      	ldr	r3, [sp, #28]
 80060b2:	454b      	cmp	r3, r9
 80060b4:	d307      	bcc.n	80060c6 <__cvt+0xb6>
 80060b6:	4630      	mov	r0, r6
 80060b8:	9b07      	ldr	r3, [sp, #28]
 80060ba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80060bc:	1b9b      	subs	r3, r3, r6
 80060be:	6013      	str	r3, [r2, #0]
 80060c0:	b008      	add	sp, #32
 80060c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c6:	1c59      	adds	r1, r3, #1
 80060c8:	9107      	str	r1, [sp, #28]
 80060ca:	701a      	strb	r2, [r3, #0]
 80060cc:	e7f0      	b.n	80060b0 <__cvt+0xa0>

080060ce <__exponent>:
 80060ce:	4603      	mov	r3, r0
 80060d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060d2:	2900      	cmp	r1, #0
 80060d4:	f803 2b02 	strb.w	r2, [r3], #2
 80060d8:	bfb6      	itet	lt
 80060da:	222d      	movlt	r2, #45	; 0x2d
 80060dc:	222b      	movge	r2, #43	; 0x2b
 80060de:	4249      	neglt	r1, r1
 80060e0:	2909      	cmp	r1, #9
 80060e2:	7042      	strb	r2, [r0, #1]
 80060e4:	dd2a      	ble.n	800613c <__exponent+0x6e>
 80060e6:	f10d 0207 	add.w	r2, sp, #7
 80060ea:	4617      	mov	r7, r2
 80060ec:	260a      	movs	r6, #10
 80060ee:	fb91 f5f6 	sdiv	r5, r1, r6
 80060f2:	4694      	mov	ip, r2
 80060f4:	fb06 1415 	mls	r4, r6, r5, r1
 80060f8:	3430      	adds	r4, #48	; 0x30
 80060fa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80060fe:	460c      	mov	r4, r1
 8006100:	2c63      	cmp	r4, #99	; 0x63
 8006102:	4629      	mov	r1, r5
 8006104:	f102 32ff 	add.w	r2, r2, #4294967295
 8006108:	dcf1      	bgt.n	80060ee <__exponent+0x20>
 800610a:	3130      	adds	r1, #48	; 0x30
 800610c:	f1ac 0402 	sub.w	r4, ip, #2
 8006110:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006114:	4622      	mov	r2, r4
 8006116:	1c41      	adds	r1, r0, #1
 8006118:	42ba      	cmp	r2, r7
 800611a:	d30a      	bcc.n	8006132 <__exponent+0x64>
 800611c:	f10d 0209 	add.w	r2, sp, #9
 8006120:	eba2 020c 	sub.w	r2, r2, ip
 8006124:	42bc      	cmp	r4, r7
 8006126:	bf88      	it	hi
 8006128:	2200      	movhi	r2, #0
 800612a:	4413      	add	r3, r2
 800612c:	1a18      	subs	r0, r3, r0
 800612e:	b003      	add	sp, #12
 8006130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006132:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006136:	f801 5f01 	strb.w	r5, [r1, #1]!
 800613a:	e7ed      	b.n	8006118 <__exponent+0x4a>
 800613c:	2330      	movs	r3, #48	; 0x30
 800613e:	3130      	adds	r1, #48	; 0x30
 8006140:	7083      	strb	r3, [r0, #2]
 8006142:	70c1      	strb	r1, [r0, #3]
 8006144:	1d03      	adds	r3, r0, #4
 8006146:	e7f1      	b.n	800612c <__exponent+0x5e>

08006148 <_printf_float>:
 8006148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800614c:	b091      	sub	sp, #68	; 0x44
 800614e:	460c      	mov	r4, r1
 8006150:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006154:	4616      	mov	r6, r2
 8006156:	461f      	mov	r7, r3
 8006158:	4605      	mov	r5, r0
 800615a:	f000 ff0d 	bl	8006f78 <_localeconv_r>
 800615e:	6803      	ldr	r3, [r0, #0]
 8006160:	4618      	mov	r0, r3
 8006162:	9309      	str	r3, [sp, #36]	; 0x24
 8006164:	f7f9 fffe 	bl	8000164 <strlen>
 8006168:	2300      	movs	r3, #0
 800616a:	930e      	str	r3, [sp, #56]	; 0x38
 800616c:	f8d8 3000 	ldr.w	r3, [r8]
 8006170:	900a      	str	r0, [sp, #40]	; 0x28
 8006172:	3307      	adds	r3, #7
 8006174:	f023 0307 	bic.w	r3, r3, #7
 8006178:	f103 0208 	add.w	r2, r3, #8
 800617c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006180:	f8d4 b000 	ldr.w	fp, [r4]
 8006184:	f8c8 2000 	str.w	r2, [r8]
 8006188:	e9d3 a800 	ldrd	sl, r8, [r3]
 800618c:	4652      	mov	r2, sl
 800618e:	4643      	mov	r3, r8
 8006190:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006194:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006198:	930b      	str	r3, [sp, #44]	; 0x2c
 800619a:	f04f 32ff 	mov.w	r2, #4294967295
 800619e:	4650      	mov	r0, sl
 80061a0:	4b9c      	ldr	r3, [pc, #624]	; (8006414 <_printf_float+0x2cc>)
 80061a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061a4:	f7fa fc3c 	bl	8000a20 <__aeabi_dcmpun>
 80061a8:	bb70      	cbnz	r0, 8006208 <_printf_float+0xc0>
 80061aa:	f04f 32ff 	mov.w	r2, #4294967295
 80061ae:	4650      	mov	r0, sl
 80061b0:	4b98      	ldr	r3, [pc, #608]	; (8006414 <_printf_float+0x2cc>)
 80061b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061b4:	f7fa fc16 	bl	80009e4 <__aeabi_dcmple>
 80061b8:	bb30      	cbnz	r0, 8006208 <_printf_float+0xc0>
 80061ba:	2200      	movs	r2, #0
 80061bc:	2300      	movs	r3, #0
 80061be:	4650      	mov	r0, sl
 80061c0:	4641      	mov	r1, r8
 80061c2:	f7fa fc05 	bl	80009d0 <__aeabi_dcmplt>
 80061c6:	b110      	cbz	r0, 80061ce <_printf_float+0x86>
 80061c8:	232d      	movs	r3, #45	; 0x2d
 80061ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061ce:	4a92      	ldr	r2, [pc, #584]	; (8006418 <_printf_float+0x2d0>)
 80061d0:	4b92      	ldr	r3, [pc, #584]	; (800641c <_printf_float+0x2d4>)
 80061d2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80061d6:	bf94      	ite	ls
 80061d8:	4690      	movls	r8, r2
 80061da:	4698      	movhi	r8, r3
 80061dc:	2303      	movs	r3, #3
 80061de:	f04f 0a00 	mov.w	sl, #0
 80061e2:	6123      	str	r3, [r4, #16]
 80061e4:	f02b 0304 	bic.w	r3, fp, #4
 80061e8:	6023      	str	r3, [r4, #0]
 80061ea:	4633      	mov	r3, r6
 80061ec:	4621      	mov	r1, r4
 80061ee:	4628      	mov	r0, r5
 80061f0:	9700      	str	r7, [sp, #0]
 80061f2:	aa0f      	add	r2, sp, #60	; 0x3c
 80061f4:	f000 f9d6 	bl	80065a4 <_printf_common>
 80061f8:	3001      	adds	r0, #1
 80061fa:	f040 8090 	bne.w	800631e <_printf_float+0x1d6>
 80061fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006202:	b011      	add	sp, #68	; 0x44
 8006204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006208:	4652      	mov	r2, sl
 800620a:	4643      	mov	r3, r8
 800620c:	4650      	mov	r0, sl
 800620e:	4641      	mov	r1, r8
 8006210:	f7fa fc06 	bl	8000a20 <__aeabi_dcmpun>
 8006214:	b148      	cbz	r0, 800622a <_printf_float+0xe2>
 8006216:	f1b8 0f00 	cmp.w	r8, #0
 800621a:	bfb8      	it	lt
 800621c:	232d      	movlt	r3, #45	; 0x2d
 800621e:	4a80      	ldr	r2, [pc, #512]	; (8006420 <_printf_float+0x2d8>)
 8006220:	bfb8      	it	lt
 8006222:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006226:	4b7f      	ldr	r3, [pc, #508]	; (8006424 <_printf_float+0x2dc>)
 8006228:	e7d3      	b.n	80061d2 <_printf_float+0x8a>
 800622a:	6863      	ldr	r3, [r4, #4]
 800622c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006230:	1c5a      	adds	r2, r3, #1
 8006232:	d142      	bne.n	80062ba <_printf_float+0x172>
 8006234:	2306      	movs	r3, #6
 8006236:	6063      	str	r3, [r4, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	9206      	str	r2, [sp, #24]
 800623c:	aa0e      	add	r2, sp, #56	; 0x38
 800623e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006242:	aa0d      	add	r2, sp, #52	; 0x34
 8006244:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006248:	9203      	str	r2, [sp, #12]
 800624a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800624e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006252:	6023      	str	r3, [r4, #0]
 8006254:	6863      	ldr	r3, [r4, #4]
 8006256:	4652      	mov	r2, sl
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	4628      	mov	r0, r5
 800625c:	4643      	mov	r3, r8
 800625e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006260:	f7ff fed6 	bl	8006010 <__cvt>
 8006264:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006266:	4680      	mov	r8, r0
 8006268:	2947      	cmp	r1, #71	; 0x47
 800626a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800626c:	d108      	bne.n	8006280 <_printf_float+0x138>
 800626e:	1cc8      	adds	r0, r1, #3
 8006270:	db02      	blt.n	8006278 <_printf_float+0x130>
 8006272:	6863      	ldr	r3, [r4, #4]
 8006274:	4299      	cmp	r1, r3
 8006276:	dd40      	ble.n	80062fa <_printf_float+0x1b2>
 8006278:	f1a9 0902 	sub.w	r9, r9, #2
 800627c:	fa5f f989 	uxtb.w	r9, r9
 8006280:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006284:	d81f      	bhi.n	80062c6 <_printf_float+0x17e>
 8006286:	464a      	mov	r2, r9
 8006288:	3901      	subs	r1, #1
 800628a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800628e:	910d      	str	r1, [sp, #52]	; 0x34
 8006290:	f7ff ff1d 	bl	80060ce <__exponent>
 8006294:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006296:	4682      	mov	sl, r0
 8006298:	1813      	adds	r3, r2, r0
 800629a:	2a01      	cmp	r2, #1
 800629c:	6123      	str	r3, [r4, #16]
 800629e:	dc02      	bgt.n	80062a6 <_printf_float+0x15e>
 80062a0:	6822      	ldr	r2, [r4, #0]
 80062a2:	07d2      	lsls	r2, r2, #31
 80062a4:	d501      	bpl.n	80062aa <_printf_float+0x162>
 80062a6:	3301      	adds	r3, #1
 80062a8:	6123      	str	r3, [r4, #16]
 80062aa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d09b      	beq.n	80061ea <_printf_float+0xa2>
 80062b2:	232d      	movs	r3, #45	; 0x2d
 80062b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062b8:	e797      	b.n	80061ea <_printf_float+0xa2>
 80062ba:	2947      	cmp	r1, #71	; 0x47
 80062bc:	d1bc      	bne.n	8006238 <_printf_float+0xf0>
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d1ba      	bne.n	8006238 <_printf_float+0xf0>
 80062c2:	2301      	movs	r3, #1
 80062c4:	e7b7      	b.n	8006236 <_printf_float+0xee>
 80062c6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80062ca:	d118      	bne.n	80062fe <_printf_float+0x1b6>
 80062cc:	2900      	cmp	r1, #0
 80062ce:	6863      	ldr	r3, [r4, #4]
 80062d0:	dd0b      	ble.n	80062ea <_printf_float+0x1a2>
 80062d2:	6121      	str	r1, [r4, #16]
 80062d4:	b913      	cbnz	r3, 80062dc <_printf_float+0x194>
 80062d6:	6822      	ldr	r2, [r4, #0]
 80062d8:	07d0      	lsls	r0, r2, #31
 80062da:	d502      	bpl.n	80062e2 <_printf_float+0x19a>
 80062dc:	3301      	adds	r3, #1
 80062de:	440b      	add	r3, r1
 80062e0:	6123      	str	r3, [r4, #16]
 80062e2:	f04f 0a00 	mov.w	sl, #0
 80062e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80062e8:	e7df      	b.n	80062aa <_printf_float+0x162>
 80062ea:	b913      	cbnz	r3, 80062f2 <_printf_float+0x1aa>
 80062ec:	6822      	ldr	r2, [r4, #0]
 80062ee:	07d2      	lsls	r2, r2, #31
 80062f0:	d501      	bpl.n	80062f6 <_printf_float+0x1ae>
 80062f2:	3302      	adds	r3, #2
 80062f4:	e7f4      	b.n	80062e0 <_printf_float+0x198>
 80062f6:	2301      	movs	r3, #1
 80062f8:	e7f2      	b.n	80062e0 <_printf_float+0x198>
 80062fa:	f04f 0967 	mov.w	r9, #103	; 0x67
 80062fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006300:	4299      	cmp	r1, r3
 8006302:	db05      	blt.n	8006310 <_printf_float+0x1c8>
 8006304:	6823      	ldr	r3, [r4, #0]
 8006306:	6121      	str	r1, [r4, #16]
 8006308:	07d8      	lsls	r0, r3, #31
 800630a:	d5ea      	bpl.n	80062e2 <_printf_float+0x19a>
 800630c:	1c4b      	adds	r3, r1, #1
 800630e:	e7e7      	b.n	80062e0 <_printf_float+0x198>
 8006310:	2900      	cmp	r1, #0
 8006312:	bfcc      	ite	gt
 8006314:	2201      	movgt	r2, #1
 8006316:	f1c1 0202 	rsble	r2, r1, #2
 800631a:	4413      	add	r3, r2
 800631c:	e7e0      	b.n	80062e0 <_printf_float+0x198>
 800631e:	6823      	ldr	r3, [r4, #0]
 8006320:	055a      	lsls	r2, r3, #21
 8006322:	d407      	bmi.n	8006334 <_printf_float+0x1ec>
 8006324:	6923      	ldr	r3, [r4, #16]
 8006326:	4642      	mov	r2, r8
 8006328:	4631      	mov	r1, r6
 800632a:	4628      	mov	r0, r5
 800632c:	47b8      	blx	r7
 800632e:	3001      	adds	r0, #1
 8006330:	d12b      	bne.n	800638a <_printf_float+0x242>
 8006332:	e764      	b.n	80061fe <_printf_float+0xb6>
 8006334:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006338:	f240 80dd 	bls.w	80064f6 <_printf_float+0x3ae>
 800633c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006340:	2200      	movs	r2, #0
 8006342:	2300      	movs	r3, #0
 8006344:	f7fa fb3a 	bl	80009bc <__aeabi_dcmpeq>
 8006348:	2800      	cmp	r0, #0
 800634a:	d033      	beq.n	80063b4 <_printf_float+0x26c>
 800634c:	2301      	movs	r3, #1
 800634e:	4631      	mov	r1, r6
 8006350:	4628      	mov	r0, r5
 8006352:	4a35      	ldr	r2, [pc, #212]	; (8006428 <_printf_float+0x2e0>)
 8006354:	47b8      	blx	r7
 8006356:	3001      	adds	r0, #1
 8006358:	f43f af51 	beq.w	80061fe <_printf_float+0xb6>
 800635c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006360:	429a      	cmp	r2, r3
 8006362:	db02      	blt.n	800636a <_printf_float+0x222>
 8006364:	6823      	ldr	r3, [r4, #0]
 8006366:	07d8      	lsls	r0, r3, #31
 8006368:	d50f      	bpl.n	800638a <_printf_float+0x242>
 800636a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800636e:	4631      	mov	r1, r6
 8006370:	4628      	mov	r0, r5
 8006372:	47b8      	blx	r7
 8006374:	3001      	adds	r0, #1
 8006376:	f43f af42 	beq.w	80061fe <_printf_float+0xb6>
 800637a:	f04f 0800 	mov.w	r8, #0
 800637e:	f104 091a 	add.w	r9, r4, #26
 8006382:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006384:	3b01      	subs	r3, #1
 8006386:	4543      	cmp	r3, r8
 8006388:	dc09      	bgt.n	800639e <_printf_float+0x256>
 800638a:	6823      	ldr	r3, [r4, #0]
 800638c:	079b      	lsls	r3, r3, #30
 800638e:	f100 8104 	bmi.w	800659a <_printf_float+0x452>
 8006392:	68e0      	ldr	r0, [r4, #12]
 8006394:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006396:	4298      	cmp	r0, r3
 8006398:	bfb8      	it	lt
 800639a:	4618      	movlt	r0, r3
 800639c:	e731      	b.n	8006202 <_printf_float+0xba>
 800639e:	2301      	movs	r3, #1
 80063a0:	464a      	mov	r2, r9
 80063a2:	4631      	mov	r1, r6
 80063a4:	4628      	mov	r0, r5
 80063a6:	47b8      	blx	r7
 80063a8:	3001      	adds	r0, #1
 80063aa:	f43f af28 	beq.w	80061fe <_printf_float+0xb6>
 80063ae:	f108 0801 	add.w	r8, r8, #1
 80063b2:	e7e6      	b.n	8006382 <_printf_float+0x23a>
 80063b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	dc38      	bgt.n	800642c <_printf_float+0x2e4>
 80063ba:	2301      	movs	r3, #1
 80063bc:	4631      	mov	r1, r6
 80063be:	4628      	mov	r0, r5
 80063c0:	4a19      	ldr	r2, [pc, #100]	; (8006428 <_printf_float+0x2e0>)
 80063c2:	47b8      	blx	r7
 80063c4:	3001      	adds	r0, #1
 80063c6:	f43f af1a 	beq.w	80061fe <_printf_float+0xb6>
 80063ca:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80063ce:	4313      	orrs	r3, r2
 80063d0:	d102      	bne.n	80063d8 <_printf_float+0x290>
 80063d2:	6823      	ldr	r3, [r4, #0]
 80063d4:	07d9      	lsls	r1, r3, #31
 80063d6:	d5d8      	bpl.n	800638a <_printf_float+0x242>
 80063d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063dc:	4631      	mov	r1, r6
 80063de:	4628      	mov	r0, r5
 80063e0:	47b8      	blx	r7
 80063e2:	3001      	adds	r0, #1
 80063e4:	f43f af0b 	beq.w	80061fe <_printf_float+0xb6>
 80063e8:	f04f 0900 	mov.w	r9, #0
 80063ec:	f104 0a1a 	add.w	sl, r4, #26
 80063f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063f2:	425b      	negs	r3, r3
 80063f4:	454b      	cmp	r3, r9
 80063f6:	dc01      	bgt.n	80063fc <_printf_float+0x2b4>
 80063f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063fa:	e794      	b.n	8006326 <_printf_float+0x1de>
 80063fc:	2301      	movs	r3, #1
 80063fe:	4652      	mov	r2, sl
 8006400:	4631      	mov	r1, r6
 8006402:	4628      	mov	r0, r5
 8006404:	47b8      	blx	r7
 8006406:	3001      	adds	r0, #1
 8006408:	f43f aef9 	beq.w	80061fe <_printf_float+0xb6>
 800640c:	f109 0901 	add.w	r9, r9, #1
 8006410:	e7ee      	b.n	80063f0 <_printf_float+0x2a8>
 8006412:	bf00      	nop
 8006414:	7fefffff 	.word	0x7fefffff
 8006418:	08009851 	.word	0x08009851
 800641c:	08009855 	.word	0x08009855
 8006420:	08009859 	.word	0x08009859
 8006424:	0800985d 	.word	0x0800985d
 8006428:	08009861 	.word	0x08009861
 800642c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800642e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006430:	429a      	cmp	r2, r3
 8006432:	bfa8      	it	ge
 8006434:	461a      	movge	r2, r3
 8006436:	2a00      	cmp	r2, #0
 8006438:	4691      	mov	r9, r2
 800643a:	dc37      	bgt.n	80064ac <_printf_float+0x364>
 800643c:	f04f 0b00 	mov.w	fp, #0
 8006440:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006444:	f104 021a 	add.w	r2, r4, #26
 8006448:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800644c:	ebaa 0309 	sub.w	r3, sl, r9
 8006450:	455b      	cmp	r3, fp
 8006452:	dc33      	bgt.n	80064bc <_printf_float+0x374>
 8006454:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006458:	429a      	cmp	r2, r3
 800645a:	db3b      	blt.n	80064d4 <_printf_float+0x38c>
 800645c:	6823      	ldr	r3, [r4, #0]
 800645e:	07da      	lsls	r2, r3, #31
 8006460:	d438      	bmi.n	80064d4 <_printf_float+0x38c>
 8006462:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006466:	eba2 0903 	sub.w	r9, r2, r3
 800646a:	eba2 020a 	sub.w	r2, r2, sl
 800646e:	4591      	cmp	r9, r2
 8006470:	bfa8      	it	ge
 8006472:	4691      	movge	r9, r2
 8006474:	f1b9 0f00 	cmp.w	r9, #0
 8006478:	dc34      	bgt.n	80064e4 <_printf_float+0x39c>
 800647a:	f04f 0800 	mov.w	r8, #0
 800647e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006482:	f104 0a1a 	add.w	sl, r4, #26
 8006486:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800648a:	1a9b      	subs	r3, r3, r2
 800648c:	eba3 0309 	sub.w	r3, r3, r9
 8006490:	4543      	cmp	r3, r8
 8006492:	f77f af7a 	ble.w	800638a <_printf_float+0x242>
 8006496:	2301      	movs	r3, #1
 8006498:	4652      	mov	r2, sl
 800649a:	4631      	mov	r1, r6
 800649c:	4628      	mov	r0, r5
 800649e:	47b8      	blx	r7
 80064a0:	3001      	adds	r0, #1
 80064a2:	f43f aeac 	beq.w	80061fe <_printf_float+0xb6>
 80064a6:	f108 0801 	add.w	r8, r8, #1
 80064aa:	e7ec      	b.n	8006486 <_printf_float+0x33e>
 80064ac:	4613      	mov	r3, r2
 80064ae:	4631      	mov	r1, r6
 80064b0:	4642      	mov	r2, r8
 80064b2:	4628      	mov	r0, r5
 80064b4:	47b8      	blx	r7
 80064b6:	3001      	adds	r0, #1
 80064b8:	d1c0      	bne.n	800643c <_printf_float+0x2f4>
 80064ba:	e6a0      	b.n	80061fe <_printf_float+0xb6>
 80064bc:	2301      	movs	r3, #1
 80064be:	4631      	mov	r1, r6
 80064c0:	4628      	mov	r0, r5
 80064c2:	920b      	str	r2, [sp, #44]	; 0x2c
 80064c4:	47b8      	blx	r7
 80064c6:	3001      	adds	r0, #1
 80064c8:	f43f ae99 	beq.w	80061fe <_printf_float+0xb6>
 80064cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80064ce:	f10b 0b01 	add.w	fp, fp, #1
 80064d2:	e7b9      	b.n	8006448 <_printf_float+0x300>
 80064d4:	4631      	mov	r1, r6
 80064d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064da:	4628      	mov	r0, r5
 80064dc:	47b8      	blx	r7
 80064de:	3001      	adds	r0, #1
 80064e0:	d1bf      	bne.n	8006462 <_printf_float+0x31a>
 80064e2:	e68c      	b.n	80061fe <_printf_float+0xb6>
 80064e4:	464b      	mov	r3, r9
 80064e6:	4631      	mov	r1, r6
 80064e8:	4628      	mov	r0, r5
 80064ea:	eb08 020a 	add.w	r2, r8, sl
 80064ee:	47b8      	blx	r7
 80064f0:	3001      	adds	r0, #1
 80064f2:	d1c2      	bne.n	800647a <_printf_float+0x332>
 80064f4:	e683      	b.n	80061fe <_printf_float+0xb6>
 80064f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064f8:	2a01      	cmp	r2, #1
 80064fa:	dc01      	bgt.n	8006500 <_printf_float+0x3b8>
 80064fc:	07db      	lsls	r3, r3, #31
 80064fe:	d539      	bpl.n	8006574 <_printf_float+0x42c>
 8006500:	2301      	movs	r3, #1
 8006502:	4642      	mov	r2, r8
 8006504:	4631      	mov	r1, r6
 8006506:	4628      	mov	r0, r5
 8006508:	47b8      	blx	r7
 800650a:	3001      	adds	r0, #1
 800650c:	f43f ae77 	beq.w	80061fe <_printf_float+0xb6>
 8006510:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006514:	4631      	mov	r1, r6
 8006516:	4628      	mov	r0, r5
 8006518:	47b8      	blx	r7
 800651a:	3001      	adds	r0, #1
 800651c:	f43f ae6f 	beq.w	80061fe <_printf_float+0xb6>
 8006520:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006524:	2200      	movs	r2, #0
 8006526:	2300      	movs	r3, #0
 8006528:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800652c:	f7fa fa46 	bl	80009bc <__aeabi_dcmpeq>
 8006530:	b9d8      	cbnz	r0, 800656a <_printf_float+0x422>
 8006532:	f109 33ff 	add.w	r3, r9, #4294967295
 8006536:	f108 0201 	add.w	r2, r8, #1
 800653a:	4631      	mov	r1, r6
 800653c:	4628      	mov	r0, r5
 800653e:	47b8      	blx	r7
 8006540:	3001      	adds	r0, #1
 8006542:	d10e      	bne.n	8006562 <_printf_float+0x41a>
 8006544:	e65b      	b.n	80061fe <_printf_float+0xb6>
 8006546:	2301      	movs	r3, #1
 8006548:	464a      	mov	r2, r9
 800654a:	4631      	mov	r1, r6
 800654c:	4628      	mov	r0, r5
 800654e:	47b8      	blx	r7
 8006550:	3001      	adds	r0, #1
 8006552:	f43f ae54 	beq.w	80061fe <_printf_float+0xb6>
 8006556:	f108 0801 	add.w	r8, r8, #1
 800655a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800655c:	3b01      	subs	r3, #1
 800655e:	4543      	cmp	r3, r8
 8006560:	dcf1      	bgt.n	8006546 <_printf_float+0x3fe>
 8006562:	4653      	mov	r3, sl
 8006564:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006568:	e6de      	b.n	8006328 <_printf_float+0x1e0>
 800656a:	f04f 0800 	mov.w	r8, #0
 800656e:	f104 091a 	add.w	r9, r4, #26
 8006572:	e7f2      	b.n	800655a <_printf_float+0x412>
 8006574:	2301      	movs	r3, #1
 8006576:	4642      	mov	r2, r8
 8006578:	e7df      	b.n	800653a <_printf_float+0x3f2>
 800657a:	2301      	movs	r3, #1
 800657c:	464a      	mov	r2, r9
 800657e:	4631      	mov	r1, r6
 8006580:	4628      	mov	r0, r5
 8006582:	47b8      	blx	r7
 8006584:	3001      	adds	r0, #1
 8006586:	f43f ae3a 	beq.w	80061fe <_printf_float+0xb6>
 800658a:	f108 0801 	add.w	r8, r8, #1
 800658e:	68e3      	ldr	r3, [r4, #12]
 8006590:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006592:	1a5b      	subs	r3, r3, r1
 8006594:	4543      	cmp	r3, r8
 8006596:	dcf0      	bgt.n	800657a <_printf_float+0x432>
 8006598:	e6fb      	b.n	8006392 <_printf_float+0x24a>
 800659a:	f04f 0800 	mov.w	r8, #0
 800659e:	f104 0919 	add.w	r9, r4, #25
 80065a2:	e7f4      	b.n	800658e <_printf_float+0x446>

080065a4 <_printf_common>:
 80065a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065a8:	4616      	mov	r6, r2
 80065aa:	4699      	mov	r9, r3
 80065ac:	688a      	ldr	r2, [r1, #8]
 80065ae:	690b      	ldr	r3, [r1, #16]
 80065b0:	4607      	mov	r7, r0
 80065b2:	4293      	cmp	r3, r2
 80065b4:	bfb8      	it	lt
 80065b6:	4613      	movlt	r3, r2
 80065b8:	6033      	str	r3, [r6, #0]
 80065ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80065be:	460c      	mov	r4, r1
 80065c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065c4:	b10a      	cbz	r2, 80065ca <_printf_common+0x26>
 80065c6:	3301      	adds	r3, #1
 80065c8:	6033      	str	r3, [r6, #0]
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	0699      	lsls	r1, r3, #26
 80065ce:	bf42      	ittt	mi
 80065d0:	6833      	ldrmi	r3, [r6, #0]
 80065d2:	3302      	addmi	r3, #2
 80065d4:	6033      	strmi	r3, [r6, #0]
 80065d6:	6825      	ldr	r5, [r4, #0]
 80065d8:	f015 0506 	ands.w	r5, r5, #6
 80065dc:	d106      	bne.n	80065ec <_printf_common+0x48>
 80065de:	f104 0a19 	add.w	sl, r4, #25
 80065e2:	68e3      	ldr	r3, [r4, #12]
 80065e4:	6832      	ldr	r2, [r6, #0]
 80065e6:	1a9b      	subs	r3, r3, r2
 80065e8:	42ab      	cmp	r3, r5
 80065ea:	dc2b      	bgt.n	8006644 <_printf_common+0xa0>
 80065ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065f0:	1e13      	subs	r3, r2, #0
 80065f2:	6822      	ldr	r2, [r4, #0]
 80065f4:	bf18      	it	ne
 80065f6:	2301      	movne	r3, #1
 80065f8:	0692      	lsls	r2, r2, #26
 80065fa:	d430      	bmi.n	800665e <_printf_common+0xba>
 80065fc:	4649      	mov	r1, r9
 80065fe:	4638      	mov	r0, r7
 8006600:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006604:	47c0      	blx	r8
 8006606:	3001      	adds	r0, #1
 8006608:	d023      	beq.n	8006652 <_printf_common+0xae>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	6922      	ldr	r2, [r4, #16]
 800660e:	f003 0306 	and.w	r3, r3, #6
 8006612:	2b04      	cmp	r3, #4
 8006614:	bf14      	ite	ne
 8006616:	2500      	movne	r5, #0
 8006618:	6833      	ldreq	r3, [r6, #0]
 800661a:	f04f 0600 	mov.w	r6, #0
 800661e:	bf08      	it	eq
 8006620:	68e5      	ldreq	r5, [r4, #12]
 8006622:	f104 041a 	add.w	r4, r4, #26
 8006626:	bf08      	it	eq
 8006628:	1aed      	subeq	r5, r5, r3
 800662a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800662e:	bf08      	it	eq
 8006630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006634:	4293      	cmp	r3, r2
 8006636:	bfc4      	itt	gt
 8006638:	1a9b      	subgt	r3, r3, r2
 800663a:	18ed      	addgt	r5, r5, r3
 800663c:	42b5      	cmp	r5, r6
 800663e:	d11a      	bne.n	8006676 <_printf_common+0xd2>
 8006640:	2000      	movs	r0, #0
 8006642:	e008      	b.n	8006656 <_printf_common+0xb2>
 8006644:	2301      	movs	r3, #1
 8006646:	4652      	mov	r2, sl
 8006648:	4649      	mov	r1, r9
 800664a:	4638      	mov	r0, r7
 800664c:	47c0      	blx	r8
 800664e:	3001      	adds	r0, #1
 8006650:	d103      	bne.n	800665a <_printf_common+0xb6>
 8006652:	f04f 30ff 	mov.w	r0, #4294967295
 8006656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800665a:	3501      	adds	r5, #1
 800665c:	e7c1      	b.n	80065e2 <_printf_common+0x3e>
 800665e:	2030      	movs	r0, #48	; 0x30
 8006660:	18e1      	adds	r1, r4, r3
 8006662:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006666:	1c5a      	adds	r2, r3, #1
 8006668:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800666c:	4422      	add	r2, r4
 800666e:	3302      	adds	r3, #2
 8006670:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006674:	e7c2      	b.n	80065fc <_printf_common+0x58>
 8006676:	2301      	movs	r3, #1
 8006678:	4622      	mov	r2, r4
 800667a:	4649      	mov	r1, r9
 800667c:	4638      	mov	r0, r7
 800667e:	47c0      	blx	r8
 8006680:	3001      	adds	r0, #1
 8006682:	d0e6      	beq.n	8006652 <_printf_common+0xae>
 8006684:	3601      	adds	r6, #1
 8006686:	e7d9      	b.n	800663c <_printf_common+0x98>

08006688 <_printf_i>:
 8006688:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800668c:	7e0f      	ldrb	r7, [r1, #24]
 800668e:	4691      	mov	r9, r2
 8006690:	2f78      	cmp	r7, #120	; 0x78
 8006692:	4680      	mov	r8, r0
 8006694:	460c      	mov	r4, r1
 8006696:	469a      	mov	sl, r3
 8006698:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800669a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800669e:	d807      	bhi.n	80066b0 <_printf_i+0x28>
 80066a0:	2f62      	cmp	r7, #98	; 0x62
 80066a2:	d80a      	bhi.n	80066ba <_printf_i+0x32>
 80066a4:	2f00      	cmp	r7, #0
 80066a6:	f000 80d5 	beq.w	8006854 <_printf_i+0x1cc>
 80066aa:	2f58      	cmp	r7, #88	; 0x58
 80066ac:	f000 80c1 	beq.w	8006832 <_printf_i+0x1aa>
 80066b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80066b8:	e03a      	b.n	8006730 <_printf_i+0xa8>
 80066ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80066be:	2b15      	cmp	r3, #21
 80066c0:	d8f6      	bhi.n	80066b0 <_printf_i+0x28>
 80066c2:	a101      	add	r1, pc, #4	; (adr r1, 80066c8 <_printf_i+0x40>)
 80066c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066c8:	08006721 	.word	0x08006721
 80066cc:	08006735 	.word	0x08006735
 80066d0:	080066b1 	.word	0x080066b1
 80066d4:	080066b1 	.word	0x080066b1
 80066d8:	080066b1 	.word	0x080066b1
 80066dc:	080066b1 	.word	0x080066b1
 80066e0:	08006735 	.word	0x08006735
 80066e4:	080066b1 	.word	0x080066b1
 80066e8:	080066b1 	.word	0x080066b1
 80066ec:	080066b1 	.word	0x080066b1
 80066f0:	080066b1 	.word	0x080066b1
 80066f4:	0800683b 	.word	0x0800683b
 80066f8:	08006761 	.word	0x08006761
 80066fc:	080067f5 	.word	0x080067f5
 8006700:	080066b1 	.word	0x080066b1
 8006704:	080066b1 	.word	0x080066b1
 8006708:	0800685d 	.word	0x0800685d
 800670c:	080066b1 	.word	0x080066b1
 8006710:	08006761 	.word	0x08006761
 8006714:	080066b1 	.word	0x080066b1
 8006718:	080066b1 	.word	0x080066b1
 800671c:	080067fd 	.word	0x080067fd
 8006720:	682b      	ldr	r3, [r5, #0]
 8006722:	1d1a      	adds	r2, r3, #4
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	602a      	str	r2, [r5, #0]
 8006728:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800672c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006730:	2301      	movs	r3, #1
 8006732:	e0a0      	b.n	8006876 <_printf_i+0x1ee>
 8006734:	6820      	ldr	r0, [r4, #0]
 8006736:	682b      	ldr	r3, [r5, #0]
 8006738:	0607      	lsls	r7, r0, #24
 800673a:	f103 0104 	add.w	r1, r3, #4
 800673e:	6029      	str	r1, [r5, #0]
 8006740:	d501      	bpl.n	8006746 <_printf_i+0xbe>
 8006742:	681e      	ldr	r6, [r3, #0]
 8006744:	e003      	b.n	800674e <_printf_i+0xc6>
 8006746:	0646      	lsls	r6, r0, #25
 8006748:	d5fb      	bpl.n	8006742 <_printf_i+0xba>
 800674a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800674e:	2e00      	cmp	r6, #0
 8006750:	da03      	bge.n	800675a <_printf_i+0xd2>
 8006752:	232d      	movs	r3, #45	; 0x2d
 8006754:	4276      	negs	r6, r6
 8006756:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800675a:	230a      	movs	r3, #10
 800675c:	4859      	ldr	r0, [pc, #356]	; (80068c4 <_printf_i+0x23c>)
 800675e:	e012      	b.n	8006786 <_printf_i+0xfe>
 8006760:	682b      	ldr	r3, [r5, #0]
 8006762:	6820      	ldr	r0, [r4, #0]
 8006764:	1d19      	adds	r1, r3, #4
 8006766:	6029      	str	r1, [r5, #0]
 8006768:	0605      	lsls	r5, r0, #24
 800676a:	d501      	bpl.n	8006770 <_printf_i+0xe8>
 800676c:	681e      	ldr	r6, [r3, #0]
 800676e:	e002      	b.n	8006776 <_printf_i+0xee>
 8006770:	0641      	lsls	r1, r0, #25
 8006772:	d5fb      	bpl.n	800676c <_printf_i+0xe4>
 8006774:	881e      	ldrh	r6, [r3, #0]
 8006776:	2f6f      	cmp	r7, #111	; 0x6f
 8006778:	bf0c      	ite	eq
 800677a:	2308      	moveq	r3, #8
 800677c:	230a      	movne	r3, #10
 800677e:	4851      	ldr	r0, [pc, #324]	; (80068c4 <_printf_i+0x23c>)
 8006780:	2100      	movs	r1, #0
 8006782:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006786:	6865      	ldr	r5, [r4, #4]
 8006788:	2d00      	cmp	r5, #0
 800678a:	bfa8      	it	ge
 800678c:	6821      	ldrge	r1, [r4, #0]
 800678e:	60a5      	str	r5, [r4, #8]
 8006790:	bfa4      	itt	ge
 8006792:	f021 0104 	bicge.w	r1, r1, #4
 8006796:	6021      	strge	r1, [r4, #0]
 8006798:	b90e      	cbnz	r6, 800679e <_printf_i+0x116>
 800679a:	2d00      	cmp	r5, #0
 800679c:	d04b      	beq.n	8006836 <_printf_i+0x1ae>
 800679e:	4615      	mov	r5, r2
 80067a0:	fbb6 f1f3 	udiv	r1, r6, r3
 80067a4:	fb03 6711 	mls	r7, r3, r1, r6
 80067a8:	5dc7      	ldrb	r7, [r0, r7]
 80067aa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80067ae:	4637      	mov	r7, r6
 80067b0:	42bb      	cmp	r3, r7
 80067b2:	460e      	mov	r6, r1
 80067b4:	d9f4      	bls.n	80067a0 <_printf_i+0x118>
 80067b6:	2b08      	cmp	r3, #8
 80067b8:	d10b      	bne.n	80067d2 <_printf_i+0x14a>
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	07de      	lsls	r6, r3, #31
 80067be:	d508      	bpl.n	80067d2 <_printf_i+0x14a>
 80067c0:	6923      	ldr	r3, [r4, #16]
 80067c2:	6861      	ldr	r1, [r4, #4]
 80067c4:	4299      	cmp	r1, r3
 80067c6:	bfde      	ittt	le
 80067c8:	2330      	movle	r3, #48	; 0x30
 80067ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80067ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80067d2:	1b52      	subs	r2, r2, r5
 80067d4:	6122      	str	r2, [r4, #16]
 80067d6:	464b      	mov	r3, r9
 80067d8:	4621      	mov	r1, r4
 80067da:	4640      	mov	r0, r8
 80067dc:	f8cd a000 	str.w	sl, [sp]
 80067e0:	aa03      	add	r2, sp, #12
 80067e2:	f7ff fedf 	bl	80065a4 <_printf_common>
 80067e6:	3001      	adds	r0, #1
 80067e8:	d14a      	bne.n	8006880 <_printf_i+0x1f8>
 80067ea:	f04f 30ff 	mov.w	r0, #4294967295
 80067ee:	b004      	add	sp, #16
 80067f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067f4:	6823      	ldr	r3, [r4, #0]
 80067f6:	f043 0320 	orr.w	r3, r3, #32
 80067fa:	6023      	str	r3, [r4, #0]
 80067fc:	2778      	movs	r7, #120	; 0x78
 80067fe:	4832      	ldr	r0, [pc, #200]	; (80068c8 <_printf_i+0x240>)
 8006800:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006804:	6823      	ldr	r3, [r4, #0]
 8006806:	6829      	ldr	r1, [r5, #0]
 8006808:	061f      	lsls	r7, r3, #24
 800680a:	f851 6b04 	ldr.w	r6, [r1], #4
 800680e:	d402      	bmi.n	8006816 <_printf_i+0x18e>
 8006810:	065f      	lsls	r7, r3, #25
 8006812:	bf48      	it	mi
 8006814:	b2b6      	uxthmi	r6, r6
 8006816:	07df      	lsls	r7, r3, #31
 8006818:	bf48      	it	mi
 800681a:	f043 0320 	orrmi.w	r3, r3, #32
 800681e:	6029      	str	r1, [r5, #0]
 8006820:	bf48      	it	mi
 8006822:	6023      	strmi	r3, [r4, #0]
 8006824:	b91e      	cbnz	r6, 800682e <_printf_i+0x1a6>
 8006826:	6823      	ldr	r3, [r4, #0]
 8006828:	f023 0320 	bic.w	r3, r3, #32
 800682c:	6023      	str	r3, [r4, #0]
 800682e:	2310      	movs	r3, #16
 8006830:	e7a6      	b.n	8006780 <_printf_i+0xf8>
 8006832:	4824      	ldr	r0, [pc, #144]	; (80068c4 <_printf_i+0x23c>)
 8006834:	e7e4      	b.n	8006800 <_printf_i+0x178>
 8006836:	4615      	mov	r5, r2
 8006838:	e7bd      	b.n	80067b6 <_printf_i+0x12e>
 800683a:	682b      	ldr	r3, [r5, #0]
 800683c:	6826      	ldr	r6, [r4, #0]
 800683e:	1d18      	adds	r0, r3, #4
 8006840:	6961      	ldr	r1, [r4, #20]
 8006842:	6028      	str	r0, [r5, #0]
 8006844:	0635      	lsls	r5, r6, #24
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	d501      	bpl.n	800684e <_printf_i+0x1c6>
 800684a:	6019      	str	r1, [r3, #0]
 800684c:	e002      	b.n	8006854 <_printf_i+0x1cc>
 800684e:	0670      	lsls	r0, r6, #25
 8006850:	d5fb      	bpl.n	800684a <_printf_i+0x1c2>
 8006852:	8019      	strh	r1, [r3, #0]
 8006854:	2300      	movs	r3, #0
 8006856:	4615      	mov	r5, r2
 8006858:	6123      	str	r3, [r4, #16]
 800685a:	e7bc      	b.n	80067d6 <_printf_i+0x14e>
 800685c:	682b      	ldr	r3, [r5, #0]
 800685e:	2100      	movs	r1, #0
 8006860:	1d1a      	adds	r2, r3, #4
 8006862:	602a      	str	r2, [r5, #0]
 8006864:	681d      	ldr	r5, [r3, #0]
 8006866:	6862      	ldr	r2, [r4, #4]
 8006868:	4628      	mov	r0, r5
 800686a:	f000 fbfc 	bl	8007066 <memchr>
 800686e:	b108      	cbz	r0, 8006874 <_printf_i+0x1ec>
 8006870:	1b40      	subs	r0, r0, r5
 8006872:	6060      	str	r0, [r4, #4]
 8006874:	6863      	ldr	r3, [r4, #4]
 8006876:	6123      	str	r3, [r4, #16]
 8006878:	2300      	movs	r3, #0
 800687a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800687e:	e7aa      	b.n	80067d6 <_printf_i+0x14e>
 8006880:	462a      	mov	r2, r5
 8006882:	4649      	mov	r1, r9
 8006884:	4640      	mov	r0, r8
 8006886:	6923      	ldr	r3, [r4, #16]
 8006888:	47d0      	blx	sl
 800688a:	3001      	adds	r0, #1
 800688c:	d0ad      	beq.n	80067ea <_printf_i+0x162>
 800688e:	6823      	ldr	r3, [r4, #0]
 8006890:	079b      	lsls	r3, r3, #30
 8006892:	d413      	bmi.n	80068bc <_printf_i+0x234>
 8006894:	68e0      	ldr	r0, [r4, #12]
 8006896:	9b03      	ldr	r3, [sp, #12]
 8006898:	4298      	cmp	r0, r3
 800689a:	bfb8      	it	lt
 800689c:	4618      	movlt	r0, r3
 800689e:	e7a6      	b.n	80067ee <_printf_i+0x166>
 80068a0:	2301      	movs	r3, #1
 80068a2:	4632      	mov	r2, r6
 80068a4:	4649      	mov	r1, r9
 80068a6:	4640      	mov	r0, r8
 80068a8:	47d0      	blx	sl
 80068aa:	3001      	adds	r0, #1
 80068ac:	d09d      	beq.n	80067ea <_printf_i+0x162>
 80068ae:	3501      	adds	r5, #1
 80068b0:	68e3      	ldr	r3, [r4, #12]
 80068b2:	9903      	ldr	r1, [sp, #12]
 80068b4:	1a5b      	subs	r3, r3, r1
 80068b6:	42ab      	cmp	r3, r5
 80068b8:	dcf2      	bgt.n	80068a0 <_printf_i+0x218>
 80068ba:	e7eb      	b.n	8006894 <_printf_i+0x20c>
 80068bc:	2500      	movs	r5, #0
 80068be:	f104 0619 	add.w	r6, r4, #25
 80068c2:	e7f5      	b.n	80068b0 <_printf_i+0x228>
 80068c4:	08009863 	.word	0x08009863
 80068c8:	08009874 	.word	0x08009874

080068cc <std>:
 80068cc:	2300      	movs	r3, #0
 80068ce:	b510      	push	{r4, lr}
 80068d0:	4604      	mov	r4, r0
 80068d2:	e9c0 3300 	strd	r3, r3, [r0]
 80068d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068da:	6083      	str	r3, [r0, #8]
 80068dc:	8181      	strh	r1, [r0, #12]
 80068de:	6643      	str	r3, [r0, #100]	; 0x64
 80068e0:	81c2      	strh	r2, [r0, #14]
 80068e2:	6183      	str	r3, [r0, #24]
 80068e4:	4619      	mov	r1, r3
 80068e6:	2208      	movs	r2, #8
 80068e8:	305c      	adds	r0, #92	; 0x5c
 80068ea:	f000 faa5 	bl	8006e38 <memset>
 80068ee:	4b0d      	ldr	r3, [pc, #52]	; (8006924 <std+0x58>)
 80068f0:	6224      	str	r4, [r4, #32]
 80068f2:	6263      	str	r3, [r4, #36]	; 0x24
 80068f4:	4b0c      	ldr	r3, [pc, #48]	; (8006928 <std+0x5c>)
 80068f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80068f8:	4b0c      	ldr	r3, [pc, #48]	; (800692c <std+0x60>)
 80068fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80068fc:	4b0c      	ldr	r3, [pc, #48]	; (8006930 <std+0x64>)
 80068fe:	6323      	str	r3, [r4, #48]	; 0x30
 8006900:	4b0c      	ldr	r3, [pc, #48]	; (8006934 <std+0x68>)
 8006902:	429c      	cmp	r4, r3
 8006904:	d006      	beq.n	8006914 <std+0x48>
 8006906:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800690a:	4294      	cmp	r4, r2
 800690c:	d002      	beq.n	8006914 <std+0x48>
 800690e:	33d0      	adds	r3, #208	; 0xd0
 8006910:	429c      	cmp	r4, r3
 8006912:	d105      	bne.n	8006920 <std+0x54>
 8006914:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800691c:	f000 bba0 	b.w	8007060 <__retarget_lock_init_recursive>
 8006920:	bd10      	pop	{r4, pc}
 8006922:	bf00      	nop
 8006924:	08006c89 	.word	0x08006c89
 8006928:	08006cab 	.word	0x08006cab
 800692c:	08006ce3 	.word	0x08006ce3
 8006930:	08006d07 	.word	0x08006d07
 8006934:	20002284 	.word	0x20002284

08006938 <stdio_exit_handler>:
 8006938:	4a02      	ldr	r2, [pc, #8]	; (8006944 <stdio_exit_handler+0xc>)
 800693a:	4903      	ldr	r1, [pc, #12]	; (8006948 <stdio_exit_handler+0x10>)
 800693c:	4803      	ldr	r0, [pc, #12]	; (800694c <stdio_exit_handler+0x14>)
 800693e:	f000 b869 	b.w	8006a14 <_fwalk_sglue>
 8006942:	bf00      	nop
 8006944:	20000034 	.word	0x20000034
 8006948:	08009371 	.word	0x08009371
 800694c:	200001ac 	.word	0x200001ac

08006950 <cleanup_stdio>:
 8006950:	6841      	ldr	r1, [r0, #4]
 8006952:	4b0c      	ldr	r3, [pc, #48]	; (8006984 <cleanup_stdio+0x34>)
 8006954:	b510      	push	{r4, lr}
 8006956:	4299      	cmp	r1, r3
 8006958:	4604      	mov	r4, r0
 800695a:	d001      	beq.n	8006960 <cleanup_stdio+0x10>
 800695c:	f002 fd08 	bl	8009370 <_fflush_r>
 8006960:	68a1      	ldr	r1, [r4, #8]
 8006962:	4b09      	ldr	r3, [pc, #36]	; (8006988 <cleanup_stdio+0x38>)
 8006964:	4299      	cmp	r1, r3
 8006966:	d002      	beq.n	800696e <cleanup_stdio+0x1e>
 8006968:	4620      	mov	r0, r4
 800696a:	f002 fd01 	bl	8009370 <_fflush_r>
 800696e:	68e1      	ldr	r1, [r4, #12]
 8006970:	4b06      	ldr	r3, [pc, #24]	; (800698c <cleanup_stdio+0x3c>)
 8006972:	4299      	cmp	r1, r3
 8006974:	d004      	beq.n	8006980 <cleanup_stdio+0x30>
 8006976:	4620      	mov	r0, r4
 8006978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800697c:	f002 bcf8 	b.w	8009370 <_fflush_r>
 8006980:	bd10      	pop	{r4, pc}
 8006982:	bf00      	nop
 8006984:	20002284 	.word	0x20002284
 8006988:	200022ec 	.word	0x200022ec
 800698c:	20002354 	.word	0x20002354

08006990 <global_stdio_init.part.0>:
 8006990:	b510      	push	{r4, lr}
 8006992:	4b0b      	ldr	r3, [pc, #44]	; (80069c0 <global_stdio_init.part.0+0x30>)
 8006994:	4c0b      	ldr	r4, [pc, #44]	; (80069c4 <global_stdio_init.part.0+0x34>)
 8006996:	4a0c      	ldr	r2, [pc, #48]	; (80069c8 <global_stdio_init.part.0+0x38>)
 8006998:	4620      	mov	r0, r4
 800699a:	601a      	str	r2, [r3, #0]
 800699c:	2104      	movs	r1, #4
 800699e:	2200      	movs	r2, #0
 80069a0:	f7ff ff94 	bl	80068cc <std>
 80069a4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80069a8:	2201      	movs	r2, #1
 80069aa:	2109      	movs	r1, #9
 80069ac:	f7ff ff8e 	bl	80068cc <std>
 80069b0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80069b4:	2202      	movs	r2, #2
 80069b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ba:	2112      	movs	r1, #18
 80069bc:	f7ff bf86 	b.w	80068cc <std>
 80069c0:	200023bc 	.word	0x200023bc
 80069c4:	20002284 	.word	0x20002284
 80069c8:	08006939 	.word	0x08006939

080069cc <__sfp_lock_acquire>:
 80069cc:	4801      	ldr	r0, [pc, #4]	; (80069d4 <__sfp_lock_acquire+0x8>)
 80069ce:	f000 bb48 	b.w	8007062 <__retarget_lock_acquire_recursive>
 80069d2:	bf00      	nop
 80069d4:	200023c5 	.word	0x200023c5

080069d8 <__sfp_lock_release>:
 80069d8:	4801      	ldr	r0, [pc, #4]	; (80069e0 <__sfp_lock_release+0x8>)
 80069da:	f000 bb43 	b.w	8007064 <__retarget_lock_release_recursive>
 80069de:	bf00      	nop
 80069e0:	200023c5 	.word	0x200023c5

080069e4 <__sinit>:
 80069e4:	b510      	push	{r4, lr}
 80069e6:	4604      	mov	r4, r0
 80069e8:	f7ff fff0 	bl	80069cc <__sfp_lock_acquire>
 80069ec:	6a23      	ldr	r3, [r4, #32]
 80069ee:	b11b      	cbz	r3, 80069f8 <__sinit+0x14>
 80069f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069f4:	f7ff bff0 	b.w	80069d8 <__sfp_lock_release>
 80069f8:	4b04      	ldr	r3, [pc, #16]	; (8006a0c <__sinit+0x28>)
 80069fa:	6223      	str	r3, [r4, #32]
 80069fc:	4b04      	ldr	r3, [pc, #16]	; (8006a10 <__sinit+0x2c>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1f5      	bne.n	80069f0 <__sinit+0xc>
 8006a04:	f7ff ffc4 	bl	8006990 <global_stdio_init.part.0>
 8006a08:	e7f2      	b.n	80069f0 <__sinit+0xc>
 8006a0a:	bf00      	nop
 8006a0c:	08006951 	.word	0x08006951
 8006a10:	200023bc 	.word	0x200023bc

08006a14 <_fwalk_sglue>:
 8006a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a18:	4607      	mov	r7, r0
 8006a1a:	4688      	mov	r8, r1
 8006a1c:	4614      	mov	r4, r2
 8006a1e:	2600      	movs	r6, #0
 8006a20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a24:	f1b9 0901 	subs.w	r9, r9, #1
 8006a28:	d505      	bpl.n	8006a36 <_fwalk_sglue+0x22>
 8006a2a:	6824      	ldr	r4, [r4, #0]
 8006a2c:	2c00      	cmp	r4, #0
 8006a2e:	d1f7      	bne.n	8006a20 <_fwalk_sglue+0xc>
 8006a30:	4630      	mov	r0, r6
 8006a32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a36:	89ab      	ldrh	r3, [r5, #12]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d907      	bls.n	8006a4c <_fwalk_sglue+0x38>
 8006a3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a40:	3301      	adds	r3, #1
 8006a42:	d003      	beq.n	8006a4c <_fwalk_sglue+0x38>
 8006a44:	4629      	mov	r1, r5
 8006a46:	4638      	mov	r0, r7
 8006a48:	47c0      	blx	r8
 8006a4a:	4306      	orrs	r6, r0
 8006a4c:	3568      	adds	r5, #104	; 0x68
 8006a4e:	e7e9      	b.n	8006a24 <_fwalk_sglue+0x10>

08006a50 <iprintf>:
 8006a50:	b40f      	push	{r0, r1, r2, r3}
 8006a52:	b507      	push	{r0, r1, r2, lr}
 8006a54:	4906      	ldr	r1, [pc, #24]	; (8006a70 <iprintf+0x20>)
 8006a56:	ab04      	add	r3, sp, #16
 8006a58:	6808      	ldr	r0, [r1, #0]
 8006a5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a5e:	6881      	ldr	r1, [r0, #8]
 8006a60:	9301      	str	r3, [sp, #4]
 8006a62:	f002 fae9 	bl	8009038 <_vfiprintf_r>
 8006a66:	b003      	add	sp, #12
 8006a68:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a6c:	b004      	add	sp, #16
 8006a6e:	4770      	bx	lr
 8006a70:	200001f8 	.word	0x200001f8

08006a74 <_puts_r>:
 8006a74:	6a03      	ldr	r3, [r0, #32]
 8006a76:	b570      	push	{r4, r5, r6, lr}
 8006a78:	4605      	mov	r5, r0
 8006a7a:	460e      	mov	r6, r1
 8006a7c:	6884      	ldr	r4, [r0, #8]
 8006a7e:	b90b      	cbnz	r3, 8006a84 <_puts_r+0x10>
 8006a80:	f7ff ffb0 	bl	80069e4 <__sinit>
 8006a84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a86:	07db      	lsls	r3, r3, #31
 8006a88:	d405      	bmi.n	8006a96 <_puts_r+0x22>
 8006a8a:	89a3      	ldrh	r3, [r4, #12]
 8006a8c:	0598      	lsls	r0, r3, #22
 8006a8e:	d402      	bmi.n	8006a96 <_puts_r+0x22>
 8006a90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a92:	f000 fae6 	bl	8007062 <__retarget_lock_acquire_recursive>
 8006a96:	89a3      	ldrh	r3, [r4, #12]
 8006a98:	0719      	lsls	r1, r3, #28
 8006a9a:	d513      	bpl.n	8006ac4 <_puts_r+0x50>
 8006a9c:	6923      	ldr	r3, [r4, #16]
 8006a9e:	b18b      	cbz	r3, 8006ac4 <_puts_r+0x50>
 8006aa0:	3e01      	subs	r6, #1
 8006aa2:	68a3      	ldr	r3, [r4, #8]
 8006aa4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006aa8:	3b01      	subs	r3, #1
 8006aaa:	60a3      	str	r3, [r4, #8]
 8006aac:	b9e9      	cbnz	r1, 8006aea <_puts_r+0x76>
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	da2e      	bge.n	8006b10 <_puts_r+0x9c>
 8006ab2:	4622      	mov	r2, r4
 8006ab4:	210a      	movs	r1, #10
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	f000 f929 	bl	8006d0e <__swbuf_r>
 8006abc:	3001      	adds	r0, #1
 8006abe:	d007      	beq.n	8006ad0 <_puts_r+0x5c>
 8006ac0:	250a      	movs	r5, #10
 8006ac2:	e007      	b.n	8006ad4 <_puts_r+0x60>
 8006ac4:	4621      	mov	r1, r4
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f000 f95e 	bl	8006d88 <__swsetup_r>
 8006acc:	2800      	cmp	r0, #0
 8006ace:	d0e7      	beq.n	8006aa0 <_puts_r+0x2c>
 8006ad0:	f04f 35ff 	mov.w	r5, #4294967295
 8006ad4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ad6:	07da      	lsls	r2, r3, #31
 8006ad8:	d405      	bmi.n	8006ae6 <_puts_r+0x72>
 8006ada:	89a3      	ldrh	r3, [r4, #12]
 8006adc:	059b      	lsls	r3, r3, #22
 8006ade:	d402      	bmi.n	8006ae6 <_puts_r+0x72>
 8006ae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ae2:	f000 fabf 	bl	8007064 <__retarget_lock_release_recursive>
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	bd70      	pop	{r4, r5, r6, pc}
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	da04      	bge.n	8006af8 <_puts_r+0x84>
 8006aee:	69a2      	ldr	r2, [r4, #24]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	dc06      	bgt.n	8006b02 <_puts_r+0x8e>
 8006af4:	290a      	cmp	r1, #10
 8006af6:	d004      	beq.n	8006b02 <_puts_r+0x8e>
 8006af8:	6823      	ldr	r3, [r4, #0]
 8006afa:	1c5a      	adds	r2, r3, #1
 8006afc:	6022      	str	r2, [r4, #0]
 8006afe:	7019      	strb	r1, [r3, #0]
 8006b00:	e7cf      	b.n	8006aa2 <_puts_r+0x2e>
 8006b02:	4622      	mov	r2, r4
 8006b04:	4628      	mov	r0, r5
 8006b06:	f000 f902 	bl	8006d0e <__swbuf_r>
 8006b0a:	3001      	adds	r0, #1
 8006b0c:	d1c9      	bne.n	8006aa2 <_puts_r+0x2e>
 8006b0e:	e7df      	b.n	8006ad0 <_puts_r+0x5c>
 8006b10:	250a      	movs	r5, #10
 8006b12:	6823      	ldr	r3, [r4, #0]
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	6022      	str	r2, [r4, #0]
 8006b18:	701d      	strb	r5, [r3, #0]
 8006b1a:	e7db      	b.n	8006ad4 <_puts_r+0x60>

08006b1c <puts>:
 8006b1c:	4b02      	ldr	r3, [pc, #8]	; (8006b28 <puts+0xc>)
 8006b1e:	4601      	mov	r1, r0
 8006b20:	6818      	ldr	r0, [r3, #0]
 8006b22:	f7ff bfa7 	b.w	8006a74 <_puts_r>
 8006b26:	bf00      	nop
 8006b28:	200001f8 	.word	0x200001f8

08006b2c <setvbuf>:
 8006b2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b30:	461d      	mov	r5, r3
 8006b32:	4b54      	ldr	r3, [pc, #336]	; (8006c84 <setvbuf+0x158>)
 8006b34:	4604      	mov	r4, r0
 8006b36:	681f      	ldr	r7, [r3, #0]
 8006b38:	460e      	mov	r6, r1
 8006b3a:	4690      	mov	r8, r2
 8006b3c:	b127      	cbz	r7, 8006b48 <setvbuf+0x1c>
 8006b3e:	6a3b      	ldr	r3, [r7, #32]
 8006b40:	b913      	cbnz	r3, 8006b48 <setvbuf+0x1c>
 8006b42:	4638      	mov	r0, r7
 8006b44:	f7ff ff4e 	bl	80069e4 <__sinit>
 8006b48:	f1b8 0f02 	cmp.w	r8, #2
 8006b4c:	d006      	beq.n	8006b5c <setvbuf+0x30>
 8006b4e:	f1b8 0f01 	cmp.w	r8, #1
 8006b52:	f200 8094 	bhi.w	8006c7e <setvbuf+0x152>
 8006b56:	2d00      	cmp	r5, #0
 8006b58:	f2c0 8091 	blt.w	8006c7e <setvbuf+0x152>
 8006b5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b5e:	07da      	lsls	r2, r3, #31
 8006b60:	d405      	bmi.n	8006b6e <setvbuf+0x42>
 8006b62:	89a3      	ldrh	r3, [r4, #12]
 8006b64:	059b      	lsls	r3, r3, #22
 8006b66:	d402      	bmi.n	8006b6e <setvbuf+0x42>
 8006b68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b6a:	f000 fa7a 	bl	8007062 <__retarget_lock_acquire_recursive>
 8006b6e:	4621      	mov	r1, r4
 8006b70:	4638      	mov	r0, r7
 8006b72:	f002 fbfd 	bl	8009370 <_fflush_r>
 8006b76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b78:	b141      	cbz	r1, 8006b8c <setvbuf+0x60>
 8006b7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b7e:	4299      	cmp	r1, r3
 8006b80:	d002      	beq.n	8006b88 <setvbuf+0x5c>
 8006b82:	4638      	mov	r0, r7
 8006b84:	f001 f920 	bl	8007dc8 <_free_r>
 8006b88:	2300      	movs	r3, #0
 8006b8a:	6363      	str	r3, [r4, #52]	; 0x34
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	61a3      	str	r3, [r4, #24]
 8006b90:	6063      	str	r3, [r4, #4]
 8006b92:	89a3      	ldrh	r3, [r4, #12]
 8006b94:	0618      	lsls	r0, r3, #24
 8006b96:	d503      	bpl.n	8006ba0 <setvbuf+0x74>
 8006b98:	4638      	mov	r0, r7
 8006b9a:	6921      	ldr	r1, [r4, #16]
 8006b9c:	f001 f914 	bl	8007dc8 <_free_r>
 8006ba0:	89a3      	ldrh	r3, [r4, #12]
 8006ba2:	f1b8 0f02 	cmp.w	r8, #2
 8006ba6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006baa:	f023 0303 	bic.w	r3, r3, #3
 8006bae:	81a3      	strh	r3, [r4, #12]
 8006bb0:	d05f      	beq.n	8006c72 <setvbuf+0x146>
 8006bb2:	ab01      	add	r3, sp, #4
 8006bb4:	466a      	mov	r2, sp
 8006bb6:	4621      	mov	r1, r4
 8006bb8:	4638      	mov	r0, r7
 8006bba:	f002 fc13 	bl	80093e4 <__swhatbuf_r>
 8006bbe:	89a3      	ldrh	r3, [r4, #12]
 8006bc0:	4318      	orrs	r0, r3
 8006bc2:	81a0      	strh	r0, [r4, #12]
 8006bc4:	bb2d      	cbnz	r5, 8006c12 <setvbuf+0xe6>
 8006bc6:	9d00      	ldr	r5, [sp, #0]
 8006bc8:	4628      	mov	r0, r5
 8006bca:	f001 fc9f 	bl	800850c <malloc>
 8006bce:	4606      	mov	r6, r0
 8006bd0:	2800      	cmp	r0, #0
 8006bd2:	d150      	bne.n	8006c76 <setvbuf+0x14a>
 8006bd4:	f8dd 9000 	ldr.w	r9, [sp]
 8006bd8:	45a9      	cmp	r9, r5
 8006bda:	d13e      	bne.n	8006c5a <setvbuf+0x12e>
 8006bdc:	f04f 35ff 	mov.w	r5, #4294967295
 8006be0:	2200      	movs	r2, #0
 8006be2:	60a2      	str	r2, [r4, #8]
 8006be4:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8006be8:	6022      	str	r2, [r4, #0]
 8006bea:	6122      	str	r2, [r4, #16]
 8006bec:	2201      	movs	r2, #1
 8006bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bf2:	6162      	str	r2, [r4, #20]
 8006bf4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006bf6:	f043 0302 	orr.w	r3, r3, #2
 8006bfa:	07d1      	lsls	r1, r2, #31
 8006bfc:	81a3      	strh	r3, [r4, #12]
 8006bfe:	d404      	bmi.n	8006c0a <setvbuf+0xde>
 8006c00:	059b      	lsls	r3, r3, #22
 8006c02:	d402      	bmi.n	8006c0a <setvbuf+0xde>
 8006c04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c06:	f000 fa2d 	bl	8007064 <__retarget_lock_release_recursive>
 8006c0a:	4628      	mov	r0, r5
 8006c0c:	b003      	add	sp, #12
 8006c0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c12:	2e00      	cmp	r6, #0
 8006c14:	d0d8      	beq.n	8006bc8 <setvbuf+0x9c>
 8006c16:	6a3b      	ldr	r3, [r7, #32]
 8006c18:	b913      	cbnz	r3, 8006c20 <setvbuf+0xf4>
 8006c1a:	4638      	mov	r0, r7
 8006c1c:	f7ff fee2 	bl	80069e4 <__sinit>
 8006c20:	f1b8 0f01 	cmp.w	r8, #1
 8006c24:	bf08      	it	eq
 8006c26:	89a3      	ldrheq	r3, [r4, #12]
 8006c28:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006c2c:	bf04      	itt	eq
 8006c2e:	f043 0301 	orreq.w	r3, r3, #1
 8006c32:	81a3      	strheq	r3, [r4, #12]
 8006c34:	89a3      	ldrh	r3, [r4, #12]
 8006c36:	6026      	str	r6, [r4, #0]
 8006c38:	f013 0208 	ands.w	r2, r3, #8
 8006c3c:	d01d      	beq.n	8006c7a <setvbuf+0x14e>
 8006c3e:	07da      	lsls	r2, r3, #31
 8006c40:	bf41      	itttt	mi
 8006c42:	2200      	movmi	r2, #0
 8006c44:	426d      	negmi	r5, r5
 8006c46:	60a2      	strmi	r2, [r4, #8]
 8006c48:	61a5      	strmi	r5, [r4, #24]
 8006c4a:	bf58      	it	pl
 8006c4c:	60a5      	strpl	r5, [r4, #8]
 8006c4e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006c50:	f015 0501 	ands.w	r5, r5, #1
 8006c54:	d0d4      	beq.n	8006c00 <setvbuf+0xd4>
 8006c56:	2500      	movs	r5, #0
 8006c58:	e7d7      	b.n	8006c0a <setvbuf+0xde>
 8006c5a:	4648      	mov	r0, r9
 8006c5c:	f001 fc56 	bl	800850c <malloc>
 8006c60:	4606      	mov	r6, r0
 8006c62:	2800      	cmp	r0, #0
 8006c64:	d0ba      	beq.n	8006bdc <setvbuf+0xb0>
 8006c66:	89a3      	ldrh	r3, [r4, #12]
 8006c68:	464d      	mov	r5, r9
 8006c6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c6e:	81a3      	strh	r3, [r4, #12]
 8006c70:	e7d1      	b.n	8006c16 <setvbuf+0xea>
 8006c72:	2500      	movs	r5, #0
 8006c74:	e7b4      	b.n	8006be0 <setvbuf+0xb4>
 8006c76:	46a9      	mov	r9, r5
 8006c78:	e7f5      	b.n	8006c66 <setvbuf+0x13a>
 8006c7a:	60a2      	str	r2, [r4, #8]
 8006c7c:	e7e7      	b.n	8006c4e <setvbuf+0x122>
 8006c7e:	f04f 35ff 	mov.w	r5, #4294967295
 8006c82:	e7c2      	b.n	8006c0a <setvbuf+0xde>
 8006c84:	200001f8 	.word	0x200001f8

08006c88 <__sread>:
 8006c88:	b510      	push	{r4, lr}
 8006c8a:	460c      	mov	r4, r1
 8006c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c90:	f000 f998 	bl	8006fc4 <_read_r>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	bfab      	itete	ge
 8006c98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c9a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c9c:	181b      	addge	r3, r3, r0
 8006c9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006ca2:	bfac      	ite	ge
 8006ca4:	6563      	strge	r3, [r4, #84]	; 0x54
 8006ca6:	81a3      	strhlt	r3, [r4, #12]
 8006ca8:	bd10      	pop	{r4, pc}

08006caa <__swrite>:
 8006caa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cae:	461f      	mov	r7, r3
 8006cb0:	898b      	ldrh	r3, [r1, #12]
 8006cb2:	4605      	mov	r5, r0
 8006cb4:	05db      	lsls	r3, r3, #23
 8006cb6:	460c      	mov	r4, r1
 8006cb8:	4616      	mov	r6, r2
 8006cba:	d505      	bpl.n	8006cc8 <__swrite+0x1e>
 8006cbc:	2302      	movs	r3, #2
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cc4:	f000 f96c 	bl	8006fa0 <_lseek_r>
 8006cc8:	89a3      	ldrh	r3, [r4, #12]
 8006cca:	4632      	mov	r2, r6
 8006ccc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cd0:	81a3      	strh	r3, [r4, #12]
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	463b      	mov	r3, r7
 8006cd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cde:	f000 b983 	b.w	8006fe8 <_write_r>

08006ce2 <__sseek>:
 8006ce2:	b510      	push	{r4, lr}
 8006ce4:	460c      	mov	r4, r1
 8006ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cea:	f000 f959 	bl	8006fa0 <_lseek_r>
 8006cee:	1c43      	adds	r3, r0, #1
 8006cf0:	89a3      	ldrh	r3, [r4, #12]
 8006cf2:	bf15      	itete	ne
 8006cf4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006cf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006cfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006cfe:	81a3      	strheq	r3, [r4, #12]
 8006d00:	bf18      	it	ne
 8006d02:	81a3      	strhne	r3, [r4, #12]
 8006d04:	bd10      	pop	{r4, pc}

08006d06 <__sclose>:
 8006d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d0a:	f000 b939 	b.w	8006f80 <_close_r>

08006d0e <__swbuf_r>:
 8006d0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d10:	460e      	mov	r6, r1
 8006d12:	4614      	mov	r4, r2
 8006d14:	4605      	mov	r5, r0
 8006d16:	b118      	cbz	r0, 8006d20 <__swbuf_r+0x12>
 8006d18:	6a03      	ldr	r3, [r0, #32]
 8006d1a:	b90b      	cbnz	r3, 8006d20 <__swbuf_r+0x12>
 8006d1c:	f7ff fe62 	bl	80069e4 <__sinit>
 8006d20:	69a3      	ldr	r3, [r4, #24]
 8006d22:	60a3      	str	r3, [r4, #8]
 8006d24:	89a3      	ldrh	r3, [r4, #12]
 8006d26:	071a      	lsls	r2, r3, #28
 8006d28:	d525      	bpl.n	8006d76 <__swbuf_r+0x68>
 8006d2a:	6923      	ldr	r3, [r4, #16]
 8006d2c:	b31b      	cbz	r3, 8006d76 <__swbuf_r+0x68>
 8006d2e:	6823      	ldr	r3, [r4, #0]
 8006d30:	6922      	ldr	r2, [r4, #16]
 8006d32:	b2f6      	uxtb	r6, r6
 8006d34:	1a98      	subs	r0, r3, r2
 8006d36:	6963      	ldr	r3, [r4, #20]
 8006d38:	4637      	mov	r7, r6
 8006d3a:	4283      	cmp	r3, r0
 8006d3c:	dc04      	bgt.n	8006d48 <__swbuf_r+0x3a>
 8006d3e:	4621      	mov	r1, r4
 8006d40:	4628      	mov	r0, r5
 8006d42:	f002 fb15 	bl	8009370 <_fflush_r>
 8006d46:	b9e0      	cbnz	r0, 8006d82 <__swbuf_r+0x74>
 8006d48:	68a3      	ldr	r3, [r4, #8]
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	60a3      	str	r3, [r4, #8]
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	1c5a      	adds	r2, r3, #1
 8006d52:	6022      	str	r2, [r4, #0]
 8006d54:	701e      	strb	r6, [r3, #0]
 8006d56:	6962      	ldr	r2, [r4, #20]
 8006d58:	1c43      	adds	r3, r0, #1
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d004      	beq.n	8006d68 <__swbuf_r+0x5a>
 8006d5e:	89a3      	ldrh	r3, [r4, #12]
 8006d60:	07db      	lsls	r3, r3, #31
 8006d62:	d506      	bpl.n	8006d72 <__swbuf_r+0x64>
 8006d64:	2e0a      	cmp	r6, #10
 8006d66:	d104      	bne.n	8006d72 <__swbuf_r+0x64>
 8006d68:	4621      	mov	r1, r4
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	f002 fb00 	bl	8009370 <_fflush_r>
 8006d70:	b938      	cbnz	r0, 8006d82 <__swbuf_r+0x74>
 8006d72:	4638      	mov	r0, r7
 8006d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d76:	4621      	mov	r1, r4
 8006d78:	4628      	mov	r0, r5
 8006d7a:	f000 f805 	bl	8006d88 <__swsetup_r>
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	d0d5      	beq.n	8006d2e <__swbuf_r+0x20>
 8006d82:	f04f 37ff 	mov.w	r7, #4294967295
 8006d86:	e7f4      	b.n	8006d72 <__swbuf_r+0x64>

08006d88 <__swsetup_r>:
 8006d88:	b538      	push	{r3, r4, r5, lr}
 8006d8a:	4b2a      	ldr	r3, [pc, #168]	; (8006e34 <__swsetup_r+0xac>)
 8006d8c:	4605      	mov	r5, r0
 8006d8e:	6818      	ldr	r0, [r3, #0]
 8006d90:	460c      	mov	r4, r1
 8006d92:	b118      	cbz	r0, 8006d9c <__swsetup_r+0x14>
 8006d94:	6a03      	ldr	r3, [r0, #32]
 8006d96:	b90b      	cbnz	r3, 8006d9c <__swsetup_r+0x14>
 8006d98:	f7ff fe24 	bl	80069e4 <__sinit>
 8006d9c:	89a3      	ldrh	r3, [r4, #12]
 8006d9e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006da2:	0718      	lsls	r0, r3, #28
 8006da4:	d422      	bmi.n	8006dec <__swsetup_r+0x64>
 8006da6:	06d9      	lsls	r1, r3, #27
 8006da8:	d407      	bmi.n	8006dba <__swsetup_r+0x32>
 8006daa:	2309      	movs	r3, #9
 8006dac:	602b      	str	r3, [r5, #0]
 8006dae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006db2:	f04f 30ff 	mov.w	r0, #4294967295
 8006db6:	81a3      	strh	r3, [r4, #12]
 8006db8:	e034      	b.n	8006e24 <__swsetup_r+0x9c>
 8006dba:	0758      	lsls	r0, r3, #29
 8006dbc:	d512      	bpl.n	8006de4 <__swsetup_r+0x5c>
 8006dbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dc0:	b141      	cbz	r1, 8006dd4 <__swsetup_r+0x4c>
 8006dc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dc6:	4299      	cmp	r1, r3
 8006dc8:	d002      	beq.n	8006dd0 <__swsetup_r+0x48>
 8006dca:	4628      	mov	r0, r5
 8006dcc:	f000 fffc 	bl	8007dc8 <_free_r>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	6363      	str	r3, [r4, #52]	; 0x34
 8006dd4:	89a3      	ldrh	r3, [r4, #12]
 8006dd6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006dda:	81a3      	strh	r3, [r4, #12]
 8006ddc:	2300      	movs	r3, #0
 8006dde:	6063      	str	r3, [r4, #4]
 8006de0:	6923      	ldr	r3, [r4, #16]
 8006de2:	6023      	str	r3, [r4, #0]
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	f043 0308 	orr.w	r3, r3, #8
 8006dea:	81a3      	strh	r3, [r4, #12]
 8006dec:	6923      	ldr	r3, [r4, #16]
 8006dee:	b94b      	cbnz	r3, 8006e04 <__swsetup_r+0x7c>
 8006df0:	89a3      	ldrh	r3, [r4, #12]
 8006df2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006df6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dfa:	d003      	beq.n	8006e04 <__swsetup_r+0x7c>
 8006dfc:	4621      	mov	r1, r4
 8006dfe:	4628      	mov	r0, r5
 8006e00:	f002 fb15 	bl	800942e <__smakebuf_r>
 8006e04:	89a0      	ldrh	r0, [r4, #12]
 8006e06:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e0a:	f010 0301 	ands.w	r3, r0, #1
 8006e0e:	d00a      	beq.n	8006e26 <__swsetup_r+0x9e>
 8006e10:	2300      	movs	r3, #0
 8006e12:	60a3      	str	r3, [r4, #8]
 8006e14:	6963      	ldr	r3, [r4, #20]
 8006e16:	425b      	negs	r3, r3
 8006e18:	61a3      	str	r3, [r4, #24]
 8006e1a:	6923      	ldr	r3, [r4, #16]
 8006e1c:	b943      	cbnz	r3, 8006e30 <__swsetup_r+0xa8>
 8006e1e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e22:	d1c4      	bne.n	8006dae <__swsetup_r+0x26>
 8006e24:	bd38      	pop	{r3, r4, r5, pc}
 8006e26:	0781      	lsls	r1, r0, #30
 8006e28:	bf58      	it	pl
 8006e2a:	6963      	ldrpl	r3, [r4, #20]
 8006e2c:	60a3      	str	r3, [r4, #8]
 8006e2e:	e7f4      	b.n	8006e1a <__swsetup_r+0x92>
 8006e30:	2000      	movs	r0, #0
 8006e32:	e7f7      	b.n	8006e24 <__swsetup_r+0x9c>
 8006e34:	200001f8 	.word	0x200001f8

08006e38 <memset>:
 8006e38:	4603      	mov	r3, r0
 8006e3a:	4402      	add	r2, r0
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d100      	bne.n	8006e42 <memset+0xa>
 8006e40:	4770      	bx	lr
 8006e42:	f803 1b01 	strb.w	r1, [r3], #1
 8006e46:	e7f9      	b.n	8006e3c <memset+0x4>

08006e48 <strncmp>:
 8006e48:	b510      	push	{r4, lr}
 8006e4a:	b16a      	cbz	r2, 8006e68 <strncmp+0x20>
 8006e4c:	3901      	subs	r1, #1
 8006e4e:	1884      	adds	r4, r0, r2
 8006e50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e54:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d103      	bne.n	8006e64 <strncmp+0x1c>
 8006e5c:	42a0      	cmp	r0, r4
 8006e5e:	d001      	beq.n	8006e64 <strncmp+0x1c>
 8006e60:	2a00      	cmp	r2, #0
 8006e62:	d1f5      	bne.n	8006e50 <strncmp+0x8>
 8006e64:	1ad0      	subs	r0, r2, r3
 8006e66:	bd10      	pop	{r4, pc}
 8006e68:	4610      	mov	r0, r2
 8006e6a:	e7fc      	b.n	8006e66 <strncmp+0x1e>

08006e6c <strncpy>:
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	b510      	push	{r4, lr}
 8006e70:	3901      	subs	r1, #1
 8006e72:	b132      	cbz	r2, 8006e82 <strncpy+0x16>
 8006e74:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e78:	3a01      	subs	r2, #1
 8006e7a:	f803 4b01 	strb.w	r4, [r3], #1
 8006e7e:	2c00      	cmp	r4, #0
 8006e80:	d1f7      	bne.n	8006e72 <strncpy+0x6>
 8006e82:	2100      	movs	r1, #0
 8006e84:	441a      	add	r2, r3
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d100      	bne.n	8006e8c <strncpy+0x20>
 8006e8a:	bd10      	pop	{r4, pc}
 8006e8c:	f803 1b01 	strb.w	r1, [r3], #1
 8006e90:	e7f9      	b.n	8006e86 <strncpy+0x1a>
	...

08006e94 <strtok>:
 8006e94:	4b16      	ldr	r3, [pc, #88]	; (8006ef0 <strtok+0x5c>)
 8006e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e9a:	681f      	ldr	r7, [r3, #0]
 8006e9c:	4605      	mov	r5, r0
 8006e9e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8006ea0:	460e      	mov	r6, r1
 8006ea2:	b9ec      	cbnz	r4, 8006ee0 <strtok+0x4c>
 8006ea4:	2050      	movs	r0, #80	; 0x50
 8006ea6:	f001 fb31 	bl	800850c <malloc>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	6478      	str	r0, [r7, #68]	; 0x44
 8006eae:	b920      	cbnz	r0, 8006eba <strtok+0x26>
 8006eb0:	215b      	movs	r1, #91	; 0x5b
 8006eb2:	4b10      	ldr	r3, [pc, #64]	; (8006ef4 <strtok+0x60>)
 8006eb4:	4810      	ldr	r0, [pc, #64]	; (8006ef8 <strtok+0x64>)
 8006eb6:	f000 f8f9 	bl	80070ac <__assert_func>
 8006eba:	e9c0 4400 	strd	r4, r4, [r0]
 8006ebe:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006ec2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006ec6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006eca:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006ece:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006ed2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8006ed6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8006eda:	6184      	str	r4, [r0, #24]
 8006edc:	7704      	strb	r4, [r0, #28]
 8006ede:	6244      	str	r4, [r0, #36]	; 0x24
 8006ee0:	4631      	mov	r1, r6
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006eec:	f000 b806 	b.w	8006efc <__strtok_r>
 8006ef0:	200001f8 	.word	0x200001f8
 8006ef4:	08009885 	.word	0x08009885
 8006ef8:	0800989c 	.word	0x0800989c

08006efc <__strtok_r>:
 8006efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006efe:	b908      	cbnz	r0, 8006f04 <__strtok_r+0x8>
 8006f00:	6810      	ldr	r0, [r2, #0]
 8006f02:	b188      	cbz	r0, 8006f28 <__strtok_r+0x2c>
 8006f04:	4604      	mov	r4, r0
 8006f06:	460f      	mov	r7, r1
 8006f08:	4620      	mov	r0, r4
 8006f0a:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006f0e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006f12:	b91e      	cbnz	r6, 8006f1c <__strtok_r+0x20>
 8006f14:	b965      	cbnz	r5, 8006f30 <__strtok_r+0x34>
 8006f16:	4628      	mov	r0, r5
 8006f18:	6015      	str	r5, [r2, #0]
 8006f1a:	e005      	b.n	8006f28 <__strtok_r+0x2c>
 8006f1c:	42b5      	cmp	r5, r6
 8006f1e:	d1f6      	bne.n	8006f0e <__strtok_r+0x12>
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1f0      	bne.n	8006f06 <__strtok_r+0xa>
 8006f24:	6014      	str	r4, [r2, #0]
 8006f26:	7003      	strb	r3, [r0, #0]
 8006f28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f2a:	461c      	mov	r4, r3
 8006f2c:	e00c      	b.n	8006f48 <__strtok_r+0x4c>
 8006f2e:	b915      	cbnz	r5, 8006f36 <__strtok_r+0x3a>
 8006f30:	460e      	mov	r6, r1
 8006f32:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006f36:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006f3a:	42ab      	cmp	r3, r5
 8006f3c:	d1f7      	bne.n	8006f2e <__strtok_r+0x32>
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d0f3      	beq.n	8006f2a <__strtok_r+0x2e>
 8006f42:	2300      	movs	r3, #0
 8006f44:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006f48:	6014      	str	r4, [r2, #0]
 8006f4a:	e7ed      	b.n	8006f28 <__strtok_r+0x2c>

08006f4c <strstr>:
 8006f4c:	780a      	ldrb	r2, [r1, #0]
 8006f4e:	b570      	push	{r4, r5, r6, lr}
 8006f50:	b96a      	cbnz	r2, 8006f6e <strstr+0x22>
 8006f52:	bd70      	pop	{r4, r5, r6, pc}
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d109      	bne.n	8006f6c <strstr+0x20>
 8006f58:	460c      	mov	r4, r1
 8006f5a:	4605      	mov	r5, r0
 8006f5c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d0f6      	beq.n	8006f52 <strstr+0x6>
 8006f64:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006f68:	429e      	cmp	r6, r3
 8006f6a:	d0f7      	beq.n	8006f5c <strstr+0x10>
 8006f6c:	3001      	adds	r0, #1
 8006f6e:	7803      	ldrb	r3, [r0, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d1ef      	bne.n	8006f54 <strstr+0x8>
 8006f74:	4618      	mov	r0, r3
 8006f76:	e7ec      	b.n	8006f52 <strstr+0x6>

08006f78 <_localeconv_r>:
 8006f78:	4800      	ldr	r0, [pc, #0]	; (8006f7c <_localeconv_r+0x4>)
 8006f7a:	4770      	bx	lr
 8006f7c:	20000130 	.word	0x20000130

08006f80 <_close_r>:
 8006f80:	b538      	push	{r3, r4, r5, lr}
 8006f82:	2300      	movs	r3, #0
 8006f84:	4d05      	ldr	r5, [pc, #20]	; (8006f9c <_close_r+0x1c>)
 8006f86:	4604      	mov	r4, r0
 8006f88:	4608      	mov	r0, r1
 8006f8a:	602b      	str	r3, [r5, #0]
 8006f8c:	f7fb f948 	bl	8002220 <_close>
 8006f90:	1c43      	adds	r3, r0, #1
 8006f92:	d102      	bne.n	8006f9a <_close_r+0x1a>
 8006f94:	682b      	ldr	r3, [r5, #0]
 8006f96:	b103      	cbz	r3, 8006f9a <_close_r+0x1a>
 8006f98:	6023      	str	r3, [r4, #0]
 8006f9a:	bd38      	pop	{r3, r4, r5, pc}
 8006f9c:	200023c0 	.word	0x200023c0

08006fa0 <_lseek_r>:
 8006fa0:	b538      	push	{r3, r4, r5, lr}
 8006fa2:	4604      	mov	r4, r0
 8006fa4:	4608      	mov	r0, r1
 8006fa6:	4611      	mov	r1, r2
 8006fa8:	2200      	movs	r2, #0
 8006faa:	4d05      	ldr	r5, [pc, #20]	; (8006fc0 <_lseek_r+0x20>)
 8006fac:	602a      	str	r2, [r5, #0]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	f7fb f95a 	bl	8002268 <_lseek>
 8006fb4:	1c43      	adds	r3, r0, #1
 8006fb6:	d102      	bne.n	8006fbe <_lseek_r+0x1e>
 8006fb8:	682b      	ldr	r3, [r5, #0]
 8006fba:	b103      	cbz	r3, 8006fbe <_lseek_r+0x1e>
 8006fbc:	6023      	str	r3, [r4, #0]
 8006fbe:	bd38      	pop	{r3, r4, r5, pc}
 8006fc0:	200023c0 	.word	0x200023c0

08006fc4 <_read_r>:
 8006fc4:	b538      	push	{r3, r4, r5, lr}
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	4608      	mov	r0, r1
 8006fca:	4611      	mov	r1, r2
 8006fcc:	2200      	movs	r2, #0
 8006fce:	4d05      	ldr	r5, [pc, #20]	; (8006fe4 <_read_r+0x20>)
 8006fd0:	602a      	str	r2, [r5, #0]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	f7fb f907 	bl	80021e6 <_read>
 8006fd8:	1c43      	adds	r3, r0, #1
 8006fda:	d102      	bne.n	8006fe2 <_read_r+0x1e>
 8006fdc:	682b      	ldr	r3, [r5, #0]
 8006fde:	b103      	cbz	r3, 8006fe2 <_read_r+0x1e>
 8006fe0:	6023      	str	r3, [r4, #0]
 8006fe2:	bd38      	pop	{r3, r4, r5, pc}
 8006fe4:	200023c0 	.word	0x200023c0

08006fe8 <_write_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	4604      	mov	r4, r0
 8006fec:	4608      	mov	r0, r1
 8006fee:	4611      	mov	r1, r2
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	4d05      	ldr	r5, [pc, #20]	; (8007008 <_write_r+0x20>)
 8006ff4:	602a      	str	r2, [r5, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f7fa fad2 	bl	80015a0 <_write>
 8006ffc:	1c43      	adds	r3, r0, #1
 8006ffe:	d102      	bne.n	8007006 <_write_r+0x1e>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	b103      	cbz	r3, 8007006 <_write_r+0x1e>
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	bd38      	pop	{r3, r4, r5, pc}
 8007008:	200023c0 	.word	0x200023c0

0800700c <__errno>:
 800700c:	4b01      	ldr	r3, [pc, #4]	; (8007014 <__errno+0x8>)
 800700e:	6818      	ldr	r0, [r3, #0]
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	200001f8 	.word	0x200001f8

08007018 <__libc_init_array>:
 8007018:	b570      	push	{r4, r5, r6, lr}
 800701a:	2600      	movs	r6, #0
 800701c:	4d0c      	ldr	r5, [pc, #48]	; (8007050 <__libc_init_array+0x38>)
 800701e:	4c0d      	ldr	r4, [pc, #52]	; (8007054 <__libc_init_array+0x3c>)
 8007020:	1b64      	subs	r4, r4, r5
 8007022:	10a4      	asrs	r4, r4, #2
 8007024:	42a6      	cmp	r6, r4
 8007026:	d109      	bne.n	800703c <__libc_init_array+0x24>
 8007028:	f002 fad0 	bl	80095cc <_init>
 800702c:	2600      	movs	r6, #0
 800702e:	4d0a      	ldr	r5, [pc, #40]	; (8007058 <__libc_init_array+0x40>)
 8007030:	4c0a      	ldr	r4, [pc, #40]	; (800705c <__libc_init_array+0x44>)
 8007032:	1b64      	subs	r4, r4, r5
 8007034:	10a4      	asrs	r4, r4, #2
 8007036:	42a6      	cmp	r6, r4
 8007038:	d105      	bne.n	8007046 <__libc_init_array+0x2e>
 800703a:	bd70      	pop	{r4, r5, r6, pc}
 800703c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007040:	4798      	blx	r3
 8007042:	3601      	adds	r6, #1
 8007044:	e7ee      	b.n	8007024 <__libc_init_array+0xc>
 8007046:	f855 3b04 	ldr.w	r3, [r5], #4
 800704a:	4798      	blx	r3
 800704c:	3601      	adds	r6, #1
 800704e:	e7f2      	b.n	8007036 <__libc_init_array+0x1e>
 8007050:	08009b80 	.word	0x08009b80
 8007054:	08009b80 	.word	0x08009b80
 8007058:	08009b80 	.word	0x08009b80
 800705c:	08009b84 	.word	0x08009b84

08007060 <__retarget_lock_init_recursive>:
 8007060:	4770      	bx	lr

08007062 <__retarget_lock_acquire_recursive>:
 8007062:	4770      	bx	lr

08007064 <__retarget_lock_release_recursive>:
 8007064:	4770      	bx	lr

08007066 <memchr>:
 8007066:	4603      	mov	r3, r0
 8007068:	b510      	push	{r4, lr}
 800706a:	b2c9      	uxtb	r1, r1
 800706c:	4402      	add	r2, r0
 800706e:	4293      	cmp	r3, r2
 8007070:	4618      	mov	r0, r3
 8007072:	d101      	bne.n	8007078 <memchr+0x12>
 8007074:	2000      	movs	r0, #0
 8007076:	e003      	b.n	8007080 <memchr+0x1a>
 8007078:	7804      	ldrb	r4, [r0, #0]
 800707a:	3301      	adds	r3, #1
 800707c:	428c      	cmp	r4, r1
 800707e:	d1f6      	bne.n	800706e <memchr+0x8>
 8007080:	bd10      	pop	{r4, pc}

08007082 <memcpy>:
 8007082:	440a      	add	r2, r1
 8007084:	4291      	cmp	r1, r2
 8007086:	f100 33ff 	add.w	r3, r0, #4294967295
 800708a:	d100      	bne.n	800708e <memcpy+0xc>
 800708c:	4770      	bx	lr
 800708e:	b510      	push	{r4, lr}
 8007090:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007094:	4291      	cmp	r1, r2
 8007096:	f803 4f01 	strb.w	r4, [r3, #1]!
 800709a:	d1f9      	bne.n	8007090 <memcpy+0xe>
 800709c:	bd10      	pop	{r4, pc}
	...

080070a0 <nan>:
 80070a0:	2000      	movs	r0, #0
 80070a2:	4901      	ldr	r1, [pc, #4]	; (80070a8 <nan+0x8>)
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop
 80070a8:	7ff80000 	.word	0x7ff80000

080070ac <__assert_func>:
 80070ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80070ae:	4614      	mov	r4, r2
 80070b0:	461a      	mov	r2, r3
 80070b2:	4b09      	ldr	r3, [pc, #36]	; (80070d8 <__assert_func+0x2c>)
 80070b4:	4605      	mov	r5, r0
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	68d8      	ldr	r0, [r3, #12]
 80070ba:	b14c      	cbz	r4, 80070d0 <__assert_func+0x24>
 80070bc:	4b07      	ldr	r3, [pc, #28]	; (80070dc <__assert_func+0x30>)
 80070be:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80070c2:	9100      	str	r1, [sp, #0]
 80070c4:	462b      	mov	r3, r5
 80070c6:	4906      	ldr	r1, [pc, #24]	; (80070e0 <__assert_func+0x34>)
 80070c8:	f002 f97a 	bl	80093c0 <fiprintf>
 80070cc:	f002 fa1e 	bl	800950c <abort>
 80070d0:	4b04      	ldr	r3, [pc, #16]	; (80070e4 <__assert_func+0x38>)
 80070d2:	461c      	mov	r4, r3
 80070d4:	e7f3      	b.n	80070be <__assert_func+0x12>
 80070d6:	bf00      	nop
 80070d8:	200001f8 	.word	0x200001f8
 80070dc:	080098fe 	.word	0x080098fe
 80070e0:	0800990b 	.word	0x0800990b
 80070e4:	08009939 	.word	0x08009939

080070e8 <quorem>:
 80070e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ec:	6903      	ldr	r3, [r0, #16]
 80070ee:	690c      	ldr	r4, [r1, #16]
 80070f0:	4607      	mov	r7, r0
 80070f2:	42a3      	cmp	r3, r4
 80070f4:	db7f      	blt.n	80071f6 <quorem+0x10e>
 80070f6:	3c01      	subs	r4, #1
 80070f8:	f100 0514 	add.w	r5, r0, #20
 80070fc:	f101 0814 	add.w	r8, r1, #20
 8007100:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007104:	9301      	str	r3, [sp, #4]
 8007106:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800710a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800710e:	3301      	adds	r3, #1
 8007110:	429a      	cmp	r2, r3
 8007112:	fbb2 f6f3 	udiv	r6, r2, r3
 8007116:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800711a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800711e:	d331      	bcc.n	8007184 <quorem+0x9c>
 8007120:	f04f 0e00 	mov.w	lr, #0
 8007124:	4640      	mov	r0, r8
 8007126:	46ac      	mov	ip, r5
 8007128:	46f2      	mov	sl, lr
 800712a:	f850 2b04 	ldr.w	r2, [r0], #4
 800712e:	b293      	uxth	r3, r2
 8007130:	fb06 e303 	mla	r3, r6, r3, lr
 8007134:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007138:	0c1a      	lsrs	r2, r3, #16
 800713a:	b29b      	uxth	r3, r3
 800713c:	fb06 220e 	mla	r2, r6, lr, r2
 8007140:	ebaa 0303 	sub.w	r3, sl, r3
 8007144:	f8dc a000 	ldr.w	sl, [ip]
 8007148:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800714c:	fa1f fa8a 	uxth.w	sl, sl
 8007150:	4453      	add	r3, sl
 8007152:	f8dc a000 	ldr.w	sl, [ip]
 8007156:	b292      	uxth	r2, r2
 8007158:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800715c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007160:	b29b      	uxth	r3, r3
 8007162:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007166:	4581      	cmp	r9, r0
 8007168:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800716c:	f84c 3b04 	str.w	r3, [ip], #4
 8007170:	d2db      	bcs.n	800712a <quorem+0x42>
 8007172:	f855 300b 	ldr.w	r3, [r5, fp]
 8007176:	b92b      	cbnz	r3, 8007184 <quorem+0x9c>
 8007178:	9b01      	ldr	r3, [sp, #4]
 800717a:	3b04      	subs	r3, #4
 800717c:	429d      	cmp	r5, r3
 800717e:	461a      	mov	r2, r3
 8007180:	d32d      	bcc.n	80071de <quorem+0xf6>
 8007182:	613c      	str	r4, [r7, #16]
 8007184:	4638      	mov	r0, r7
 8007186:	f001 fd4b 	bl	8008c20 <__mcmp>
 800718a:	2800      	cmp	r0, #0
 800718c:	db23      	blt.n	80071d6 <quorem+0xee>
 800718e:	4629      	mov	r1, r5
 8007190:	2000      	movs	r0, #0
 8007192:	3601      	adds	r6, #1
 8007194:	f858 2b04 	ldr.w	r2, [r8], #4
 8007198:	f8d1 c000 	ldr.w	ip, [r1]
 800719c:	b293      	uxth	r3, r2
 800719e:	1ac3      	subs	r3, r0, r3
 80071a0:	0c12      	lsrs	r2, r2, #16
 80071a2:	fa1f f08c 	uxth.w	r0, ip
 80071a6:	4403      	add	r3, r0
 80071a8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80071ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071b6:	45c1      	cmp	r9, r8
 80071b8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80071bc:	f841 3b04 	str.w	r3, [r1], #4
 80071c0:	d2e8      	bcs.n	8007194 <quorem+0xac>
 80071c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071ca:	b922      	cbnz	r2, 80071d6 <quorem+0xee>
 80071cc:	3b04      	subs	r3, #4
 80071ce:	429d      	cmp	r5, r3
 80071d0:	461a      	mov	r2, r3
 80071d2:	d30a      	bcc.n	80071ea <quorem+0x102>
 80071d4:	613c      	str	r4, [r7, #16]
 80071d6:	4630      	mov	r0, r6
 80071d8:	b003      	add	sp, #12
 80071da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071de:	6812      	ldr	r2, [r2, #0]
 80071e0:	3b04      	subs	r3, #4
 80071e2:	2a00      	cmp	r2, #0
 80071e4:	d1cd      	bne.n	8007182 <quorem+0x9a>
 80071e6:	3c01      	subs	r4, #1
 80071e8:	e7c8      	b.n	800717c <quorem+0x94>
 80071ea:	6812      	ldr	r2, [r2, #0]
 80071ec:	3b04      	subs	r3, #4
 80071ee:	2a00      	cmp	r2, #0
 80071f0:	d1f0      	bne.n	80071d4 <quorem+0xec>
 80071f2:	3c01      	subs	r4, #1
 80071f4:	e7eb      	b.n	80071ce <quorem+0xe6>
 80071f6:	2000      	movs	r0, #0
 80071f8:	e7ee      	b.n	80071d8 <quorem+0xf0>
 80071fa:	0000      	movs	r0, r0
 80071fc:	0000      	movs	r0, r0
	...

08007200 <_dtoa_r>:
 8007200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007204:	4616      	mov	r6, r2
 8007206:	461f      	mov	r7, r3
 8007208:	69c4      	ldr	r4, [r0, #28]
 800720a:	b099      	sub	sp, #100	; 0x64
 800720c:	4605      	mov	r5, r0
 800720e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007212:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007216:	b974      	cbnz	r4, 8007236 <_dtoa_r+0x36>
 8007218:	2010      	movs	r0, #16
 800721a:	f001 f977 	bl	800850c <malloc>
 800721e:	4602      	mov	r2, r0
 8007220:	61e8      	str	r0, [r5, #28]
 8007222:	b920      	cbnz	r0, 800722e <_dtoa_r+0x2e>
 8007224:	21ef      	movs	r1, #239	; 0xef
 8007226:	4bac      	ldr	r3, [pc, #688]	; (80074d8 <_dtoa_r+0x2d8>)
 8007228:	48ac      	ldr	r0, [pc, #688]	; (80074dc <_dtoa_r+0x2dc>)
 800722a:	f7ff ff3f 	bl	80070ac <__assert_func>
 800722e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007232:	6004      	str	r4, [r0, #0]
 8007234:	60c4      	str	r4, [r0, #12]
 8007236:	69eb      	ldr	r3, [r5, #28]
 8007238:	6819      	ldr	r1, [r3, #0]
 800723a:	b151      	cbz	r1, 8007252 <_dtoa_r+0x52>
 800723c:	685a      	ldr	r2, [r3, #4]
 800723e:	2301      	movs	r3, #1
 8007240:	4093      	lsls	r3, r2
 8007242:	604a      	str	r2, [r1, #4]
 8007244:	608b      	str	r3, [r1, #8]
 8007246:	4628      	mov	r0, r5
 8007248:	f001 fa66 	bl	8008718 <_Bfree>
 800724c:	2200      	movs	r2, #0
 800724e:	69eb      	ldr	r3, [r5, #28]
 8007250:	601a      	str	r2, [r3, #0]
 8007252:	1e3b      	subs	r3, r7, #0
 8007254:	bfaf      	iteee	ge
 8007256:	2300      	movge	r3, #0
 8007258:	2201      	movlt	r2, #1
 800725a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800725e:	9305      	strlt	r3, [sp, #20]
 8007260:	bfa8      	it	ge
 8007262:	f8c8 3000 	strge.w	r3, [r8]
 8007266:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800726a:	4b9d      	ldr	r3, [pc, #628]	; (80074e0 <_dtoa_r+0x2e0>)
 800726c:	bfb8      	it	lt
 800726e:	f8c8 2000 	strlt.w	r2, [r8]
 8007272:	ea33 0309 	bics.w	r3, r3, r9
 8007276:	d119      	bne.n	80072ac <_dtoa_r+0xac>
 8007278:	f242 730f 	movw	r3, #9999	; 0x270f
 800727c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800727e:	6013      	str	r3, [r2, #0]
 8007280:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007284:	4333      	orrs	r3, r6
 8007286:	f000 8589 	beq.w	8007d9c <_dtoa_r+0xb9c>
 800728a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800728c:	b953      	cbnz	r3, 80072a4 <_dtoa_r+0xa4>
 800728e:	4b95      	ldr	r3, [pc, #596]	; (80074e4 <_dtoa_r+0x2e4>)
 8007290:	e023      	b.n	80072da <_dtoa_r+0xda>
 8007292:	4b95      	ldr	r3, [pc, #596]	; (80074e8 <_dtoa_r+0x2e8>)
 8007294:	9303      	str	r3, [sp, #12]
 8007296:	3308      	adds	r3, #8
 8007298:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800729a:	6013      	str	r3, [r2, #0]
 800729c:	9803      	ldr	r0, [sp, #12]
 800729e:	b019      	add	sp, #100	; 0x64
 80072a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a4:	4b8f      	ldr	r3, [pc, #572]	; (80074e4 <_dtoa_r+0x2e4>)
 80072a6:	9303      	str	r3, [sp, #12]
 80072a8:	3303      	adds	r3, #3
 80072aa:	e7f5      	b.n	8007298 <_dtoa_r+0x98>
 80072ac:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80072b0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80072b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80072b8:	2200      	movs	r2, #0
 80072ba:	2300      	movs	r3, #0
 80072bc:	f7f9 fb7e 	bl	80009bc <__aeabi_dcmpeq>
 80072c0:	4680      	mov	r8, r0
 80072c2:	b160      	cbz	r0, 80072de <_dtoa_r+0xde>
 80072c4:	2301      	movs	r3, #1
 80072c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80072c8:	6013      	str	r3, [r2, #0]
 80072ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 8562 	beq.w	8007d96 <_dtoa_r+0xb96>
 80072d2:	4b86      	ldr	r3, [pc, #536]	; (80074ec <_dtoa_r+0x2ec>)
 80072d4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80072d6:	6013      	str	r3, [r2, #0]
 80072d8:	3b01      	subs	r3, #1
 80072da:	9303      	str	r3, [sp, #12]
 80072dc:	e7de      	b.n	800729c <_dtoa_r+0x9c>
 80072de:	ab16      	add	r3, sp, #88	; 0x58
 80072e0:	9301      	str	r3, [sp, #4]
 80072e2:	ab17      	add	r3, sp, #92	; 0x5c
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	4628      	mov	r0, r5
 80072e8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80072ec:	f001 fda8 	bl	8008e40 <__d2b>
 80072f0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80072f4:	4682      	mov	sl, r0
 80072f6:	2c00      	cmp	r4, #0
 80072f8:	d07e      	beq.n	80073f8 <_dtoa_r+0x1f8>
 80072fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80072fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007300:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007308:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800730c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007310:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007314:	4619      	mov	r1, r3
 8007316:	2200      	movs	r2, #0
 8007318:	4b75      	ldr	r3, [pc, #468]	; (80074f0 <_dtoa_r+0x2f0>)
 800731a:	f7f8 ff2f 	bl	800017c <__aeabi_dsub>
 800731e:	a368      	add	r3, pc, #416	; (adr r3, 80074c0 <_dtoa_r+0x2c0>)
 8007320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007324:	f7f9 f8e2 	bl	80004ec <__aeabi_dmul>
 8007328:	a367      	add	r3, pc, #412	; (adr r3, 80074c8 <_dtoa_r+0x2c8>)
 800732a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732e:	f7f8 ff27 	bl	8000180 <__adddf3>
 8007332:	4606      	mov	r6, r0
 8007334:	4620      	mov	r0, r4
 8007336:	460f      	mov	r7, r1
 8007338:	f7f9 f86e 	bl	8000418 <__aeabi_i2d>
 800733c:	a364      	add	r3, pc, #400	; (adr r3, 80074d0 <_dtoa_r+0x2d0>)
 800733e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007342:	f7f9 f8d3 	bl	80004ec <__aeabi_dmul>
 8007346:	4602      	mov	r2, r0
 8007348:	460b      	mov	r3, r1
 800734a:	4630      	mov	r0, r6
 800734c:	4639      	mov	r1, r7
 800734e:	f7f8 ff17 	bl	8000180 <__adddf3>
 8007352:	4606      	mov	r6, r0
 8007354:	460f      	mov	r7, r1
 8007356:	f7f9 fb79 	bl	8000a4c <__aeabi_d2iz>
 800735a:	2200      	movs	r2, #0
 800735c:	4683      	mov	fp, r0
 800735e:	2300      	movs	r3, #0
 8007360:	4630      	mov	r0, r6
 8007362:	4639      	mov	r1, r7
 8007364:	f7f9 fb34 	bl	80009d0 <__aeabi_dcmplt>
 8007368:	b148      	cbz	r0, 800737e <_dtoa_r+0x17e>
 800736a:	4658      	mov	r0, fp
 800736c:	f7f9 f854 	bl	8000418 <__aeabi_i2d>
 8007370:	4632      	mov	r2, r6
 8007372:	463b      	mov	r3, r7
 8007374:	f7f9 fb22 	bl	80009bc <__aeabi_dcmpeq>
 8007378:	b908      	cbnz	r0, 800737e <_dtoa_r+0x17e>
 800737a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800737e:	f1bb 0f16 	cmp.w	fp, #22
 8007382:	d857      	bhi.n	8007434 <_dtoa_r+0x234>
 8007384:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007388:	4b5a      	ldr	r3, [pc, #360]	; (80074f4 <_dtoa_r+0x2f4>)
 800738a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800738e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007392:	f7f9 fb1d 	bl	80009d0 <__aeabi_dcmplt>
 8007396:	2800      	cmp	r0, #0
 8007398:	d04e      	beq.n	8007438 <_dtoa_r+0x238>
 800739a:	2300      	movs	r3, #0
 800739c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80073a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80073a4:	1b1b      	subs	r3, r3, r4
 80073a6:	1e5a      	subs	r2, r3, #1
 80073a8:	bf46      	itte	mi
 80073aa:	f1c3 0901 	rsbmi	r9, r3, #1
 80073ae:	2300      	movmi	r3, #0
 80073b0:	f04f 0900 	movpl.w	r9, #0
 80073b4:	9209      	str	r2, [sp, #36]	; 0x24
 80073b6:	bf48      	it	mi
 80073b8:	9309      	strmi	r3, [sp, #36]	; 0x24
 80073ba:	f1bb 0f00 	cmp.w	fp, #0
 80073be:	db3d      	blt.n	800743c <_dtoa_r+0x23c>
 80073c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80073c6:	445b      	add	r3, fp
 80073c8:	9309      	str	r3, [sp, #36]	; 0x24
 80073ca:	2300      	movs	r3, #0
 80073cc:	930a      	str	r3, [sp, #40]	; 0x28
 80073ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073d0:	2b09      	cmp	r3, #9
 80073d2:	d867      	bhi.n	80074a4 <_dtoa_r+0x2a4>
 80073d4:	2b05      	cmp	r3, #5
 80073d6:	bfc4      	itt	gt
 80073d8:	3b04      	subgt	r3, #4
 80073da:	9322      	strgt	r3, [sp, #136]	; 0x88
 80073dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073de:	bfc8      	it	gt
 80073e0:	2400      	movgt	r4, #0
 80073e2:	f1a3 0302 	sub.w	r3, r3, #2
 80073e6:	bfd8      	it	le
 80073e8:	2401      	movle	r4, #1
 80073ea:	2b03      	cmp	r3, #3
 80073ec:	f200 8086 	bhi.w	80074fc <_dtoa_r+0x2fc>
 80073f0:	e8df f003 	tbb	[pc, r3]
 80073f4:	5637392c 	.word	0x5637392c
 80073f8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80073fc:	441c      	add	r4, r3
 80073fe:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007402:	2b20      	cmp	r3, #32
 8007404:	bfc1      	itttt	gt
 8007406:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800740a:	fa09 f903 	lslgt.w	r9, r9, r3
 800740e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8007412:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007416:	bfd6      	itet	le
 8007418:	f1c3 0320 	rsble	r3, r3, #32
 800741c:	ea49 0003 	orrgt.w	r0, r9, r3
 8007420:	fa06 f003 	lslle.w	r0, r6, r3
 8007424:	f7f8 ffe8 	bl	80003f8 <__aeabi_ui2d>
 8007428:	2201      	movs	r2, #1
 800742a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800742e:	3c01      	subs	r4, #1
 8007430:	9213      	str	r2, [sp, #76]	; 0x4c
 8007432:	e76f      	b.n	8007314 <_dtoa_r+0x114>
 8007434:	2301      	movs	r3, #1
 8007436:	e7b3      	b.n	80073a0 <_dtoa_r+0x1a0>
 8007438:	900f      	str	r0, [sp, #60]	; 0x3c
 800743a:	e7b2      	b.n	80073a2 <_dtoa_r+0x1a2>
 800743c:	f1cb 0300 	rsb	r3, fp, #0
 8007440:	930a      	str	r3, [sp, #40]	; 0x28
 8007442:	2300      	movs	r3, #0
 8007444:	eba9 090b 	sub.w	r9, r9, fp
 8007448:	930e      	str	r3, [sp, #56]	; 0x38
 800744a:	e7c0      	b.n	80073ce <_dtoa_r+0x1ce>
 800744c:	2300      	movs	r3, #0
 800744e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007450:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007452:	2b00      	cmp	r3, #0
 8007454:	dc55      	bgt.n	8007502 <_dtoa_r+0x302>
 8007456:	2301      	movs	r3, #1
 8007458:	461a      	mov	r2, r3
 800745a:	9306      	str	r3, [sp, #24]
 800745c:	9308      	str	r3, [sp, #32]
 800745e:	9223      	str	r2, [sp, #140]	; 0x8c
 8007460:	e00b      	b.n	800747a <_dtoa_r+0x27a>
 8007462:	2301      	movs	r3, #1
 8007464:	e7f3      	b.n	800744e <_dtoa_r+0x24e>
 8007466:	2300      	movs	r3, #0
 8007468:	930b      	str	r3, [sp, #44]	; 0x2c
 800746a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800746c:	445b      	add	r3, fp
 800746e:	9306      	str	r3, [sp, #24]
 8007470:	3301      	adds	r3, #1
 8007472:	2b01      	cmp	r3, #1
 8007474:	9308      	str	r3, [sp, #32]
 8007476:	bfb8      	it	lt
 8007478:	2301      	movlt	r3, #1
 800747a:	2100      	movs	r1, #0
 800747c:	2204      	movs	r2, #4
 800747e:	69e8      	ldr	r0, [r5, #28]
 8007480:	f102 0614 	add.w	r6, r2, #20
 8007484:	429e      	cmp	r6, r3
 8007486:	d940      	bls.n	800750a <_dtoa_r+0x30a>
 8007488:	6041      	str	r1, [r0, #4]
 800748a:	4628      	mov	r0, r5
 800748c:	f001 f904 	bl	8008698 <_Balloc>
 8007490:	9003      	str	r0, [sp, #12]
 8007492:	2800      	cmp	r0, #0
 8007494:	d13c      	bne.n	8007510 <_dtoa_r+0x310>
 8007496:	4602      	mov	r2, r0
 8007498:	f240 11af 	movw	r1, #431	; 0x1af
 800749c:	4b16      	ldr	r3, [pc, #88]	; (80074f8 <_dtoa_r+0x2f8>)
 800749e:	e6c3      	b.n	8007228 <_dtoa_r+0x28>
 80074a0:	2301      	movs	r3, #1
 80074a2:	e7e1      	b.n	8007468 <_dtoa_r+0x268>
 80074a4:	2401      	movs	r4, #1
 80074a6:	2300      	movs	r3, #0
 80074a8:	940b      	str	r4, [sp, #44]	; 0x2c
 80074aa:	9322      	str	r3, [sp, #136]	; 0x88
 80074ac:	f04f 33ff 	mov.w	r3, #4294967295
 80074b0:	2200      	movs	r2, #0
 80074b2:	9306      	str	r3, [sp, #24]
 80074b4:	9308      	str	r3, [sp, #32]
 80074b6:	2312      	movs	r3, #18
 80074b8:	e7d1      	b.n	800745e <_dtoa_r+0x25e>
 80074ba:	bf00      	nop
 80074bc:	f3af 8000 	nop.w
 80074c0:	636f4361 	.word	0x636f4361
 80074c4:	3fd287a7 	.word	0x3fd287a7
 80074c8:	8b60c8b3 	.word	0x8b60c8b3
 80074cc:	3fc68a28 	.word	0x3fc68a28
 80074d0:	509f79fb 	.word	0x509f79fb
 80074d4:	3fd34413 	.word	0x3fd34413
 80074d8:	08009885 	.word	0x08009885
 80074dc:	08009947 	.word	0x08009947
 80074e0:	7ff00000 	.word	0x7ff00000
 80074e4:	08009943 	.word	0x08009943
 80074e8:	0800993a 	.word	0x0800993a
 80074ec:	08009862 	.word	0x08009862
 80074f0:	3ff80000 	.word	0x3ff80000
 80074f4:	08009a98 	.word	0x08009a98
 80074f8:	0800999f 	.word	0x0800999f
 80074fc:	2301      	movs	r3, #1
 80074fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007500:	e7d4      	b.n	80074ac <_dtoa_r+0x2ac>
 8007502:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007504:	9306      	str	r3, [sp, #24]
 8007506:	9308      	str	r3, [sp, #32]
 8007508:	e7b7      	b.n	800747a <_dtoa_r+0x27a>
 800750a:	3101      	adds	r1, #1
 800750c:	0052      	lsls	r2, r2, #1
 800750e:	e7b7      	b.n	8007480 <_dtoa_r+0x280>
 8007510:	69eb      	ldr	r3, [r5, #28]
 8007512:	9a03      	ldr	r2, [sp, #12]
 8007514:	601a      	str	r2, [r3, #0]
 8007516:	9b08      	ldr	r3, [sp, #32]
 8007518:	2b0e      	cmp	r3, #14
 800751a:	f200 80a8 	bhi.w	800766e <_dtoa_r+0x46e>
 800751e:	2c00      	cmp	r4, #0
 8007520:	f000 80a5 	beq.w	800766e <_dtoa_r+0x46e>
 8007524:	f1bb 0f00 	cmp.w	fp, #0
 8007528:	dd34      	ble.n	8007594 <_dtoa_r+0x394>
 800752a:	4b9a      	ldr	r3, [pc, #616]	; (8007794 <_dtoa_r+0x594>)
 800752c:	f00b 020f 	and.w	r2, fp, #15
 8007530:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007534:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007538:	e9d3 3400 	ldrd	r3, r4, [r3]
 800753c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007540:	ea4f 142b 	mov.w	r4, fp, asr #4
 8007544:	d016      	beq.n	8007574 <_dtoa_r+0x374>
 8007546:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800754a:	4b93      	ldr	r3, [pc, #588]	; (8007798 <_dtoa_r+0x598>)
 800754c:	2703      	movs	r7, #3
 800754e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007552:	f7f9 f8f5 	bl	8000740 <__aeabi_ddiv>
 8007556:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800755a:	f004 040f 	and.w	r4, r4, #15
 800755e:	4e8e      	ldr	r6, [pc, #568]	; (8007798 <_dtoa_r+0x598>)
 8007560:	b954      	cbnz	r4, 8007578 <_dtoa_r+0x378>
 8007562:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007566:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800756a:	f7f9 f8e9 	bl	8000740 <__aeabi_ddiv>
 800756e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007572:	e029      	b.n	80075c8 <_dtoa_r+0x3c8>
 8007574:	2702      	movs	r7, #2
 8007576:	e7f2      	b.n	800755e <_dtoa_r+0x35e>
 8007578:	07e1      	lsls	r1, r4, #31
 800757a:	d508      	bpl.n	800758e <_dtoa_r+0x38e>
 800757c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007580:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007584:	f7f8 ffb2 	bl	80004ec <__aeabi_dmul>
 8007588:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800758c:	3701      	adds	r7, #1
 800758e:	1064      	asrs	r4, r4, #1
 8007590:	3608      	adds	r6, #8
 8007592:	e7e5      	b.n	8007560 <_dtoa_r+0x360>
 8007594:	f000 80a5 	beq.w	80076e2 <_dtoa_r+0x4e2>
 8007598:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800759c:	f1cb 0400 	rsb	r4, fp, #0
 80075a0:	4b7c      	ldr	r3, [pc, #496]	; (8007794 <_dtoa_r+0x594>)
 80075a2:	f004 020f 	and.w	r2, r4, #15
 80075a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ae:	f7f8 ff9d 	bl	80004ec <__aeabi_dmul>
 80075b2:	2702      	movs	r7, #2
 80075b4:	2300      	movs	r3, #0
 80075b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075ba:	4e77      	ldr	r6, [pc, #476]	; (8007798 <_dtoa_r+0x598>)
 80075bc:	1124      	asrs	r4, r4, #4
 80075be:	2c00      	cmp	r4, #0
 80075c0:	f040 8084 	bne.w	80076cc <_dtoa_r+0x4cc>
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d1d2      	bne.n	800756e <_dtoa_r+0x36e>
 80075c8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80075cc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80075d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	f000 8087 	beq.w	80076e6 <_dtoa_r+0x4e6>
 80075d8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80075dc:	2200      	movs	r2, #0
 80075de:	4b6f      	ldr	r3, [pc, #444]	; (800779c <_dtoa_r+0x59c>)
 80075e0:	f7f9 f9f6 	bl	80009d0 <__aeabi_dcmplt>
 80075e4:	2800      	cmp	r0, #0
 80075e6:	d07e      	beq.n	80076e6 <_dtoa_r+0x4e6>
 80075e8:	9b08      	ldr	r3, [sp, #32]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d07b      	beq.n	80076e6 <_dtoa_r+0x4e6>
 80075ee:	9b06      	ldr	r3, [sp, #24]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	dd38      	ble.n	8007666 <_dtoa_r+0x466>
 80075f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80075f8:	2200      	movs	r2, #0
 80075fa:	4b69      	ldr	r3, [pc, #420]	; (80077a0 <_dtoa_r+0x5a0>)
 80075fc:	f7f8 ff76 	bl	80004ec <__aeabi_dmul>
 8007600:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007604:	9c06      	ldr	r4, [sp, #24]
 8007606:	f10b 38ff 	add.w	r8, fp, #4294967295
 800760a:	3701      	adds	r7, #1
 800760c:	4638      	mov	r0, r7
 800760e:	f7f8 ff03 	bl	8000418 <__aeabi_i2d>
 8007612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007616:	f7f8 ff69 	bl	80004ec <__aeabi_dmul>
 800761a:	2200      	movs	r2, #0
 800761c:	4b61      	ldr	r3, [pc, #388]	; (80077a4 <_dtoa_r+0x5a4>)
 800761e:	f7f8 fdaf 	bl	8000180 <__adddf3>
 8007622:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007626:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800762a:	9611      	str	r6, [sp, #68]	; 0x44
 800762c:	2c00      	cmp	r4, #0
 800762e:	d15d      	bne.n	80076ec <_dtoa_r+0x4ec>
 8007630:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007634:	2200      	movs	r2, #0
 8007636:	4b5c      	ldr	r3, [pc, #368]	; (80077a8 <_dtoa_r+0x5a8>)
 8007638:	f7f8 fda0 	bl	800017c <__aeabi_dsub>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007644:	4633      	mov	r3, r6
 8007646:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007648:	f7f9 f9e0 	bl	8000a0c <__aeabi_dcmpgt>
 800764c:	2800      	cmp	r0, #0
 800764e:	f040 8295 	bne.w	8007b7c <_dtoa_r+0x97c>
 8007652:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007656:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007658:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800765c:	f7f9 f9b8 	bl	80009d0 <__aeabi_dcmplt>
 8007660:	2800      	cmp	r0, #0
 8007662:	f040 8289 	bne.w	8007b78 <_dtoa_r+0x978>
 8007666:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800766a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800766e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007670:	2b00      	cmp	r3, #0
 8007672:	f2c0 8151 	blt.w	8007918 <_dtoa_r+0x718>
 8007676:	f1bb 0f0e 	cmp.w	fp, #14
 800767a:	f300 814d 	bgt.w	8007918 <_dtoa_r+0x718>
 800767e:	4b45      	ldr	r3, [pc, #276]	; (8007794 <_dtoa_r+0x594>)
 8007680:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007684:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007688:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800768c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800768e:	2b00      	cmp	r3, #0
 8007690:	f280 80da 	bge.w	8007848 <_dtoa_r+0x648>
 8007694:	9b08      	ldr	r3, [sp, #32]
 8007696:	2b00      	cmp	r3, #0
 8007698:	f300 80d6 	bgt.w	8007848 <_dtoa_r+0x648>
 800769c:	f040 826b 	bne.w	8007b76 <_dtoa_r+0x976>
 80076a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076a4:	2200      	movs	r2, #0
 80076a6:	4b40      	ldr	r3, [pc, #256]	; (80077a8 <_dtoa_r+0x5a8>)
 80076a8:	f7f8 ff20 	bl	80004ec <__aeabi_dmul>
 80076ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076b0:	f7f9 f9a2 	bl	80009f8 <__aeabi_dcmpge>
 80076b4:	9c08      	ldr	r4, [sp, #32]
 80076b6:	4626      	mov	r6, r4
 80076b8:	2800      	cmp	r0, #0
 80076ba:	f040 8241 	bne.w	8007b40 <_dtoa_r+0x940>
 80076be:	2331      	movs	r3, #49	; 0x31
 80076c0:	9f03      	ldr	r7, [sp, #12]
 80076c2:	f10b 0b01 	add.w	fp, fp, #1
 80076c6:	f807 3b01 	strb.w	r3, [r7], #1
 80076ca:	e23d      	b.n	8007b48 <_dtoa_r+0x948>
 80076cc:	07e2      	lsls	r2, r4, #31
 80076ce:	d505      	bpl.n	80076dc <_dtoa_r+0x4dc>
 80076d0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80076d4:	f7f8 ff0a 	bl	80004ec <__aeabi_dmul>
 80076d8:	2301      	movs	r3, #1
 80076da:	3701      	adds	r7, #1
 80076dc:	1064      	asrs	r4, r4, #1
 80076de:	3608      	adds	r6, #8
 80076e0:	e76d      	b.n	80075be <_dtoa_r+0x3be>
 80076e2:	2702      	movs	r7, #2
 80076e4:	e770      	b.n	80075c8 <_dtoa_r+0x3c8>
 80076e6:	46d8      	mov	r8, fp
 80076e8:	9c08      	ldr	r4, [sp, #32]
 80076ea:	e78f      	b.n	800760c <_dtoa_r+0x40c>
 80076ec:	9903      	ldr	r1, [sp, #12]
 80076ee:	4b29      	ldr	r3, [pc, #164]	; (8007794 <_dtoa_r+0x594>)
 80076f0:	4421      	add	r1, r4
 80076f2:	9112      	str	r1, [sp, #72]	; 0x48
 80076f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076f6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80076fa:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80076fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007702:	2900      	cmp	r1, #0
 8007704:	d054      	beq.n	80077b0 <_dtoa_r+0x5b0>
 8007706:	2000      	movs	r0, #0
 8007708:	4928      	ldr	r1, [pc, #160]	; (80077ac <_dtoa_r+0x5ac>)
 800770a:	f7f9 f819 	bl	8000740 <__aeabi_ddiv>
 800770e:	463b      	mov	r3, r7
 8007710:	4632      	mov	r2, r6
 8007712:	f7f8 fd33 	bl	800017c <__aeabi_dsub>
 8007716:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800771a:	9f03      	ldr	r7, [sp, #12]
 800771c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007720:	f7f9 f994 	bl	8000a4c <__aeabi_d2iz>
 8007724:	4604      	mov	r4, r0
 8007726:	f7f8 fe77 	bl	8000418 <__aeabi_i2d>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007732:	f7f8 fd23 	bl	800017c <__aeabi_dsub>
 8007736:	4602      	mov	r2, r0
 8007738:	460b      	mov	r3, r1
 800773a:	3430      	adds	r4, #48	; 0x30
 800773c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007740:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007744:	f807 4b01 	strb.w	r4, [r7], #1
 8007748:	f7f9 f942 	bl	80009d0 <__aeabi_dcmplt>
 800774c:	2800      	cmp	r0, #0
 800774e:	d173      	bne.n	8007838 <_dtoa_r+0x638>
 8007750:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007754:	2000      	movs	r0, #0
 8007756:	4911      	ldr	r1, [pc, #68]	; (800779c <_dtoa_r+0x59c>)
 8007758:	f7f8 fd10 	bl	800017c <__aeabi_dsub>
 800775c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007760:	f7f9 f936 	bl	80009d0 <__aeabi_dcmplt>
 8007764:	2800      	cmp	r0, #0
 8007766:	f040 80b6 	bne.w	80078d6 <_dtoa_r+0x6d6>
 800776a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800776c:	429f      	cmp	r7, r3
 800776e:	f43f af7a 	beq.w	8007666 <_dtoa_r+0x466>
 8007772:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007776:	2200      	movs	r2, #0
 8007778:	4b09      	ldr	r3, [pc, #36]	; (80077a0 <_dtoa_r+0x5a0>)
 800777a:	f7f8 feb7 	bl	80004ec <__aeabi_dmul>
 800777e:	2200      	movs	r2, #0
 8007780:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007784:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007788:	4b05      	ldr	r3, [pc, #20]	; (80077a0 <_dtoa_r+0x5a0>)
 800778a:	f7f8 feaf 	bl	80004ec <__aeabi_dmul>
 800778e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007792:	e7c3      	b.n	800771c <_dtoa_r+0x51c>
 8007794:	08009a98 	.word	0x08009a98
 8007798:	08009a70 	.word	0x08009a70
 800779c:	3ff00000 	.word	0x3ff00000
 80077a0:	40240000 	.word	0x40240000
 80077a4:	401c0000 	.word	0x401c0000
 80077a8:	40140000 	.word	0x40140000
 80077ac:	3fe00000 	.word	0x3fe00000
 80077b0:	4630      	mov	r0, r6
 80077b2:	4639      	mov	r1, r7
 80077b4:	f7f8 fe9a 	bl	80004ec <__aeabi_dmul>
 80077b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80077be:	9c03      	ldr	r4, [sp, #12]
 80077c0:	9314      	str	r3, [sp, #80]	; 0x50
 80077c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077c6:	f7f9 f941 	bl	8000a4c <__aeabi_d2iz>
 80077ca:	9015      	str	r0, [sp, #84]	; 0x54
 80077cc:	f7f8 fe24 	bl	8000418 <__aeabi_i2d>
 80077d0:	4602      	mov	r2, r0
 80077d2:	460b      	mov	r3, r1
 80077d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077d8:	f7f8 fcd0 	bl	800017c <__aeabi_dsub>
 80077dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077de:	4606      	mov	r6, r0
 80077e0:	3330      	adds	r3, #48	; 0x30
 80077e2:	f804 3b01 	strb.w	r3, [r4], #1
 80077e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077e8:	460f      	mov	r7, r1
 80077ea:	429c      	cmp	r4, r3
 80077ec:	f04f 0200 	mov.w	r2, #0
 80077f0:	d124      	bne.n	800783c <_dtoa_r+0x63c>
 80077f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077f6:	4baf      	ldr	r3, [pc, #700]	; (8007ab4 <_dtoa_r+0x8b4>)
 80077f8:	f7f8 fcc2 	bl	8000180 <__adddf3>
 80077fc:	4602      	mov	r2, r0
 80077fe:	460b      	mov	r3, r1
 8007800:	4630      	mov	r0, r6
 8007802:	4639      	mov	r1, r7
 8007804:	f7f9 f902 	bl	8000a0c <__aeabi_dcmpgt>
 8007808:	2800      	cmp	r0, #0
 800780a:	d163      	bne.n	80078d4 <_dtoa_r+0x6d4>
 800780c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007810:	2000      	movs	r0, #0
 8007812:	49a8      	ldr	r1, [pc, #672]	; (8007ab4 <_dtoa_r+0x8b4>)
 8007814:	f7f8 fcb2 	bl	800017c <__aeabi_dsub>
 8007818:	4602      	mov	r2, r0
 800781a:	460b      	mov	r3, r1
 800781c:	4630      	mov	r0, r6
 800781e:	4639      	mov	r1, r7
 8007820:	f7f9 f8d6 	bl	80009d0 <__aeabi_dcmplt>
 8007824:	2800      	cmp	r0, #0
 8007826:	f43f af1e 	beq.w	8007666 <_dtoa_r+0x466>
 800782a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800782c:	1e7b      	subs	r3, r7, #1
 800782e:	9314      	str	r3, [sp, #80]	; 0x50
 8007830:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007834:	2b30      	cmp	r3, #48	; 0x30
 8007836:	d0f8      	beq.n	800782a <_dtoa_r+0x62a>
 8007838:	46c3      	mov	fp, r8
 800783a:	e03b      	b.n	80078b4 <_dtoa_r+0x6b4>
 800783c:	4b9e      	ldr	r3, [pc, #632]	; (8007ab8 <_dtoa_r+0x8b8>)
 800783e:	f7f8 fe55 	bl	80004ec <__aeabi_dmul>
 8007842:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007846:	e7bc      	b.n	80077c2 <_dtoa_r+0x5c2>
 8007848:	9f03      	ldr	r7, [sp, #12]
 800784a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800784e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007852:	4640      	mov	r0, r8
 8007854:	4649      	mov	r1, r9
 8007856:	f7f8 ff73 	bl	8000740 <__aeabi_ddiv>
 800785a:	f7f9 f8f7 	bl	8000a4c <__aeabi_d2iz>
 800785e:	4604      	mov	r4, r0
 8007860:	f7f8 fdda 	bl	8000418 <__aeabi_i2d>
 8007864:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007868:	f7f8 fe40 	bl	80004ec <__aeabi_dmul>
 800786c:	4602      	mov	r2, r0
 800786e:	460b      	mov	r3, r1
 8007870:	4640      	mov	r0, r8
 8007872:	4649      	mov	r1, r9
 8007874:	f7f8 fc82 	bl	800017c <__aeabi_dsub>
 8007878:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800787c:	f807 6b01 	strb.w	r6, [r7], #1
 8007880:	9e03      	ldr	r6, [sp, #12]
 8007882:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007886:	1bbe      	subs	r6, r7, r6
 8007888:	45b4      	cmp	ip, r6
 800788a:	4602      	mov	r2, r0
 800788c:	460b      	mov	r3, r1
 800788e:	d136      	bne.n	80078fe <_dtoa_r+0x6fe>
 8007890:	f7f8 fc76 	bl	8000180 <__adddf3>
 8007894:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007898:	4680      	mov	r8, r0
 800789a:	4689      	mov	r9, r1
 800789c:	f7f9 f8b6 	bl	8000a0c <__aeabi_dcmpgt>
 80078a0:	bb58      	cbnz	r0, 80078fa <_dtoa_r+0x6fa>
 80078a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078a6:	4640      	mov	r0, r8
 80078a8:	4649      	mov	r1, r9
 80078aa:	f7f9 f887 	bl	80009bc <__aeabi_dcmpeq>
 80078ae:	b108      	cbz	r0, 80078b4 <_dtoa_r+0x6b4>
 80078b0:	07e3      	lsls	r3, r4, #31
 80078b2:	d422      	bmi.n	80078fa <_dtoa_r+0x6fa>
 80078b4:	4651      	mov	r1, sl
 80078b6:	4628      	mov	r0, r5
 80078b8:	f000 ff2e 	bl	8008718 <_Bfree>
 80078bc:	2300      	movs	r3, #0
 80078be:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80078c0:	703b      	strb	r3, [r7, #0]
 80078c2:	f10b 0301 	add.w	r3, fp, #1
 80078c6:	6013      	str	r3, [r2, #0]
 80078c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	f43f ace6 	beq.w	800729c <_dtoa_r+0x9c>
 80078d0:	601f      	str	r7, [r3, #0]
 80078d2:	e4e3      	b.n	800729c <_dtoa_r+0x9c>
 80078d4:	4627      	mov	r7, r4
 80078d6:	463b      	mov	r3, r7
 80078d8:	461f      	mov	r7, r3
 80078da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078de:	2a39      	cmp	r2, #57	; 0x39
 80078e0:	d107      	bne.n	80078f2 <_dtoa_r+0x6f2>
 80078e2:	9a03      	ldr	r2, [sp, #12]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d1f7      	bne.n	80078d8 <_dtoa_r+0x6d8>
 80078e8:	2230      	movs	r2, #48	; 0x30
 80078ea:	9903      	ldr	r1, [sp, #12]
 80078ec:	f108 0801 	add.w	r8, r8, #1
 80078f0:	700a      	strb	r2, [r1, #0]
 80078f2:	781a      	ldrb	r2, [r3, #0]
 80078f4:	3201      	adds	r2, #1
 80078f6:	701a      	strb	r2, [r3, #0]
 80078f8:	e79e      	b.n	8007838 <_dtoa_r+0x638>
 80078fa:	46d8      	mov	r8, fp
 80078fc:	e7eb      	b.n	80078d6 <_dtoa_r+0x6d6>
 80078fe:	2200      	movs	r2, #0
 8007900:	4b6d      	ldr	r3, [pc, #436]	; (8007ab8 <_dtoa_r+0x8b8>)
 8007902:	f7f8 fdf3 	bl	80004ec <__aeabi_dmul>
 8007906:	2200      	movs	r2, #0
 8007908:	2300      	movs	r3, #0
 800790a:	4680      	mov	r8, r0
 800790c:	4689      	mov	r9, r1
 800790e:	f7f9 f855 	bl	80009bc <__aeabi_dcmpeq>
 8007912:	2800      	cmp	r0, #0
 8007914:	d09b      	beq.n	800784e <_dtoa_r+0x64e>
 8007916:	e7cd      	b.n	80078b4 <_dtoa_r+0x6b4>
 8007918:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800791a:	2a00      	cmp	r2, #0
 800791c:	f000 80c4 	beq.w	8007aa8 <_dtoa_r+0x8a8>
 8007920:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007922:	2a01      	cmp	r2, #1
 8007924:	f300 80a8 	bgt.w	8007a78 <_dtoa_r+0x878>
 8007928:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800792a:	2a00      	cmp	r2, #0
 800792c:	f000 80a0 	beq.w	8007a70 <_dtoa_r+0x870>
 8007930:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007934:	464f      	mov	r7, r9
 8007936:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007938:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800793a:	2101      	movs	r1, #1
 800793c:	441a      	add	r2, r3
 800793e:	4628      	mov	r0, r5
 8007940:	4499      	add	r9, r3
 8007942:	9209      	str	r2, [sp, #36]	; 0x24
 8007944:	f000 ffe8 	bl	8008918 <__i2b>
 8007948:	4606      	mov	r6, r0
 800794a:	b15f      	cbz	r7, 8007964 <_dtoa_r+0x764>
 800794c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800794e:	2b00      	cmp	r3, #0
 8007950:	dd08      	ble.n	8007964 <_dtoa_r+0x764>
 8007952:	42bb      	cmp	r3, r7
 8007954:	bfa8      	it	ge
 8007956:	463b      	movge	r3, r7
 8007958:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800795a:	eba9 0903 	sub.w	r9, r9, r3
 800795e:	1aff      	subs	r7, r7, r3
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	9309      	str	r3, [sp, #36]	; 0x24
 8007964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007966:	b1f3      	cbz	r3, 80079a6 <_dtoa_r+0x7a6>
 8007968:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800796a:	2b00      	cmp	r3, #0
 800796c:	f000 80a0 	beq.w	8007ab0 <_dtoa_r+0x8b0>
 8007970:	2c00      	cmp	r4, #0
 8007972:	dd10      	ble.n	8007996 <_dtoa_r+0x796>
 8007974:	4631      	mov	r1, r6
 8007976:	4622      	mov	r2, r4
 8007978:	4628      	mov	r0, r5
 800797a:	f001 f88b 	bl	8008a94 <__pow5mult>
 800797e:	4652      	mov	r2, sl
 8007980:	4601      	mov	r1, r0
 8007982:	4606      	mov	r6, r0
 8007984:	4628      	mov	r0, r5
 8007986:	f000 ffdd 	bl	8008944 <__multiply>
 800798a:	4680      	mov	r8, r0
 800798c:	4651      	mov	r1, sl
 800798e:	4628      	mov	r0, r5
 8007990:	f000 fec2 	bl	8008718 <_Bfree>
 8007994:	46c2      	mov	sl, r8
 8007996:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007998:	1b1a      	subs	r2, r3, r4
 800799a:	d004      	beq.n	80079a6 <_dtoa_r+0x7a6>
 800799c:	4651      	mov	r1, sl
 800799e:	4628      	mov	r0, r5
 80079a0:	f001 f878 	bl	8008a94 <__pow5mult>
 80079a4:	4682      	mov	sl, r0
 80079a6:	2101      	movs	r1, #1
 80079a8:	4628      	mov	r0, r5
 80079aa:	f000 ffb5 	bl	8008918 <__i2b>
 80079ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079b0:	4604      	mov	r4, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f340 8082 	ble.w	8007abc <_dtoa_r+0x8bc>
 80079b8:	461a      	mov	r2, r3
 80079ba:	4601      	mov	r1, r0
 80079bc:	4628      	mov	r0, r5
 80079be:	f001 f869 	bl	8008a94 <__pow5mult>
 80079c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079c4:	4604      	mov	r4, r0
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	dd7b      	ble.n	8007ac2 <_dtoa_r+0x8c2>
 80079ca:	f04f 0800 	mov.w	r8, #0
 80079ce:	6923      	ldr	r3, [r4, #16]
 80079d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079d4:	6918      	ldr	r0, [r3, #16]
 80079d6:	f000 ff51 	bl	800887c <__hi0bits>
 80079da:	f1c0 0020 	rsb	r0, r0, #32
 80079de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079e0:	4418      	add	r0, r3
 80079e2:	f010 001f 	ands.w	r0, r0, #31
 80079e6:	f000 8092 	beq.w	8007b0e <_dtoa_r+0x90e>
 80079ea:	f1c0 0320 	rsb	r3, r0, #32
 80079ee:	2b04      	cmp	r3, #4
 80079f0:	f340 8085 	ble.w	8007afe <_dtoa_r+0x8fe>
 80079f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f6:	f1c0 001c 	rsb	r0, r0, #28
 80079fa:	4403      	add	r3, r0
 80079fc:	4481      	add	r9, r0
 80079fe:	4407      	add	r7, r0
 8007a00:	9309      	str	r3, [sp, #36]	; 0x24
 8007a02:	f1b9 0f00 	cmp.w	r9, #0
 8007a06:	dd05      	ble.n	8007a14 <_dtoa_r+0x814>
 8007a08:	4651      	mov	r1, sl
 8007a0a:	464a      	mov	r2, r9
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	f001 f89b 	bl	8008b48 <__lshift>
 8007a12:	4682      	mov	sl, r0
 8007a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	dd05      	ble.n	8007a26 <_dtoa_r+0x826>
 8007a1a:	4621      	mov	r1, r4
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	4628      	mov	r0, r5
 8007a20:	f001 f892 	bl	8008b48 <__lshift>
 8007a24:	4604      	mov	r4, r0
 8007a26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d072      	beq.n	8007b12 <_dtoa_r+0x912>
 8007a2c:	4621      	mov	r1, r4
 8007a2e:	4650      	mov	r0, sl
 8007a30:	f001 f8f6 	bl	8008c20 <__mcmp>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	da6c      	bge.n	8007b12 <_dtoa_r+0x912>
 8007a38:	2300      	movs	r3, #0
 8007a3a:	4651      	mov	r1, sl
 8007a3c:	220a      	movs	r2, #10
 8007a3e:	4628      	mov	r0, r5
 8007a40:	f000 fe8c 	bl	800875c <__multadd>
 8007a44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a46:	4682      	mov	sl, r0
 8007a48:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f000 81ac 	beq.w	8007daa <_dtoa_r+0xbaa>
 8007a52:	2300      	movs	r3, #0
 8007a54:	4631      	mov	r1, r6
 8007a56:	220a      	movs	r2, #10
 8007a58:	4628      	mov	r0, r5
 8007a5a:	f000 fe7f 	bl	800875c <__multadd>
 8007a5e:	9b06      	ldr	r3, [sp, #24]
 8007a60:	4606      	mov	r6, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	f300 8093 	bgt.w	8007b8e <_dtoa_r+0x98e>
 8007a68:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a6a:	2b02      	cmp	r3, #2
 8007a6c:	dc59      	bgt.n	8007b22 <_dtoa_r+0x922>
 8007a6e:	e08e      	b.n	8007b8e <_dtoa_r+0x98e>
 8007a70:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007a72:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a76:	e75d      	b.n	8007934 <_dtoa_r+0x734>
 8007a78:	9b08      	ldr	r3, [sp, #32]
 8007a7a:	1e5c      	subs	r4, r3, #1
 8007a7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a7e:	42a3      	cmp	r3, r4
 8007a80:	bfbf      	itttt	lt
 8007a82:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007a84:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007a86:	1ae3      	sublt	r3, r4, r3
 8007a88:	18d2      	addlt	r2, r2, r3
 8007a8a:	bfa8      	it	ge
 8007a8c:	1b1c      	subge	r4, r3, r4
 8007a8e:	9b08      	ldr	r3, [sp, #32]
 8007a90:	bfbe      	ittt	lt
 8007a92:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007a94:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007a96:	2400      	movlt	r4, #0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	bfb5      	itete	lt
 8007a9c:	eba9 0703 	sublt.w	r7, r9, r3
 8007aa0:	464f      	movge	r7, r9
 8007aa2:	2300      	movlt	r3, #0
 8007aa4:	9b08      	ldrge	r3, [sp, #32]
 8007aa6:	e747      	b.n	8007938 <_dtoa_r+0x738>
 8007aa8:	464f      	mov	r7, r9
 8007aaa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007aac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007aae:	e74c      	b.n	800794a <_dtoa_r+0x74a>
 8007ab0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ab2:	e773      	b.n	800799c <_dtoa_r+0x79c>
 8007ab4:	3fe00000 	.word	0x3fe00000
 8007ab8:	40240000 	.word	0x40240000
 8007abc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	dc18      	bgt.n	8007af4 <_dtoa_r+0x8f4>
 8007ac2:	9b04      	ldr	r3, [sp, #16]
 8007ac4:	b9b3      	cbnz	r3, 8007af4 <_dtoa_r+0x8f4>
 8007ac6:	9b05      	ldr	r3, [sp, #20]
 8007ac8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007acc:	b993      	cbnz	r3, 8007af4 <_dtoa_r+0x8f4>
 8007ace:	9b05      	ldr	r3, [sp, #20]
 8007ad0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ad4:	0d1b      	lsrs	r3, r3, #20
 8007ad6:	051b      	lsls	r3, r3, #20
 8007ad8:	b17b      	cbz	r3, 8007afa <_dtoa_r+0x8fa>
 8007ada:	f04f 0801 	mov.w	r8, #1
 8007ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ae0:	f109 0901 	add.w	r9, r9, #1
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ae8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	f47f af6f 	bne.w	80079ce <_dtoa_r+0x7ce>
 8007af0:	2001      	movs	r0, #1
 8007af2:	e774      	b.n	80079de <_dtoa_r+0x7de>
 8007af4:	f04f 0800 	mov.w	r8, #0
 8007af8:	e7f6      	b.n	8007ae8 <_dtoa_r+0x8e8>
 8007afa:	4698      	mov	r8, r3
 8007afc:	e7f4      	b.n	8007ae8 <_dtoa_r+0x8e8>
 8007afe:	d080      	beq.n	8007a02 <_dtoa_r+0x802>
 8007b00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b02:	331c      	adds	r3, #28
 8007b04:	441a      	add	r2, r3
 8007b06:	4499      	add	r9, r3
 8007b08:	441f      	add	r7, r3
 8007b0a:	9209      	str	r2, [sp, #36]	; 0x24
 8007b0c:	e779      	b.n	8007a02 <_dtoa_r+0x802>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	e7f6      	b.n	8007b00 <_dtoa_r+0x900>
 8007b12:	9b08      	ldr	r3, [sp, #32]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	dc34      	bgt.n	8007b82 <_dtoa_r+0x982>
 8007b18:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b1a:	2b02      	cmp	r3, #2
 8007b1c:	dd31      	ble.n	8007b82 <_dtoa_r+0x982>
 8007b1e:	9b08      	ldr	r3, [sp, #32]
 8007b20:	9306      	str	r3, [sp, #24]
 8007b22:	9b06      	ldr	r3, [sp, #24]
 8007b24:	b963      	cbnz	r3, 8007b40 <_dtoa_r+0x940>
 8007b26:	4621      	mov	r1, r4
 8007b28:	2205      	movs	r2, #5
 8007b2a:	4628      	mov	r0, r5
 8007b2c:	f000 fe16 	bl	800875c <__multadd>
 8007b30:	4601      	mov	r1, r0
 8007b32:	4604      	mov	r4, r0
 8007b34:	4650      	mov	r0, sl
 8007b36:	f001 f873 	bl	8008c20 <__mcmp>
 8007b3a:	2800      	cmp	r0, #0
 8007b3c:	f73f adbf 	bgt.w	80076be <_dtoa_r+0x4be>
 8007b40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b42:	9f03      	ldr	r7, [sp, #12]
 8007b44:	ea6f 0b03 	mvn.w	fp, r3
 8007b48:	f04f 0800 	mov.w	r8, #0
 8007b4c:	4621      	mov	r1, r4
 8007b4e:	4628      	mov	r0, r5
 8007b50:	f000 fde2 	bl	8008718 <_Bfree>
 8007b54:	2e00      	cmp	r6, #0
 8007b56:	f43f aead 	beq.w	80078b4 <_dtoa_r+0x6b4>
 8007b5a:	f1b8 0f00 	cmp.w	r8, #0
 8007b5e:	d005      	beq.n	8007b6c <_dtoa_r+0x96c>
 8007b60:	45b0      	cmp	r8, r6
 8007b62:	d003      	beq.n	8007b6c <_dtoa_r+0x96c>
 8007b64:	4641      	mov	r1, r8
 8007b66:	4628      	mov	r0, r5
 8007b68:	f000 fdd6 	bl	8008718 <_Bfree>
 8007b6c:	4631      	mov	r1, r6
 8007b6e:	4628      	mov	r0, r5
 8007b70:	f000 fdd2 	bl	8008718 <_Bfree>
 8007b74:	e69e      	b.n	80078b4 <_dtoa_r+0x6b4>
 8007b76:	2400      	movs	r4, #0
 8007b78:	4626      	mov	r6, r4
 8007b7a:	e7e1      	b.n	8007b40 <_dtoa_r+0x940>
 8007b7c:	46c3      	mov	fp, r8
 8007b7e:	4626      	mov	r6, r4
 8007b80:	e59d      	b.n	80076be <_dtoa_r+0x4be>
 8007b82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f000 80c8 	beq.w	8007d1a <_dtoa_r+0xb1a>
 8007b8a:	9b08      	ldr	r3, [sp, #32]
 8007b8c:	9306      	str	r3, [sp, #24]
 8007b8e:	2f00      	cmp	r7, #0
 8007b90:	dd05      	ble.n	8007b9e <_dtoa_r+0x99e>
 8007b92:	4631      	mov	r1, r6
 8007b94:	463a      	mov	r2, r7
 8007b96:	4628      	mov	r0, r5
 8007b98:	f000 ffd6 	bl	8008b48 <__lshift>
 8007b9c:	4606      	mov	r6, r0
 8007b9e:	f1b8 0f00 	cmp.w	r8, #0
 8007ba2:	d05b      	beq.n	8007c5c <_dtoa_r+0xa5c>
 8007ba4:	4628      	mov	r0, r5
 8007ba6:	6871      	ldr	r1, [r6, #4]
 8007ba8:	f000 fd76 	bl	8008698 <_Balloc>
 8007bac:	4607      	mov	r7, r0
 8007bae:	b928      	cbnz	r0, 8007bbc <_dtoa_r+0x9bc>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007bb6:	4b81      	ldr	r3, [pc, #516]	; (8007dbc <_dtoa_r+0xbbc>)
 8007bb8:	f7ff bb36 	b.w	8007228 <_dtoa_r+0x28>
 8007bbc:	6932      	ldr	r2, [r6, #16]
 8007bbe:	f106 010c 	add.w	r1, r6, #12
 8007bc2:	3202      	adds	r2, #2
 8007bc4:	0092      	lsls	r2, r2, #2
 8007bc6:	300c      	adds	r0, #12
 8007bc8:	f7ff fa5b 	bl	8007082 <memcpy>
 8007bcc:	2201      	movs	r2, #1
 8007bce:	4639      	mov	r1, r7
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	f000 ffb9 	bl	8008b48 <__lshift>
 8007bd6:	46b0      	mov	r8, r6
 8007bd8:	4606      	mov	r6, r0
 8007bda:	9b03      	ldr	r3, [sp, #12]
 8007bdc:	9a03      	ldr	r2, [sp, #12]
 8007bde:	3301      	adds	r3, #1
 8007be0:	9308      	str	r3, [sp, #32]
 8007be2:	9b06      	ldr	r3, [sp, #24]
 8007be4:	4413      	add	r3, r2
 8007be6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007be8:	9b04      	ldr	r3, [sp, #16]
 8007bea:	f003 0301 	and.w	r3, r3, #1
 8007bee:	930a      	str	r3, [sp, #40]	; 0x28
 8007bf0:	9b08      	ldr	r3, [sp, #32]
 8007bf2:	4621      	mov	r1, r4
 8007bf4:	3b01      	subs	r3, #1
 8007bf6:	4650      	mov	r0, sl
 8007bf8:	9304      	str	r3, [sp, #16]
 8007bfa:	f7ff fa75 	bl	80070e8 <quorem>
 8007bfe:	4641      	mov	r1, r8
 8007c00:	9006      	str	r0, [sp, #24]
 8007c02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007c06:	4650      	mov	r0, sl
 8007c08:	f001 f80a 	bl	8008c20 <__mcmp>
 8007c0c:	4632      	mov	r2, r6
 8007c0e:	9009      	str	r0, [sp, #36]	; 0x24
 8007c10:	4621      	mov	r1, r4
 8007c12:	4628      	mov	r0, r5
 8007c14:	f001 f820 	bl	8008c58 <__mdiff>
 8007c18:	68c2      	ldr	r2, [r0, #12]
 8007c1a:	4607      	mov	r7, r0
 8007c1c:	bb02      	cbnz	r2, 8007c60 <_dtoa_r+0xa60>
 8007c1e:	4601      	mov	r1, r0
 8007c20:	4650      	mov	r0, sl
 8007c22:	f000 fffd 	bl	8008c20 <__mcmp>
 8007c26:	4602      	mov	r2, r0
 8007c28:	4639      	mov	r1, r7
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	920c      	str	r2, [sp, #48]	; 0x30
 8007c2e:	f000 fd73 	bl	8008718 <_Bfree>
 8007c32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c34:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c36:	9f08      	ldr	r7, [sp, #32]
 8007c38:	ea43 0102 	orr.w	r1, r3, r2
 8007c3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c3e:	4319      	orrs	r1, r3
 8007c40:	d110      	bne.n	8007c64 <_dtoa_r+0xa64>
 8007c42:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c46:	d029      	beq.n	8007c9c <_dtoa_r+0xa9c>
 8007c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	dd02      	ble.n	8007c54 <_dtoa_r+0xa54>
 8007c4e:	9b06      	ldr	r3, [sp, #24]
 8007c50:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007c54:	9b04      	ldr	r3, [sp, #16]
 8007c56:	f883 9000 	strb.w	r9, [r3]
 8007c5a:	e777      	b.n	8007b4c <_dtoa_r+0x94c>
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	e7ba      	b.n	8007bd6 <_dtoa_r+0x9d6>
 8007c60:	2201      	movs	r2, #1
 8007c62:	e7e1      	b.n	8007c28 <_dtoa_r+0xa28>
 8007c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	db04      	blt.n	8007c74 <_dtoa_r+0xa74>
 8007c6a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007c6c:	430b      	orrs	r3, r1
 8007c6e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007c70:	430b      	orrs	r3, r1
 8007c72:	d120      	bne.n	8007cb6 <_dtoa_r+0xab6>
 8007c74:	2a00      	cmp	r2, #0
 8007c76:	dded      	ble.n	8007c54 <_dtoa_r+0xa54>
 8007c78:	4651      	mov	r1, sl
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	f000 ff63 	bl	8008b48 <__lshift>
 8007c82:	4621      	mov	r1, r4
 8007c84:	4682      	mov	sl, r0
 8007c86:	f000 ffcb 	bl	8008c20 <__mcmp>
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	dc03      	bgt.n	8007c96 <_dtoa_r+0xa96>
 8007c8e:	d1e1      	bne.n	8007c54 <_dtoa_r+0xa54>
 8007c90:	f019 0f01 	tst.w	r9, #1
 8007c94:	d0de      	beq.n	8007c54 <_dtoa_r+0xa54>
 8007c96:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c9a:	d1d8      	bne.n	8007c4e <_dtoa_r+0xa4e>
 8007c9c:	2339      	movs	r3, #57	; 0x39
 8007c9e:	9a04      	ldr	r2, [sp, #16]
 8007ca0:	7013      	strb	r3, [r2, #0]
 8007ca2:	463b      	mov	r3, r7
 8007ca4:	461f      	mov	r7, r3
 8007ca6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007caa:	3b01      	subs	r3, #1
 8007cac:	2a39      	cmp	r2, #57	; 0x39
 8007cae:	d06b      	beq.n	8007d88 <_dtoa_r+0xb88>
 8007cb0:	3201      	adds	r2, #1
 8007cb2:	701a      	strb	r2, [r3, #0]
 8007cb4:	e74a      	b.n	8007b4c <_dtoa_r+0x94c>
 8007cb6:	2a00      	cmp	r2, #0
 8007cb8:	dd07      	ble.n	8007cca <_dtoa_r+0xaca>
 8007cba:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007cbe:	d0ed      	beq.n	8007c9c <_dtoa_r+0xa9c>
 8007cc0:	9a04      	ldr	r2, [sp, #16]
 8007cc2:	f109 0301 	add.w	r3, r9, #1
 8007cc6:	7013      	strb	r3, [r2, #0]
 8007cc8:	e740      	b.n	8007b4c <_dtoa_r+0x94c>
 8007cca:	9b08      	ldr	r3, [sp, #32]
 8007ccc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cce:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d042      	beq.n	8007d5c <_dtoa_r+0xb5c>
 8007cd6:	4651      	mov	r1, sl
 8007cd8:	2300      	movs	r3, #0
 8007cda:	220a      	movs	r2, #10
 8007cdc:	4628      	mov	r0, r5
 8007cde:	f000 fd3d 	bl	800875c <__multadd>
 8007ce2:	45b0      	cmp	r8, r6
 8007ce4:	4682      	mov	sl, r0
 8007ce6:	f04f 0300 	mov.w	r3, #0
 8007cea:	f04f 020a 	mov.w	r2, #10
 8007cee:	4641      	mov	r1, r8
 8007cf0:	4628      	mov	r0, r5
 8007cf2:	d107      	bne.n	8007d04 <_dtoa_r+0xb04>
 8007cf4:	f000 fd32 	bl	800875c <__multadd>
 8007cf8:	4680      	mov	r8, r0
 8007cfa:	4606      	mov	r6, r0
 8007cfc:	9b08      	ldr	r3, [sp, #32]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	9308      	str	r3, [sp, #32]
 8007d02:	e775      	b.n	8007bf0 <_dtoa_r+0x9f0>
 8007d04:	f000 fd2a 	bl	800875c <__multadd>
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4680      	mov	r8, r0
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	220a      	movs	r2, #10
 8007d10:	4628      	mov	r0, r5
 8007d12:	f000 fd23 	bl	800875c <__multadd>
 8007d16:	4606      	mov	r6, r0
 8007d18:	e7f0      	b.n	8007cfc <_dtoa_r+0xafc>
 8007d1a:	9b08      	ldr	r3, [sp, #32]
 8007d1c:	9306      	str	r3, [sp, #24]
 8007d1e:	9f03      	ldr	r7, [sp, #12]
 8007d20:	4621      	mov	r1, r4
 8007d22:	4650      	mov	r0, sl
 8007d24:	f7ff f9e0 	bl	80070e8 <quorem>
 8007d28:	9b03      	ldr	r3, [sp, #12]
 8007d2a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007d2e:	f807 9b01 	strb.w	r9, [r7], #1
 8007d32:	1afa      	subs	r2, r7, r3
 8007d34:	9b06      	ldr	r3, [sp, #24]
 8007d36:	4293      	cmp	r3, r2
 8007d38:	dd07      	ble.n	8007d4a <_dtoa_r+0xb4a>
 8007d3a:	4651      	mov	r1, sl
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	220a      	movs	r2, #10
 8007d40:	4628      	mov	r0, r5
 8007d42:	f000 fd0b 	bl	800875c <__multadd>
 8007d46:	4682      	mov	sl, r0
 8007d48:	e7ea      	b.n	8007d20 <_dtoa_r+0xb20>
 8007d4a:	9b06      	ldr	r3, [sp, #24]
 8007d4c:	f04f 0800 	mov.w	r8, #0
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	bfcc      	ite	gt
 8007d54:	461f      	movgt	r7, r3
 8007d56:	2701      	movle	r7, #1
 8007d58:	9b03      	ldr	r3, [sp, #12]
 8007d5a:	441f      	add	r7, r3
 8007d5c:	4651      	mov	r1, sl
 8007d5e:	2201      	movs	r2, #1
 8007d60:	4628      	mov	r0, r5
 8007d62:	f000 fef1 	bl	8008b48 <__lshift>
 8007d66:	4621      	mov	r1, r4
 8007d68:	4682      	mov	sl, r0
 8007d6a:	f000 ff59 	bl	8008c20 <__mcmp>
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	dc97      	bgt.n	8007ca2 <_dtoa_r+0xaa2>
 8007d72:	d102      	bne.n	8007d7a <_dtoa_r+0xb7a>
 8007d74:	f019 0f01 	tst.w	r9, #1
 8007d78:	d193      	bne.n	8007ca2 <_dtoa_r+0xaa2>
 8007d7a:	463b      	mov	r3, r7
 8007d7c:	461f      	mov	r7, r3
 8007d7e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d82:	2a30      	cmp	r2, #48	; 0x30
 8007d84:	d0fa      	beq.n	8007d7c <_dtoa_r+0xb7c>
 8007d86:	e6e1      	b.n	8007b4c <_dtoa_r+0x94c>
 8007d88:	9a03      	ldr	r2, [sp, #12]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d18a      	bne.n	8007ca4 <_dtoa_r+0xaa4>
 8007d8e:	2331      	movs	r3, #49	; 0x31
 8007d90:	f10b 0b01 	add.w	fp, fp, #1
 8007d94:	e797      	b.n	8007cc6 <_dtoa_r+0xac6>
 8007d96:	4b0a      	ldr	r3, [pc, #40]	; (8007dc0 <_dtoa_r+0xbc0>)
 8007d98:	f7ff ba9f 	b.w	80072da <_dtoa_r+0xda>
 8007d9c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f47f aa77 	bne.w	8007292 <_dtoa_r+0x92>
 8007da4:	4b07      	ldr	r3, [pc, #28]	; (8007dc4 <_dtoa_r+0xbc4>)
 8007da6:	f7ff ba98 	b.w	80072da <_dtoa_r+0xda>
 8007daa:	9b06      	ldr	r3, [sp, #24]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	dcb6      	bgt.n	8007d1e <_dtoa_r+0xb1e>
 8007db0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	f73f aeb5 	bgt.w	8007b22 <_dtoa_r+0x922>
 8007db8:	e7b1      	b.n	8007d1e <_dtoa_r+0xb1e>
 8007dba:	bf00      	nop
 8007dbc:	0800999f 	.word	0x0800999f
 8007dc0:	08009861 	.word	0x08009861
 8007dc4:	0800993a 	.word	0x0800993a

08007dc8 <_free_r>:
 8007dc8:	b538      	push	{r3, r4, r5, lr}
 8007dca:	4605      	mov	r5, r0
 8007dcc:	2900      	cmp	r1, #0
 8007dce:	d040      	beq.n	8007e52 <_free_r+0x8a>
 8007dd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dd4:	1f0c      	subs	r4, r1, #4
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	bfb8      	it	lt
 8007dda:	18e4      	addlt	r4, r4, r3
 8007ddc:	f000 fc50 	bl	8008680 <__malloc_lock>
 8007de0:	4a1c      	ldr	r2, [pc, #112]	; (8007e54 <_free_r+0x8c>)
 8007de2:	6813      	ldr	r3, [r2, #0]
 8007de4:	b933      	cbnz	r3, 8007df4 <_free_r+0x2c>
 8007de6:	6063      	str	r3, [r4, #4]
 8007de8:	6014      	str	r4, [r2, #0]
 8007dea:	4628      	mov	r0, r5
 8007dec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007df0:	f000 bc4c 	b.w	800868c <__malloc_unlock>
 8007df4:	42a3      	cmp	r3, r4
 8007df6:	d908      	bls.n	8007e0a <_free_r+0x42>
 8007df8:	6820      	ldr	r0, [r4, #0]
 8007dfa:	1821      	adds	r1, r4, r0
 8007dfc:	428b      	cmp	r3, r1
 8007dfe:	bf01      	itttt	eq
 8007e00:	6819      	ldreq	r1, [r3, #0]
 8007e02:	685b      	ldreq	r3, [r3, #4]
 8007e04:	1809      	addeq	r1, r1, r0
 8007e06:	6021      	streq	r1, [r4, #0]
 8007e08:	e7ed      	b.n	8007de6 <_free_r+0x1e>
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	b10b      	cbz	r3, 8007e14 <_free_r+0x4c>
 8007e10:	42a3      	cmp	r3, r4
 8007e12:	d9fa      	bls.n	8007e0a <_free_r+0x42>
 8007e14:	6811      	ldr	r1, [r2, #0]
 8007e16:	1850      	adds	r0, r2, r1
 8007e18:	42a0      	cmp	r0, r4
 8007e1a:	d10b      	bne.n	8007e34 <_free_r+0x6c>
 8007e1c:	6820      	ldr	r0, [r4, #0]
 8007e1e:	4401      	add	r1, r0
 8007e20:	1850      	adds	r0, r2, r1
 8007e22:	4283      	cmp	r3, r0
 8007e24:	6011      	str	r1, [r2, #0]
 8007e26:	d1e0      	bne.n	8007dea <_free_r+0x22>
 8007e28:	6818      	ldr	r0, [r3, #0]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	4408      	add	r0, r1
 8007e2e:	6010      	str	r0, [r2, #0]
 8007e30:	6053      	str	r3, [r2, #4]
 8007e32:	e7da      	b.n	8007dea <_free_r+0x22>
 8007e34:	d902      	bls.n	8007e3c <_free_r+0x74>
 8007e36:	230c      	movs	r3, #12
 8007e38:	602b      	str	r3, [r5, #0]
 8007e3a:	e7d6      	b.n	8007dea <_free_r+0x22>
 8007e3c:	6820      	ldr	r0, [r4, #0]
 8007e3e:	1821      	adds	r1, r4, r0
 8007e40:	428b      	cmp	r3, r1
 8007e42:	bf01      	itttt	eq
 8007e44:	6819      	ldreq	r1, [r3, #0]
 8007e46:	685b      	ldreq	r3, [r3, #4]
 8007e48:	1809      	addeq	r1, r1, r0
 8007e4a:	6021      	streq	r1, [r4, #0]
 8007e4c:	6063      	str	r3, [r4, #4]
 8007e4e:	6054      	str	r4, [r2, #4]
 8007e50:	e7cb      	b.n	8007dea <_free_r+0x22>
 8007e52:	bd38      	pop	{r3, r4, r5, pc}
 8007e54:	200023c8 	.word	0x200023c8

08007e58 <rshift>:
 8007e58:	6903      	ldr	r3, [r0, #16]
 8007e5a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007e62:	f100 0414 	add.w	r4, r0, #20
 8007e66:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007e6a:	dd46      	ble.n	8007efa <rshift+0xa2>
 8007e6c:	f011 011f 	ands.w	r1, r1, #31
 8007e70:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007e74:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007e78:	d10c      	bne.n	8007e94 <rshift+0x3c>
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	f100 0710 	add.w	r7, r0, #16
 8007e80:	42b1      	cmp	r1, r6
 8007e82:	d335      	bcc.n	8007ef0 <rshift+0x98>
 8007e84:	1a9b      	subs	r3, r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	1eea      	subs	r2, r5, #3
 8007e8a:	4296      	cmp	r6, r2
 8007e8c:	bf38      	it	cc
 8007e8e:	2300      	movcc	r3, #0
 8007e90:	4423      	add	r3, r4
 8007e92:	e015      	b.n	8007ec0 <rshift+0x68>
 8007e94:	46a1      	mov	r9, r4
 8007e96:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007e9a:	f1c1 0820 	rsb	r8, r1, #32
 8007e9e:	40cf      	lsrs	r7, r1
 8007ea0:	f105 0e04 	add.w	lr, r5, #4
 8007ea4:	4576      	cmp	r6, lr
 8007ea6:	46f4      	mov	ip, lr
 8007ea8:	d816      	bhi.n	8007ed8 <rshift+0x80>
 8007eaa:	1a9a      	subs	r2, r3, r2
 8007eac:	0092      	lsls	r2, r2, #2
 8007eae:	3a04      	subs	r2, #4
 8007eb0:	3501      	adds	r5, #1
 8007eb2:	42ae      	cmp	r6, r5
 8007eb4:	bf38      	it	cc
 8007eb6:	2200      	movcc	r2, #0
 8007eb8:	18a3      	adds	r3, r4, r2
 8007eba:	50a7      	str	r7, [r4, r2]
 8007ebc:	b107      	cbz	r7, 8007ec0 <rshift+0x68>
 8007ebe:	3304      	adds	r3, #4
 8007ec0:	42a3      	cmp	r3, r4
 8007ec2:	eba3 0204 	sub.w	r2, r3, r4
 8007ec6:	bf08      	it	eq
 8007ec8:	2300      	moveq	r3, #0
 8007eca:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007ece:	6102      	str	r2, [r0, #16]
 8007ed0:	bf08      	it	eq
 8007ed2:	6143      	streq	r3, [r0, #20]
 8007ed4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ed8:	f8dc c000 	ldr.w	ip, [ip]
 8007edc:	fa0c fc08 	lsl.w	ip, ip, r8
 8007ee0:	ea4c 0707 	orr.w	r7, ip, r7
 8007ee4:	f849 7b04 	str.w	r7, [r9], #4
 8007ee8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007eec:	40cf      	lsrs	r7, r1
 8007eee:	e7d9      	b.n	8007ea4 <rshift+0x4c>
 8007ef0:	f851 cb04 	ldr.w	ip, [r1], #4
 8007ef4:	f847 cf04 	str.w	ip, [r7, #4]!
 8007ef8:	e7c2      	b.n	8007e80 <rshift+0x28>
 8007efa:	4623      	mov	r3, r4
 8007efc:	e7e0      	b.n	8007ec0 <rshift+0x68>

08007efe <__hexdig_fun>:
 8007efe:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007f02:	2b09      	cmp	r3, #9
 8007f04:	d802      	bhi.n	8007f0c <__hexdig_fun+0xe>
 8007f06:	3820      	subs	r0, #32
 8007f08:	b2c0      	uxtb	r0, r0
 8007f0a:	4770      	bx	lr
 8007f0c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007f10:	2b05      	cmp	r3, #5
 8007f12:	d801      	bhi.n	8007f18 <__hexdig_fun+0x1a>
 8007f14:	3847      	subs	r0, #71	; 0x47
 8007f16:	e7f7      	b.n	8007f08 <__hexdig_fun+0xa>
 8007f18:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007f1c:	2b05      	cmp	r3, #5
 8007f1e:	d801      	bhi.n	8007f24 <__hexdig_fun+0x26>
 8007f20:	3827      	subs	r0, #39	; 0x27
 8007f22:	e7f1      	b.n	8007f08 <__hexdig_fun+0xa>
 8007f24:	2000      	movs	r0, #0
 8007f26:	4770      	bx	lr

08007f28 <__gethex>:
 8007f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f2c:	4681      	mov	r9, r0
 8007f2e:	468a      	mov	sl, r1
 8007f30:	4617      	mov	r7, r2
 8007f32:	680a      	ldr	r2, [r1, #0]
 8007f34:	b085      	sub	sp, #20
 8007f36:	f102 0b02 	add.w	fp, r2, #2
 8007f3a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007f3e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007f42:	9302      	str	r3, [sp, #8]
 8007f44:	32fe      	adds	r2, #254	; 0xfe
 8007f46:	eb02 030b 	add.w	r3, r2, fp
 8007f4a:	46d8      	mov	r8, fp
 8007f4c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007f50:	9301      	str	r3, [sp, #4]
 8007f52:	2830      	cmp	r0, #48	; 0x30
 8007f54:	d0f7      	beq.n	8007f46 <__gethex+0x1e>
 8007f56:	f7ff ffd2 	bl	8007efe <__hexdig_fun>
 8007f5a:	4604      	mov	r4, r0
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	d138      	bne.n	8007fd2 <__gethex+0xaa>
 8007f60:	2201      	movs	r2, #1
 8007f62:	4640      	mov	r0, r8
 8007f64:	49a7      	ldr	r1, [pc, #668]	; (8008204 <__gethex+0x2dc>)
 8007f66:	f7fe ff6f 	bl	8006e48 <strncmp>
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d169      	bne.n	8008044 <__gethex+0x11c>
 8007f70:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007f74:	465d      	mov	r5, fp
 8007f76:	f7ff ffc2 	bl	8007efe <__hexdig_fun>
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	d064      	beq.n	8008048 <__gethex+0x120>
 8007f7e:	465a      	mov	r2, fp
 8007f80:	7810      	ldrb	r0, [r2, #0]
 8007f82:	4690      	mov	r8, r2
 8007f84:	2830      	cmp	r0, #48	; 0x30
 8007f86:	f102 0201 	add.w	r2, r2, #1
 8007f8a:	d0f9      	beq.n	8007f80 <__gethex+0x58>
 8007f8c:	f7ff ffb7 	bl	8007efe <__hexdig_fun>
 8007f90:	2301      	movs	r3, #1
 8007f92:	fab0 f480 	clz	r4, r0
 8007f96:	465e      	mov	r6, fp
 8007f98:	0964      	lsrs	r4, r4, #5
 8007f9a:	9301      	str	r3, [sp, #4]
 8007f9c:	4642      	mov	r2, r8
 8007f9e:	4615      	mov	r5, r2
 8007fa0:	7828      	ldrb	r0, [r5, #0]
 8007fa2:	3201      	adds	r2, #1
 8007fa4:	f7ff ffab 	bl	8007efe <__hexdig_fun>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	d1f8      	bne.n	8007f9e <__gethex+0x76>
 8007fac:	2201      	movs	r2, #1
 8007fae:	4628      	mov	r0, r5
 8007fb0:	4994      	ldr	r1, [pc, #592]	; (8008204 <__gethex+0x2dc>)
 8007fb2:	f7fe ff49 	bl	8006e48 <strncmp>
 8007fb6:	b978      	cbnz	r0, 8007fd8 <__gethex+0xb0>
 8007fb8:	b946      	cbnz	r6, 8007fcc <__gethex+0xa4>
 8007fba:	1c6e      	adds	r6, r5, #1
 8007fbc:	4632      	mov	r2, r6
 8007fbe:	4615      	mov	r5, r2
 8007fc0:	7828      	ldrb	r0, [r5, #0]
 8007fc2:	3201      	adds	r2, #1
 8007fc4:	f7ff ff9b 	bl	8007efe <__hexdig_fun>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	d1f8      	bne.n	8007fbe <__gethex+0x96>
 8007fcc:	1b73      	subs	r3, r6, r5
 8007fce:	009e      	lsls	r6, r3, #2
 8007fd0:	e004      	b.n	8007fdc <__gethex+0xb4>
 8007fd2:	2400      	movs	r4, #0
 8007fd4:	4626      	mov	r6, r4
 8007fd6:	e7e1      	b.n	8007f9c <__gethex+0x74>
 8007fd8:	2e00      	cmp	r6, #0
 8007fda:	d1f7      	bne.n	8007fcc <__gethex+0xa4>
 8007fdc:	782b      	ldrb	r3, [r5, #0]
 8007fde:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007fe2:	2b50      	cmp	r3, #80	; 0x50
 8007fe4:	d13d      	bne.n	8008062 <__gethex+0x13a>
 8007fe6:	786b      	ldrb	r3, [r5, #1]
 8007fe8:	2b2b      	cmp	r3, #43	; 0x2b
 8007fea:	d02f      	beq.n	800804c <__gethex+0x124>
 8007fec:	2b2d      	cmp	r3, #45	; 0x2d
 8007fee:	d031      	beq.n	8008054 <__gethex+0x12c>
 8007ff0:	f04f 0b00 	mov.w	fp, #0
 8007ff4:	1c69      	adds	r1, r5, #1
 8007ff6:	7808      	ldrb	r0, [r1, #0]
 8007ff8:	f7ff ff81 	bl	8007efe <__hexdig_fun>
 8007ffc:	1e42      	subs	r2, r0, #1
 8007ffe:	b2d2      	uxtb	r2, r2
 8008000:	2a18      	cmp	r2, #24
 8008002:	d82e      	bhi.n	8008062 <__gethex+0x13a>
 8008004:	f1a0 0210 	sub.w	r2, r0, #16
 8008008:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800800c:	f7ff ff77 	bl	8007efe <__hexdig_fun>
 8008010:	f100 3cff 	add.w	ip, r0, #4294967295
 8008014:	fa5f fc8c 	uxtb.w	ip, ip
 8008018:	f1bc 0f18 	cmp.w	ip, #24
 800801c:	d91d      	bls.n	800805a <__gethex+0x132>
 800801e:	f1bb 0f00 	cmp.w	fp, #0
 8008022:	d000      	beq.n	8008026 <__gethex+0xfe>
 8008024:	4252      	negs	r2, r2
 8008026:	4416      	add	r6, r2
 8008028:	f8ca 1000 	str.w	r1, [sl]
 800802c:	b1dc      	cbz	r4, 8008066 <__gethex+0x13e>
 800802e:	9b01      	ldr	r3, [sp, #4]
 8008030:	2b00      	cmp	r3, #0
 8008032:	bf14      	ite	ne
 8008034:	f04f 0800 	movne.w	r8, #0
 8008038:	f04f 0806 	moveq.w	r8, #6
 800803c:	4640      	mov	r0, r8
 800803e:	b005      	add	sp, #20
 8008040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008044:	4645      	mov	r5, r8
 8008046:	4626      	mov	r6, r4
 8008048:	2401      	movs	r4, #1
 800804a:	e7c7      	b.n	8007fdc <__gethex+0xb4>
 800804c:	f04f 0b00 	mov.w	fp, #0
 8008050:	1ca9      	adds	r1, r5, #2
 8008052:	e7d0      	b.n	8007ff6 <__gethex+0xce>
 8008054:	f04f 0b01 	mov.w	fp, #1
 8008058:	e7fa      	b.n	8008050 <__gethex+0x128>
 800805a:	230a      	movs	r3, #10
 800805c:	fb03 0002 	mla	r0, r3, r2, r0
 8008060:	e7d0      	b.n	8008004 <__gethex+0xdc>
 8008062:	4629      	mov	r1, r5
 8008064:	e7e0      	b.n	8008028 <__gethex+0x100>
 8008066:	4621      	mov	r1, r4
 8008068:	eba5 0308 	sub.w	r3, r5, r8
 800806c:	3b01      	subs	r3, #1
 800806e:	2b07      	cmp	r3, #7
 8008070:	dc0a      	bgt.n	8008088 <__gethex+0x160>
 8008072:	4648      	mov	r0, r9
 8008074:	f000 fb10 	bl	8008698 <_Balloc>
 8008078:	4604      	mov	r4, r0
 800807a:	b940      	cbnz	r0, 800808e <__gethex+0x166>
 800807c:	4602      	mov	r2, r0
 800807e:	21e4      	movs	r1, #228	; 0xe4
 8008080:	4b61      	ldr	r3, [pc, #388]	; (8008208 <__gethex+0x2e0>)
 8008082:	4862      	ldr	r0, [pc, #392]	; (800820c <__gethex+0x2e4>)
 8008084:	f7ff f812 	bl	80070ac <__assert_func>
 8008088:	3101      	adds	r1, #1
 800808a:	105b      	asrs	r3, r3, #1
 800808c:	e7ef      	b.n	800806e <__gethex+0x146>
 800808e:	2300      	movs	r3, #0
 8008090:	469b      	mov	fp, r3
 8008092:	f100 0a14 	add.w	sl, r0, #20
 8008096:	f8cd a004 	str.w	sl, [sp, #4]
 800809a:	45a8      	cmp	r8, r5
 800809c:	d344      	bcc.n	8008128 <__gethex+0x200>
 800809e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80080a2:	4658      	mov	r0, fp
 80080a4:	f848 bb04 	str.w	fp, [r8], #4
 80080a8:	eba8 080a 	sub.w	r8, r8, sl
 80080ac:	ea4f 02a8 	mov.w	r2, r8, asr #2
 80080b0:	6122      	str	r2, [r4, #16]
 80080b2:	ea4f 1842 	mov.w	r8, r2, lsl #5
 80080b6:	f000 fbe1 	bl	800887c <__hi0bits>
 80080ba:	683d      	ldr	r5, [r7, #0]
 80080bc:	eba8 0800 	sub.w	r8, r8, r0
 80080c0:	45a8      	cmp	r8, r5
 80080c2:	dd59      	ble.n	8008178 <__gethex+0x250>
 80080c4:	eba8 0805 	sub.w	r8, r8, r5
 80080c8:	4641      	mov	r1, r8
 80080ca:	4620      	mov	r0, r4
 80080cc:	f000 ff5f 	bl	8008f8e <__any_on>
 80080d0:	4683      	mov	fp, r0
 80080d2:	b1b8      	cbz	r0, 8008104 <__gethex+0x1dc>
 80080d4:	f04f 0b01 	mov.w	fp, #1
 80080d8:	f108 33ff 	add.w	r3, r8, #4294967295
 80080dc:	1159      	asrs	r1, r3, #5
 80080de:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80080e2:	f003 021f 	and.w	r2, r3, #31
 80080e6:	fa0b f202 	lsl.w	r2, fp, r2
 80080ea:	420a      	tst	r2, r1
 80080ec:	d00a      	beq.n	8008104 <__gethex+0x1dc>
 80080ee:	455b      	cmp	r3, fp
 80080f0:	dd06      	ble.n	8008100 <__gethex+0x1d8>
 80080f2:	4620      	mov	r0, r4
 80080f4:	f1a8 0102 	sub.w	r1, r8, #2
 80080f8:	f000 ff49 	bl	8008f8e <__any_on>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d138      	bne.n	8008172 <__gethex+0x24a>
 8008100:	f04f 0b02 	mov.w	fp, #2
 8008104:	4641      	mov	r1, r8
 8008106:	4620      	mov	r0, r4
 8008108:	f7ff fea6 	bl	8007e58 <rshift>
 800810c:	4446      	add	r6, r8
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	42b3      	cmp	r3, r6
 8008112:	da41      	bge.n	8008198 <__gethex+0x270>
 8008114:	4621      	mov	r1, r4
 8008116:	4648      	mov	r0, r9
 8008118:	f000 fafe 	bl	8008718 <_Bfree>
 800811c:	2300      	movs	r3, #0
 800811e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008120:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008124:	6013      	str	r3, [r2, #0]
 8008126:	e789      	b.n	800803c <__gethex+0x114>
 8008128:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800812c:	2a2e      	cmp	r2, #46	; 0x2e
 800812e:	d014      	beq.n	800815a <__gethex+0x232>
 8008130:	2b20      	cmp	r3, #32
 8008132:	d106      	bne.n	8008142 <__gethex+0x21a>
 8008134:	9b01      	ldr	r3, [sp, #4]
 8008136:	f843 bb04 	str.w	fp, [r3], #4
 800813a:	f04f 0b00 	mov.w	fp, #0
 800813e:	9301      	str	r3, [sp, #4]
 8008140:	465b      	mov	r3, fp
 8008142:	7828      	ldrb	r0, [r5, #0]
 8008144:	9303      	str	r3, [sp, #12]
 8008146:	f7ff feda 	bl	8007efe <__hexdig_fun>
 800814a:	9b03      	ldr	r3, [sp, #12]
 800814c:	f000 000f 	and.w	r0, r0, #15
 8008150:	4098      	lsls	r0, r3
 8008152:	ea4b 0b00 	orr.w	fp, fp, r0
 8008156:	3304      	adds	r3, #4
 8008158:	e79f      	b.n	800809a <__gethex+0x172>
 800815a:	45a8      	cmp	r8, r5
 800815c:	d8e8      	bhi.n	8008130 <__gethex+0x208>
 800815e:	2201      	movs	r2, #1
 8008160:	4628      	mov	r0, r5
 8008162:	4928      	ldr	r1, [pc, #160]	; (8008204 <__gethex+0x2dc>)
 8008164:	9303      	str	r3, [sp, #12]
 8008166:	f7fe fe6f 	bl	8006e48 <strncmp>
 800816a:	9b03      	ldr	r3, [sp, #12]
 800816c:	2800      	cmp	r0, #0
 800816e:	d1df      	bne.n	8008130 <__gethex+0x208>
 8008170:	e793      	b.n	800809a <__gethex+0x172>
 8008172:	f04f 0b03 	mov.w	fp, #3
 8008176:	e7c5      	b.n	8008104 <__gethex+0x1dc>
 8008178:	da0b      	bge.n	8008192 <__gethex+0x26a>
 800817a:	eba5 0808 	sub.w	r8, r5, r8
 800817e:	4621      	mov	r1, r4
 8008180:	4642      	mov	r2, r8
 8008182:	4648      	mov	r0, r9
 8008184:	f000 fce0 	bl	8008b48 <__lshift>
 8008188:	4604      	mov	r4, r0
 800818a:	eba6 0608 	sub.w	r6, r6, r8
 800818e:	f100 0a14 	add.w	sl, r0, #20
 8008192:	f04f 0b00 	mov.w	fp, #0
 8008196:	e7ba      	b.n	800810e <__gethex+0x1e6>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	42b3      	cmp	r3, r6
 800819c:	dd74      	ble.n	8008288 <__gethex+0x360>
 800819e:	1b9e      	subs	r6, r3, r6
 80081a0:	42b5      	cmp	r5, r6
 80081a2:	dc35      	bgt.n	8008210 <__gethex+0x2e8>
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2b02      	cmp	r3, #2
 80081a8:	d023      	beq.n	80081f2 <__gethex+0x2ca>
 80081aa:	2b03      	cmp	r3, #3
 80081ac:	d025      	beq.n	80081fa <__gethex+0x2d2>
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d115      	bne.n	80081de <__gethex+0x2b6>
 80081b2:	42b5      	cmp	r5, r6
 80081b4:	d113      	bne.n	80081de <__gethex+0x2b6>
 80081b6:	2d01      	cmp	r5, #1
 80081b8:	d10b      	bne.n	80081d2 <__gethex+0x2aa>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	9a02      	ldr	r2, [sp, #8]
 80081be:	f04f 0862 	mov.w	r8, #98	; 0x62
 80081c2:	6013      	str	r3, [r2, #0]
 80081c4:	2301      	movs	r3, #1
 80081c6:	6123      	str	r3, [r4, #16]
 80081c8:	f8ca 3000 	str.w	r3, [sl]
 80081cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081ce:	601c      	str	r4, [r3, #0]
 80081d0:	e734      	b.n	800803c <__gethex+0x114>
 80081d2:	4620      	mov	r0, r4
 80081d4:	1e69      	subs	r1, r5, #1
 80081d6:	f000 feda 	bl	8008f8e <__any_on>
 80081da:	2800      	cmp	r0, #0
 80081dc:	d1ed      	bne.n	80081ba <__gethex+0x292>
 80081de:	4621      	mov	r1, r4
 80081e0:	4648      	mov	r0, r9
 80081e2:	f000 fa99 	bl	8008718 <_Bfree>
 80081e6:	2300      	movs	r3, #0
 80081e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081ea:	f04f 0850 	mov.w	r8, #80	; 0x50
 80081ee:	6013      	str	r3, [r2, #0]
 80081f0:	e724      	b.n	800803c <__gethex+0x114>
 80081f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d1f2      	bne.n	80081de <__gethex+0x2b6>
 80081f8:	e7df      	b.n	80081ba <__gethex+0x292>
 80081fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1dc      	bne.n	80081ba <__gethex+0x292>
 8008200:	e7ed      	b.n	80081de <__gethex+0x2b6>
 8008202:	bf00      	nop
 8008204:	080096fe 	.word	0x080096fe
 8008208:	0800999f 	.word	0x0800999f
 800820c:	080099b0 	.word	0x080099b0
 8008210:	f106 38ff 	add.w	r8, r6, #4294967295
 8008214:	f1bb 0f00 	cmp.w	fp, #0
 8008218:	d133      	bne.n	8008282 <__gethex+0x35a>
 800821a:	f1b8 0f00 	cmp.w	r8, #0
 800821e:	d004      	beq.n	800822a <__gethex+0x302>
 8008220:	4641      	mov	r1, r8
 8008222:	4620      	mov	r0, r4
 8008224:	f000 feb3 	bl	8008f8e <__any_on>
 8008228:	4683      	mov	fp, r0
 800822a:	2301      	movs	r3, #1
 800822c:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008230:	f008 081f 	and.w	r8, r8, #31
 8008234:	fa03 f308 	lsl.w	r3, r3, r8
 8008238:	f04f 0802 	mov.w	r8, #2
 800823c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008240:	4631      	mov	r1, r6
 8008242:	4213      	tst	r3, r2
 8008244:	4620      	mov	r0, r4
 8008246:	bf18      	it	ne
 8008248:	f04b 0b02 	orrne.w	fp, fp, #2
 800824c:	1bad      	subs	r5, r5, r6
 800824e:	f7ff fe03 	bl	8007e58 <rshift>
 8008252:	687e      	ldr	r6, [r7, #4]
 8008254:	f1bb 0f00 	cmp.w	fp, #0
 8008258:	d04a      	beq.n	80082f0 <__gethex+0x3c8>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2b02      	cmp	r3, #2
 800825e:	d016      	beq.n	800828e <__gethex+0x366>
 8008260:	2b03      	cmp	r3, #3
 8008262:	d018      	beq.n	8008296 <__gethex+0x36e>
 8008264:	2b01      	cmp	r3, #1
 8008266:	d109      	bne.n	800827c <__gethex+0x354>
 8008268:	f01b 0f02 	tst.w	fp, #2
 800826c:	d006      	beq.n	800827c <__gethex+0x354>
 800826e:	f8da 3000 	ldr.w	r3, [sl]
 8008272:	ea4b 0b03 	orr.w	fp, fp, r3
 8008276:	f01b 0f01 	tst.w	fp, #1
 800827a:	d10f      	bne.n	800829c <__gethex+0x374>
 800827c:	f048 0810 	orr.w	r8, r8, #16
 8008280:	e036      	b.n	80082f0 <__gethex+0x3c8>
 8008282:	f04f 0b01 	mov.w	fp, #1
 8008286:	e7d0      	b.n	800822a <__gethex+0x302>
 8008288:	f04f 0801 	mov.w	r8, #1
 800828c:	e7e2      	b.n	8008254 <__gethex+0x32c>
 800828e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008290:	f1c3 0301 	rsb	r3, r3, #1
 8008294:	930f      	str	r3, [sp, #60]	; 0x3c
 8008296:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008298:	2b00      	cmp	r3, #0
 800829a:	d0ef      	beq.n	800827c <__gethex+0x354>
 800829c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80082a0:	f104 0214 	add.w	r2, r4, #20
 80082a4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80082a8:	9301      	str	r3, [sp, #4]
 80082aa:	2300      	movs	r3, #0
 80082ac:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80082b0:	4694      	mov	ip, r2
 80082b2:	f852 1b04 	ldr.w	r1, [r2], #4
 80082b6:	f1b1 3fff 	cmp.w	r1, #4294967295
 80082ba:	d01e      	beq.n	80082fa <__gethex+0x3d2>
 80082bc:	3101      	adds	r1, #1
 80082be:	f8cc 1000 	str.w	r1, [ip]
 80082c2:	f1b8 0f02 	cmp.w	r8, #2
 80082c6:	f104 0214 	add.w	r2, r4, #20
 80082ca:	d13d      	bne.n	8008348 <__gethex+0x420>
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	3b01      	subs	r3, #1
 80082d0:	42ab      	cmp	r3, r5
 80082d2:	d10b      	bne.n	80082ec <__gethex+0x3c4>
 80082d4:	2301      	movs	r3, #1
 80082d6:	1169      	asrs	r1, r5, #5
 80082d8:	f005 051f 	and.w	r5, r5, #31
 80082dc:	fa03 f505 	lsl.w	r5, r3, r5
 80082e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082e4:	421d      	tst	r5, r3
 80082e6:	bf18      	it	ne
 80082e8:	f04f 0801 	movne.w	r8, #1
 80082ec:	f048 0820 	orr.w	r8, r8, #32
 80082f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082f2:	601c      	str	r4, [r3, #0]
 80082f4:	9b02      	ldr	r3, [sp, #8]
 80082f6:	601e      	str	r6, [r3, #0]
 80082f8:	e6a0      	b.n	800803c <__gethex+0x114>
 80082fa:	4290      	cmp	r0, r2
 80082fc:	f842 3c04 	str.w	r3, [r2, #-4]
 8008300:	d8d6      	bhi.n	80082b0 <__gethex+0x388>
 8008302:	68a2      	ldr	r2, [r4, #8]
 8008304:	4593      	cmp	fp, r2
 8008306:	db17      	blt.n	8008338 <__gethex+0x410>
 8008308:	6861      	ldr	r1, [r4, #4]
 800830a:	4648      	mov	r0, r9
 800830c:	3101      	adds	r1, #1
 800830e:	f000 f9c3 	bl	8008698 <_Balloc>
 8008312:	4682      	mov	sl, r0
 8008314:	b918      	cbnz	r0, 800831e <__gethex+0x3f6>
 8008316:	4602      	mov	r2, r0
 8008318:	2184      	movs	r1, #132	; 0x84
 800831a:	4b1a      	ldr	r3, [pc, #104]	; (8008384 <__gethex+0x45c>)
 800831c:	e6b1      	b.n	8008082 <__gethex+0x15a>
 800831e:	6922      	ldr	r2, [r4, #16]
 8008320:	f104 010c 	add.w	r1, r4, #12
 8008324:	3202      	adds	r2, #2
 8008326:	0092      	lsls	r2, r2, #2
 8008328:	300c      	adds	r0, #12
 800832a:	f7fe feaa 	bl	8007082 <memcpy>
 800832e:	4621      	mov	r1, r4
 8008330:	4648      	mov	r0, r9
 8008332:	f000 f9f1 	bl	8008718 <_Bfree>
 8008336:	4654      	mov	r4, sl
 8008338:	6922      	ldr	r2, [r4, #16]
 800833a:	1c51      	adds	r1, r2, #1
 800833c:	6121      	str	r1, [r4, #16]
 800833e:	2101      	movs	r1, #1
 8008340:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008344:	6151      	str	r1, [r2, #20]
 8008346:	e7bc      	b.n	80082c2 <__gethex+0x39a>
 8008348:	6921      	ldr	r1, [r4, #16]
 800834a:	4559      	cmp	r1, fp
 800834c:	dd0b      	ble.n	8008366 <__gethex+0x43e>
 800834e:	2101      	movs	r1, #1
 8008350:	4620      	mov	r0, r4
 8008352:	f7ff fd81 	bl	8007e58 <rshift>
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	3601      	adds	r6, #1
 800835a:	42b3      	cmp	r3, r6
 800835c:	f6ff aeda 	blt.w	8008114 <__gethex+0x1ec>
 8008360:	f04f 0801 	mov.w	r8, #1
 8008364:	e7c2      	b.n	80082ec <__gethex+0x3c4>
 8008366:	f015 051f 	ands.w	r5, r5, #31
 800836a:	d0f9      	beq.n	8008360 <__gethex+0x438>
 800836c:	9b01      	ldr	r3, [sp, #4]
 800836e:	f1c5 0520 	rsb	r5, r5, #32
 8008372:	441a      	add	r2, r3
 8008374:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8008378:	f000 fa80 	bl	800887c <__hi0bits>
 800837c:	42a8      	cmp	r0, r5
 800837e:	dbe6      	blt.n	800834e <__gethex+0x426>
 8008380:	e7ee      	b.n	8008360 <__gethex+0x438>
 8008382:	bf00      	nop
 8008384:	0800999f 	.word	0x0800999f

08008388 <L_shift>:
 8008388:	f1c2 0208 	rsb	r2, r2, #8
 800838c:	0092      	lsls	r2, r2, #2
 800838e:	b570      	push	{r4, r5, r6, lr}
 8008390:	f1c2 0620 	rsb	r6, r2, #32
 8008394:	6843      	ldr	r3, [r0, #4]
 8008396:	6804      	ldr	r4, [r0, #0]
 8008398:	fa03 f506 	lsl.w	r5, r3, r6
 800839c:	432c      	orrs	r4, r5
 800839e:	40d3      	lsrs	r3, r2
 80083a0:	6004      	str	r4, [r0, #0]
 80083a2:	f840 3f04 	str.w	r3, [r0, #4]!
 80083a6:	4288      	cmp	r0, r1
 80083a8:	d3f4      	bcc.n	8008394 <L_shift+0xc>
 80083aa:	bd70      	pop	{r4, r5, r6, pc}

080083ac <__match>:
 80083ac:	b530      	push	{r4, r5, lr}
 80083ae:	6803      	ldr	r3, [r0, #0]
 80083b0:	3301      	adds	r3, #1
 80083b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083b6:	b914      	cbnz	r4, 80083be <__match+0x12>
 80083b8:	6003      	str	r3, [r0, #0]
 80083ba:	2001      	movs	r0, #1
 80083bc:	bd30      	pop	{r4, r5, pc}
 80083be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083c2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80083c6:	2d19      	cmp	r5, #25
 80083c8:	bf98      	it	ls
 80083ca:	3220      	addls	r2, #32
 80083cc:	42a2      	cmp	r2, r4
 80083ce:	d0f0      	beq.n	80083b2 <__match+0x6>
 80083d0:	2000      	movs	r0, #0
 80083d2:	e7f3      	b.n	80083bc <__match+0x10>

080083d4 <__hexnan>:
 80083d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d8:	2500      	movs	r5, #0
 80083da:	680b      	ldr	r3, [r1, #0]
 80083dc:	4682      	mov	sl, r0
 80083de:	115e      	asrs	r6, r3, #5
 80083e0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80083e4:	f013 031f 	ands.w	r3, r3, #31
 80083e8:	bf18      	it	ne
 80083ea:	3604      	addne	r6, #4
 80083ec:	1f37      	subs	r7, r6, #4
 80083ee:	4690      	mov	r8, r2
 80083f0:	46b9      	mov	r9, r7
 80083f2:	463c      	mov	r4, r7
 80083f4:	46ab      	mov	fp, r5
 80083f6:	b087      	sub	sp, #28
 80083f8:	6801      	ldr	r1, [r0, #0]
 80083fa:	9301      	str	r3, [sp, #4]
 80083fc:	f846 5c04 	str.w	r5, [r6, #-4]
 8008400:	9502      	str	r5, [sp, #8]
 8008402:	784a      	ldrb	r2, [r1, #1]
 8008404:	1c4b      	adds	r3, r1, #1
 8008406:	9303      	str	r3, [sp, #12]
 8008408:	b342      	cbz	r2, 800845c <__hexnan+0x88>
 800840a:	4610      	mov	r0, r2
 800840c:	9105      	str	r1, [sp, #20]
 800840e:	9204      	str	r2, [sp, #16]
 8008410:	f7ff fd75 	bl	8007efe <__hexdig_fun>
 8008414:	2800      	cmp	r0, #0
 8008416:	d14f      	bne.n	80084b8 <__hexnan+0xe4>
 8008418:	9a04      	ldr	r2, [sp, #16]
 800841a:	9905      	ldr	r1, [sp, #20]
 800841c:	2a20      	cmp	r2, #32
 800841e:	d818      	bhi.n	8008452 <__hexnan+0x7e>
 8008420:	9b02      	ldr	r3, [sp, #8]
 8008422:	459b      	cmp	fp, r3
 8008424:	dd13      	ble.n	800844e <__hexnan+0x7a>
 8008426:	454c      	cmp	r4, r9
 8008428:	d206      	bcs.n	8008438 <__hexnan+0x64>
 800842a:	2d07      	cmp	r5, #7
 800842c:	dc04      	bgt.n	8008438 <__hexnan+0x64>
 800842e:	462a      	mov	r2, r5
 8008430:	4649      	mov	r1, r9
 8008432:	4620      	mov	r0, r4
 8008434:	f7ff ffa8 	bl	8008388 <L_shift>
 8008438:	4544      	cmp	r4, r8
 800843a:	d950      	bls.n	80084de <__hexnan+0x10a>
 800843c:	2300      	movs	r3, #0
 800843e:	f1a4 0904 	sub.w	r9, r4, #4
 8008442:	f844 3c04 	str.w	r3, [r4, #-4]
 8008446:	461d      	mov	r5, r3
 8008448:	464c      	mov	r4, r9
 800844a:	f8cd b008 	str.w	fp, [sp, #8]
 800844e:	9903      	ldr	r1, [sp, #12]
 8008450:	e7d7      	b.n	8008402 <__hexnan+0x2e>
 8008452:	2a29      	cmp	r2, #41	; 0x29
 8008454:	d155      	bne.n	8008502 <__hexnan+0x12e>
 8008456:	3102      	adds	r1, #2
 8008458:	f8ca 1000 	str.w	r1, [sl]
 800845c:	f1bb 0f00 	cmp.w	fp, #0
 8008460:	d04f      	beq.n	8008502 <__hexnan+0x12e>
 8008462:	454c      	cmp	r4, r9
 8008464:	d206      	bcs.n	8008474 <__hexnan+0xa0>
 8008466:	2d07      	cmp	r5, #7
 8008468:	dc04      	bgt.n	8008474 <__hexnan+0xa0>
 800846a:	462a      	mov	r2, r5
 800846c:	4649      	mov	r1, r9
 800846e:	4620      	mov	r0, r4
 8008470:	f7ff ff8a 	bl	8008388 <L_shift>
 8008474:	4544      	cmp	r4, r8
 8008476:	d934      	bls.n	80084e2 <__hexnan+0x10e>
 8008478:	4623      	mov	r3, r4
 800847a:	f1a8 0204 	sub.w	r2, r8, #4
 800847e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008482:	429f      	cmp	r7, r3
 8008484:	f842 1f04 	str.w	r1, [r2, #4]!
 8008488:	d2f9      	bcs.n	800847e <__hexnan+0xaa>
 800848a:	1b3b      	subs	r3, r7, r4
 800848c:	f023 0303 	bic.w	r3, r3, #3
 8008490:	3304      	adds	r3, #4
 8008492:	3e03      	subs	r6, #3
 8008494:	3401      	adds	r4, #1
 8008496:	42a6      	cmp	r6, r4
 8008498:	bf38      	it	cc
 800849a:	2304      	movcc	r3, #4
 800849c:	2200      	movs	r2, #0
 800849e:	4443      	add	r3, r8
 80084a0:	f843 2b04 	str.w	r2, [r3], #4
 80084a4:	429f      	cmp	r7, r3
 80084a6:	d2fb      	bcs.n	80084a0 <__hexnan+0xcc>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	b91b      	cbnz	r3, 80084b4 <__hexnan+0xe0>
 80084ac:	4547      	cmp	r7, r8
 80084ae:	d126      	bne.n	80084fe <__hexnan+0x12a>
 80084b0:	2301      	movs	r3, #1
 80084b2:	603b      	str	r3, [r7, #0]
 80084b4:	2005      	movs	r0, #5
 80084b6:	e025      	b.n	8008504 <__hexnan+0x130>
 80084b8:	3501      	adds	r5, #1
 80084ba:	2d08      	cmp	r5, #8
 80084bc:	f10b 0b01 	add.w	fp, fp, #1
 80084c0:	dd06      	ble.n	80084d0 <__hexnan+0xfc>
 80084c2:	4544      	cmp	r4, r8
 80084c4:	d9c3      	bls.n	800844e <__hexnan+0x7a>
 80084c6:	2300      	movs	r3, #0
 80084c8:	2501      	movs	r5, #1
 80084ca:	f844 3c04 	str.w	r3, [r4, #-4]
 80084ce:	3c04      	subs	r4, #4
 80084d0:	6822      	ldr	r2, [r4, #0]
 80084d2:	f000 000f 	and.w	r0, r0, #15
 80084d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80084da:	6020      	str	r0, [r4, #0]
 80084dc:	e7b7      	b.n	800844e <__hexnan+0x7a>
 80084de:	2508      	movs	r5, #8
 80084e0:	e7b5      	b.n	800844e <__hexnan+0x7a>
 80084e2:	9b01      	ldr	r3, [sp, #4]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d0df      	beq.n	80084a8 <__hexnan+0xd4>
 80084e8:	f04f 32ff 	mov.w	r2, #4294967295
 80084ec:	f1c3 0320 	rsb	r3, r3, #32
 80084f0:	40da      	lsrs	r2, r3
 80084f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80084f6:	4013      	ands	r3, r2
 80084f8:	f846 3c04 	str.w	r3, [r6, #-4]
 80084fc:	e7d4      	b.n	80084a8 <__hexnan+0xd4>
 80084fe:	3f04      	subs	r7, #4
 8008500:	e7d2      	b.n	80084a8 <__hexnan+0xd4>
 8008502:	2004      	movs	r0, #4
 8008504:	b007      	add	sp, #28
 8008506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800850c <malloc>:
 800850c:	4b02      	ldr	r3, [pc, #8]	; (8008518 <malloc+0xc>)
 800850e:	4601      	mov	r1, r0
 8008510:	6818      	ldr	r0, [r3, #0]
 8008512:	f000 b823 	b.w	800855c <_malloc_r>
 8008516:	bf00      	nop
 8008518:	200001f8 	.word	0x200001f8

0800851c <sbrk_aligned>:
 800851c:	b570      	push	{r4, r5, r6, lr}
 800851e:	4e0e      	ldr	r6, [pc, #56]	; (8008558 <sbrk_aligned+0x3c>)
 8008520:	460c      	mov	r4, r1
 8008522:	6831      	ldr	r1, [r6, #0]
 8008524:	4605      	mov	r5, r0
 8008526:	b911      	cbnz	r1, 800852e <sbrk_aligned+0x12>
 8008528:	f000 ffe0 	bl	80094ec <_sbrk_r>
 800852c:	6030      	str	r0, [r6, #0]
 800852e:	4621      	mov	r1, r4
 8008530:	4628      	mov	r0, r5
 8008532:	f000 ffdb 	bl	80094ec <_sbrk_r>
 8008536:	1c43      	adds	r3, r0, #1
 8008538:	d00a      	beq.n	8008550 <sbrk_aligned+0x34>
 800853a:	1cc4      	adds	r4, r0, #3
 800853c:	f024 0403 	bic.w	r4, r4, #3
 8008540:	42a0      	cmp	r0, r4
 8008542:	d007      	beq.n	8008554 <sbrk_aligned+0x38>
 8008544:	1a21      	subs	r1, r4, r0
 8008546:	4628      	mov	r0, r5
 8008548:	f000 ffd0 	bl	80094ec <_sbrk_r>
 800854c:	3001      	adds	r0, #1
 800854e:	d101      	bne.n	8008554 <sbrk_aligned+0x38>
 8008550:	f04f 34ff 	mov.w	r4, #4294967295
 8008554:	4620      	mov	r0, r4
 8008556:	bd70      	pop	{r4, r5, r6, pc}
 8008558:	200023cc 	.word	0x200023cc

0800855c <_malloc_r>:
 800855c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008560:	1ccd      	adds	r5, r1, #3
 8008562:	f025 0503 	bic.w	r5, r5, #3
 8008566:	3508      	adds	r5, #8
 8008568:	2d0c      	cmp	r5, #12
 800856a:	bf38      	it	cc
 800856c:	250c      	movcc	r5, #12
 800856e:	2d00      	cmp	r5, #0
 8008570:	4607      	mov	r7, r0
 8008572:	db01      	blt.n	8008578 <_malloc_r+0x1c>
 8008574:	42a9      	cmp	r1, r5
 8008576:	d905      	bls.n	8008584 <_malloc_r+0x28>
 8008578:	230c      	movs	r3, #12
 800857a:	2600      	movs	r6, #0
 800857c:	603b      	str	r3, [r7, #0]
 800857e:	4630      	mov	r0, r6
 8008580:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008584:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008658 <_malloc_r+0xfc>
 8008588:	f000 f87a 	bl	8008680 <__malloc_lock>
 800858c:	f8d8 3000 	ldr.w	r3, [r8]
 8008590:	461c      	mov	r4, r3
 8008592:	bb5c      	cbnz	r4, 80085ec <_malloc_r+0x90>
 8008594:	4629      	mov	r1, r5
 8008596:	4638      	mov	r0, r7
 8008598:	f7ff ffc0 	bl	800851c <sbrk_aligned>
 800859c:	1c43      	adds	r3, r0, #1
 800859e:	4604      	mov	r4, r0
 80085a0:	d155      	bne.n	800864e <_malloc_r+0xf2>
 80085a2:	f8d8 4000 	ldr.w	r4, [r8]
 80085a6:	4626      	mov	r6, r4
 80085a8:	2e00      	cmp	r6, #0
 80085aa:	d145      	bne.n	8008638 <_malloc_r+0xdc>
 80085ac:	2c00      	cmp	r4, #0
 80085ae:	d048      	beq.n	8008642 <_malloc_r+0xe6>
 80085b0:	6823      	ldr	r3, [r4, #0]
 80085b2:	4631      	mov	r1, r6
 80085b4:	4638      	mov	r0, r7
 80085b6:	eb04 0903 	add.w	r9, r4, r3
 80085ba:	f000 ff97 	bl	80094ec <_sbrk_r>
 80085be:	4581      	cmp	r9, r0
 80085c0:	d13f      	bne.n	8008642 <_malloc_r+0xe6>
 80085c2:	6821      	ldr	r1, [r4, #0]
 80085c4:	4638      	mov	r0, r7
 80085c6:	1a6d      	subs	r5, r5, r1
 80085c8:	4629      	mov	r1, r5
 80085ca:	f7ff ffa7 	bl	800851c <sbrk_aligned>
 80085ce:	3001      	adds	r0, #1
 80085d0:	d037      	beq.n	8008642 <_malloc_r+0xe6>
 80085d2:	6823      	ldr	r3, [r4, #0]
 80085d4:	442b      	add	r3, r5
 80085d6:	6023      	str	r3, [r4, #0]
 80085d8:	f8d8 3000 	ldr.w	r3, [r8]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d038      	beq.n	8008652 <_malloc_r+0xf6>
 80085e0:	685a      	ldr	r2, [r3, #4]
 80085e2:	42a2      	cmp	r2, r4
 80085e4:	d12b      	bne.n	800863e <_malloc_r+0xe2>
 80085e6:	2200      	movs	r2, #0
 80085e8:	605a      	str	r2, [r3, #4]
 80085ea:	e00f      	b.n	800860c <_malloc_r+0xb0>
 80085ec:	6822      	ldr	r2, [r4, #0]
 80085ee:	1b52      	subs	r2, r2, r5
 80085f0:	d41f      	bmi.n	8008632 <_malloc_r+0xd6>
 80085f2:	2a0b      	cmp	r2, #11
 80085f4:	d917      	bls.n	8008626 <_malloc_r+0xca>
 80085f6:	1961      	adds	r1, r4, r5
 80085f8:	42a3      	cmp	r3, r4
 80085fa:	6025      	str	r5, [r4, #0]
 80085fc:	bf18      	it	ne
 80085fe:	6059      	strne	r1, [r3, #4]
 8008600:	6863      	ldr	r3, [r4, #4]
 8008602:	bf08      	it	eq
 8008604:	f8c8 1000 	streq.w	r1, [r8]
 8008608:	5162      	str	r2, [r4, r5]
 800860a:	604b      	str	r3, [r1, #4]
 800860c:	4638      	mov	r0, r7
 800860e:	f104 060b 	add.w	r6, r4, #11
 8008612:	f000 f83b 	bl	800868c <__malloc_unlock>
 8008616:	f026 0607 	bic.w	r6, r6, #7
 800861a:	1d23      	adds	r3, r4, #4
 800861c:	1af2      	subs	r2, r6, r3
 800861e:	d0ae      	beq.n	800857e <_malloc_r+0x22>
 8008620:	1b9b      	subs	r3, r3, r6
 8008622:	50a3      	str	r3, [r4, r2]
 8008624:	e7ab      	b.n	800857e <_malloc_r+0x22>
 8008626:	42a3      	cmp	r3, r4
 8008628:	6862      	ldr	r2, [r4, #4]
 800862a:	d1dd      	bne.n	80085e8 <_malloc_r+0x8c>
 800862c:	f8c8 2000 	str.w	r2, [r8]
 8008630:	e7ec      	b.n	800860c <_malloc_r+0xb0>
 8008632:	4623      	mov	r3, r4
 8008634:	6864      	ldr	r4, [r4, #4]
 8008636:	e7ac      	b.n	8008592 <_malloc_r+0x36>
 8008638:	4634      	mov	r4, r6
 800863a:	6876      	ldr	r6, [r6, #4]
 800863c:	e7b4      	b.n	80085a8 <_malloc_r+0x4c>
 800863e:	4613      	mov	r3, r2
 8008640:	e7cc      	b.n	80085dc <_malloc_r+0x80>
 8008642:	230c      	movs	r3, #12
 8008644:	4638      	mov	r0, r7
 8008646:	603b      	str	r3, [r7, #0]
 8008648:	f000 f820 	bl	800868c <__malloc_unlock>
 800864c:	e797      	b.n	800857e <_malloc_r+0x22>
 800864e:	6025      	str	r5, [r4, #0]
 8008650:	e7dc      	b.n	800860c <_malloc_r+0xb0>
 8008652:	605b      	str	r3, [r3, #4]
 8008654:	deff      	udf	#255	; 0xff
 8008656:	bf00      	nop
 8008658:	200023c8 	.word	0x200023c8

0800865c <__ascii_mbtowc>:
 800865c:	b082      	sub	sp, #8
 800865e:	b901      	cbnz	r1, 8008662 <__ascii_mbtowc+0x6>
 8008660:	a901      	add	r1, sp, #4
 8008662:	b142      	cbz	r2, 8008676 <__ascii_mbtowc+0x1a>
 8008664:	b14b      	cbz	r3, 800867a <__ascii_mbtowc+0x1e>
 8008666:	7813      	ldrb	r3, [r2, #0]
 8008668:	600b      	str	r3, [r1, #0]
 800866a:	7812      	ldrb	r2, [r2, #0]
 800866c:	1e10      	subs	r0, r2, #0
 800866e:	bf18      	it	ne
 8008670:	2001      	movne	r0, #1
 8008672:	b002      	add	sp, #8
 8008674:	4770      	bx	lr
 8008676:	4610      	mov	r0, r2
 8008678:	e7fb      	b.n	8008672 <__ascii_mbtowc+0x16>
 800867a:	f06f 0001 	mvn.w	r0, #1
 800867e:	e7f8      	b.n	8008672 <__ascii_mbtowc+0x16>

08008680 <__malloc_lock>:
 8008680:	4801      	ldr	r0, [pc, #4]	; (8008688 <__malloc_lock+0x8>)
 8008682:	f7fe bcee 	b.w	8007062 <__retarget_lock_acquire_recursive>
 8008686:	bf00      	nop
 8008688:	200023c4 	.word	0x200023c4

0800868c <__malloc_unlock>:
 800868c:	4801      	ldr	r0, [pc, #4]	; (8008694 <__malloc_unlock+0x8>)
 800868e:	f7fe bce9 	b.w	8007064 <__retarget_lock_release_recursive>
 8008692:	bf00      	nop
 8008694:	200023c4 	.word	0x200023c4

08008698 <_Balloc>:
 8008698:	b570      	push	{r4, r5, r6, lr}
 800869a:	69c6      	ldr	r6, [r0, #28]
 800869c:	4604      	mov	r4, r0
 800869e:	460d      	mov	r5, r1
 80086a0:	b976      	cbnz	r6, 80086c0 <_Balloc+0x28>
 80086a2:	2010      	movs	r0, #16
 80086a4:	f7ff ff32 	bl	800850c <malloc>
 80086a8:	4602      	mov	r2, r0
 80086aa:	61e0      	str	r0, [r4, #28]
 80086ac:	b920      	cbnz	r0, 80086b8 <_Balloc+0x20>
 80086ae:	216b      	movs	r1, #107	; 0x6b
 80086b0:	4b17      	ldr	r3, [pc, #92]	; (8008710 <_Balloc+0x78>)
 80086b2:	4818      	ldr	r0, [pc, #96]	; (8008714 <_Balloc+0x7c>)
 80086b4:	f7fe fcfa 	bl	80070ac <__assert_func>
 80086b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086bc:	6006      	str	r6, [r0, #0]
 80086be:	60c6      	str	r6, [r0, #12]
 80086c0:	69e6      	ldr	r6, [r4, #28]
 80086c2:	68f3      	ldr	r3, [r6, #12]
 80086c4:	b183      	cbz	r3, 80086e8 <_Balloc+0x50>
 80086c6:	69e3      	ldr	r3, [r4, #28]
 80086c8:	68db      	ldr	r3, [r3, #12]
 80086ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80086ce:	b9b8      	cbnz	r0, 8008700 <_Balloc+0x68>
 80086d0:	2101      	movs	r1, #1
 80086d2:	fa01 f605 	lsl.w	r6, r1, r5
 80086d6:	1d72      	adds	r2, r6, #5
 80086d8:	4620      	mov	r0, r4
 80086da:	0092      	lsls	r2, r2, #2
 80086dc:	f000 ff1d 	bl	800951a <_calloc_r>
 80086e0:	b160      	cbz	r0, 80086fc <_Balloc+0x64>
 80086e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086e6:	e00e      	b.n	8008706 <_Balloc+0x6e>
 80086e8:	2221      	movs	r2, #33	; 0x21
 80086ea:	2104      	movs	r1, #4
 80086ec:	4620      	mov	r0, r4
 80086ee:	f000 ff14 	bl	800951a <_calloc_r>
 80086f2:	69e3      	ldr	r3, [r4, #28]
 80086f4:	60f0      	str	r0, [r6, #12]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d1e4      	bne.n	80086c6 <_Balloc+0x2e>
 80086fc:	2000      	movs	r0, #0
 80086fe:	bd70      	pop	{r4, r5, r6, pc}
 8008700:	6802      	ldr	r2, [r0, #0]
 8008702:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008706:	2300      	movs	r3, #0
 8008708:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800870c:	e7f7      	b.n	80086fe <_Balloc+0x66>
 800870e:	bf00      	nop
 8008710:	08009885 	.word	0x08009885
 8008714:	08009a10 	.word	0x08009a10

08008718 <_Bfree>:
 8008718:	b570      	push	{r4, r5, r6, lr}
 800871a:	69c6      	ldr	r6, [r0, #28]
 800871c:	4605      	mov	r5, r0
 800871e:	460c      	mov	r4, r1
 8008720:	b976      	cbnz	r6, 8008740 <_Bfree+0x28>
 8008722:	2010      	movs	r0, #16
 8008724:	f7ff fef2 	bl	800850c <malloc>
 8008728:	4602      	mov	r2, r0
 800872a:	61e8      	str	r0, [r5, #28]
 800872c:	b920      	cbnz	r0, 8008738 <_Bfree+0x20>
 800872e:	218f      	movs	r1, #143	; 0x8f
 8008730:	4b08      	ldr	r3, [pc, #32]	; (8008754 <_Bfree+0x3c>)
 8008732:	4809      	ldr	r0, [pc, #36]	; (8008758 <_Bfree+0x40>)
 8008734:	f7fe fcba 	bl	80070ac <__assert_func>
 8008738:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800873c:	6006      	str	r6, [r0, #0]
 800873e:	60c6      	str	r6, [r0, #12]
 8008740:	b13c      	cbz	r4, 8008752 <_Bfree+0x3a>
 8008742:	69eb      	ldr	r3, [r5, #28]
 8008744:	6862      	ldr	r2, [r4, #4]
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800874c:	6021      	str	r1, [r4, #0]
 800874e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008752:	bd70      	pop	{r4, r5, r6, pc}
 8008754:	08009885 	.word	0x08009885
 8008758:	08009a10 	.word	0x08009a10

0800875c <__multadd>:
 800875c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008760:	4607      	mov	r7, r0
 8008762:	460c      	mov	r4, r1
 8008764:	461e      	mov	r6, r3
 8008766:	2000      	movs	r0, #0
 8008768:	690d      	ldr	r5, [r1, #16]
 800876a:	f101 0c14 	add.w	ip, r1, #20
 800876e:	f8dc 3000 	ldr.w	r3, [ip]
 8008772:	3001      	adds	r0, #1
 8008774:	b299      	uxth	r1, r3
 8008776:	fb02 6101 	mla	r1, r2, r1, r6
 800877a:	0c1e      	lsrs	r6, r3, #16
 800877c:	0c0b      	lsrs	r3, r1, #16
 800877e:	fb02 3306 	mla	r3, r2, r6, r3
 8008782:	b289      	uxth	r1, r1
 8008784:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008788:	4285      	cmp	r5, r0
 800878a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800878e:	f84c 1b04 	str.w	r1, [ip], #4
 8008792:	dcec      	bgt.n	800876e <__multadd+0x12>
 8008794:	b30e      	cbz	r6, 80087da <__multadd+0x7e>
 8008796:	68a3      	ldr	r3, [r4, #8]
 8008798:	42ab      	cmp	r3, r5
 800879a:	dc19      	bgt.n	80087d0 <__multadd+0x74>
 800879c:	6861      	ldr	r1, [r4, #4]
 800879e:	4638      	mov	r0, r7
 80087a0:	3101      	adds	r1, #1
 80087a2:	f7ff ff79 	bl	8008698 <_Balloc>
 80087a6:	4680      	mov	r8, r0
 80087a8:	b928      	cbnz	r0, 80087b6 <__multadd+0x5a>
 80087aa:	4602      	mov	r2, r0
 80087ac:	21ba      	movs	r1, #186	; 0xba
 80087ae:	4b0c      	ldr	r3, [pc, #48]	; (80087e0 <__multadd+0x84>)
 80087b0:	480c      	ldr	r0, [pc, #48]	; (80087e4 <__multadd+0x88>)
 80087b2:	f7fe fc7b 	bl	80070ac <__assert_func>
 80087b6:	6922      	ldr	r2, [r4, #16]
 80087b8:	f104 010c 	add.w	r1, r4, #12
 80087bc:	3202      	adds	r2, #2
 80087be:	0092      	lsls	r2, r2, #2
 80087c0:	300c      	adds	r0, #12
 80087c2:	f7fe fc5e 	bl	8007082 <memcpy>
 80087c6:	4621      	mov	r1, r4
 80087c8:	4638      	mov	r0, r7
 80087ca:	f7ff ffa5 	bl	8008718 <_Bfree>
 80087ce:	4644      	mov	r4, r8
 80087d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80087d4:	3501      	adds	r5, #1
 80087d6:	615e      	str	r6, [r3, #20]
 80087d8:	6125      	str	r5, [r4, #16]
 80087da:	4620      	mov	r0, r4
 80087dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087e0:	0800999f 	.word	0x0800999f
 80087e4:	08009a10 	.word	0x08009a10

080087e8 <__s2b>:
 80087e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087ec:	4615      	mov	r5, r2
 80087ee:	2209      	movs	r2, #9
 80087f0:	461f      	mov	r7, r3
 80087f2:	3308      	adds	r3, #8
 80087f4:	460c      	mov	r4, r1
 80087f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80087fa:	4606      	mov	r6, r0
 80087fc:	2201      	movs	r2, #1
 80087fe:	2100      	movs	r1, #0
 8008800:	429a      	cmp	r2, r3
 8008802:	db09      	blt.n	8008818 <__s2b+0x30>
 8008804:	4630      	mov	r0, r6
 8008806:	f7ff ff47 	bl	8008698 <_Balloc>
 800880a:	b940      	cbnz	r0, 800881e <__s2b+0x36>
 800880c:	4602      	mov	r2, r0
 800880e:	21d3      	movs	r1, #211	; 0xd3
 8008810:	4b18      	ldr	r3, [pc, #96]	; (8008874 <__s2b+0x8c>)
 8008812:	4819      	ldr	r0, [pc, #100]	; (8008878 <__s2b+0x90>)
 8008814:	f7fe fc4a 	bl	80070ac <__assert_func>
 8008818:	0052      	lsls	r2, r2, #1
 800881a:	3101      	adds	r1, #1
 800881c:	e7f0      	b.n	8008800 <__s2b+0x18>
 800881e:	9b08      	ldr	r3, [sp, #32]
 8008820:	2d09      	cmp	r5, #9
 8008822:	6143      	str	r3, [r0, #20]
 8008824:	f04f 0301 	mov.w	r3, #1
 8008828:	6103      	str	r3, [r0, #16]
 800882a:	dd16      	ble.n	800885a <__s2b+0x72>
 800882c:	f104 0909 	add.w	r9, r4, #9
 8008830:	46c8      	mov	r8, r9
 8008832:	442c      	add	r4, r5
 8008834:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008838:	4601      	mov	r1, r0
 800883a:	220a      	movs	r2, #10
 800883c:	4630      	mov	r0, r6
 800883e:	3b30      	subs	r3, #48	; 0x30
 8008840:	f7ff ff8c 	bl	800875c <__multadd>
 8008844:	45a0      	cmp	r8, r4
 8008846:	d1f5      	bne.n	8008834 <__s2b+0x4c>
 8008848:	f1a5 0408 	sub.w	r4, r5, #8
 800884c:	444c      	add	r4, r9
 800884e:	1b2d      	subs	r5, r5, r4
 8008850:	1963      	adds	r3, r4, r5
 8008852:	42bb      	cmp	r3, r7
 8008854:	db04      	blt.n	8008860 <__s2b+0x78>
 8008856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800885a:	2509      	movs	r5, #9
 800885c:	340a      	adds	r4, #10
 800885e:	e7f6      	b.n	800884e <__s2b+0x66>
 8008860:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008864:	4601      	mov	r1, r0
 8008866:	220a      	movs	r2, #10
 8008868:	4630      	mov	r0, r6
 800886a:	3b30      	subs	r3, #48	; 0x30
 800886c:	f7ff ff76 	bl	800875c <__multadd>
 8008870:	e7ee      	b.n	8008850 <__s2b+0x68>
 8008872:	bf00      	nop
 8008874:	0800999f 	.word	0x0800999f
 8008878:	08009a10 	.word	0x08009a10

0800887c <__hi0bits>:
 800887c:	0c02      	lsrs	r2, r0, #16
 800887e:	0412      	lsls	r2, r2, #16
 8008880:	4603      	mov	r3, r0
 8008882:	b9ca      	cbnz	r2, 80088b8 <__hi0bits+0x3c>
 8008884:	0403      	lsls	r3, r0, #16
 8008886:	2010      	movs	r0, #16
 8008888:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800888c:	bf04      	itt	eq
 800888e:	021b      	lsleq	r3, r3, #8
 8008890:	3008      	addeq	r0, #8
 8008892:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008896:	bf04      	itt	eq
 8008898:	011b      	lsleq	r3, r3, #4
 800889a:	3004      	addeq	r0, #4
 800889c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80088a0:	bf04      	itt	eq
 80088a2:	009b      	lsleq	r3, r3, #2
 80088a4:	3002      	addeq	r0, #2
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	db05      	blt.n	80088b6 <__hi0bits+0x3a>
 80088aa:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80088ae:	f100 0001 	add.w	r0, r0, #1
 80088b2:	bf08      	it	eq
 80088b4:	2020      	moveq	r0, #32
 80088b6:	4770      	bx	lr
 80088b8:	2000      	movs	r0, #0
 80088ba:	e7e5      	b.n	8008888 <__hi0bits+0xc>

080088bc <__lo0bits>:
 80088bc:	6803      	ldr	r3, [r0, #0]
 80088be:	4602      	mov	r2, r0
 80088c0:	f013 0007 	ands.w	r0, r3, #7
 80088c4:	d00b      	beq.n	80088de <__lo0bits+0x22>
 80088c6:	07d9      	lsls	r1, r3, #31
 80088c8:	d421      	bmi.n	800890e <__lo0bits+0x52>
 80088ca:	0798      	lsls	r0, r3, #30
 80088cc:	bf49      	itett	mi
 80088ce:	085b      	lsrmi	r3, r3, #1
 80088d0:	089b      	lsrpl	r3, r3, #2
 80088d2:	2001      	movmi	r0, #1
 80088d4:	6013      	strmi	r3, [r2, #0]
 80088d6:	bf5c      	itt	pl
 80088d8:	2002      	movpl	r0, #2
 80088da:	6013      	strpl	r3, [r2, #0]
 80088dc:	4770      	bx	lr
 80088de:	b299      	uxth	r1, r3
 80088e0:	b909      	cbnz	r1, 80088e6 <__lo0bits+0x2a>
 80088e2:	2010      	movs	r0, #16
 80088e4:	0c1b      	lsrs	r3, r3, #16
 80088e6:	b2d9      	uxtb	r1, r3
 80088e8:	b909      	cbnz	r1, 80088ee <__lo0bits+0x32>
 80088ea:	3008      	adds	r0, #8
 80088ec:	0a1b      	lsrs	r3, r3, #8
 80088ee:	0719      	lsls	r1, r3, #28
 80088f0:	bf04      	itt	eq
 80088f2:	091b      	lsreq	r3, r3, #4
 80088f4:	3004      	addeq	r0, #4
 80088f6:	0799      	lsls	r1, r3, #30
 80088f8:	bf04      	itt	eq
 80088fa:	089b      	lsreq	r3, r3, #2
 80088fc:	3002      	addeq	r0, #2
 80088fe:	07d9      	lsls	r1, r3, #31
 8008900:	d403      	bmi.n	800890a <__lo0bits+0x4e>
 8008902:	085b      	lsrs	r3, r3, #1
 8008904:	f100 0001 	add.w	r0, r0, #1
 8008908:	d003      	beq.n	8008912 <__lo0bits+0x56>
 800890a:	6013      	str	r3, [r2, #0]
 800890c:	4770      	bx	lr
 800890e:	2000      	movs	r0, #0
 8008910:	4770      	bx	lr
 8008912:	2020      	movs	r0, #32
 8008914:	4770      	bx	lr
	...

08008918 <__i2b>:
 8008918:	b510      	push	{r4, lr}
 800891a:	460c      	mov	r4, r1
 800891c:	2101      	movs	r1, #1
 800891e:	f7ff febb 	bl	8008698 <_Balloc>
 8008922:	4602      	mov	r2, r0
 8008924:	b928      	cbnz	r0, 8008932 <__i2b+0x1a>
 8008926:	f240 1145 	movw	r1, #325	; 0x145
 800892a:	4b04      	ldr	r3, [pc, #16]	; (800893c <__i2b+0x24>)
 800892c:	4804      	ldr	r0, [pc, #16]	; (8008940 <__i2b+0x28>)
 800892e:	f7fe fbbd 	bl	80070ac <__assert_func>
 8008932:	2301      	movs	r3, #1
 8008934:	6144      	str	r4, [r0, #20]
 8008936:	6103      	str	r3, [r0, #16]
 8008938:	bd10      	pop	{r4, pc}
 800893a:	bf00      	nop
 800893c:	0800999f 	.word	0x0800999f
 8008940:	08009a10 	.word	0x08009a10

08008944 <__multiply>:
 8008944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008948:	4691      	mov	r9, r2
 800894a:	690a      	ldr	r2, [r1, #16]
 800894c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008950:	460c      	mov	r4, r1
 8008952:	429a      	cmp	r2, r3
 8008954:	bfbe      	ittt	lt
 8008956:	460b      	movlt	r3, r1
 8008958:	464c      	movlt	r4, r9
 800895a:	4699      	movlt	r9, r3
 800895c:	6927      	ldr	r7, [r4, #16]
 800895e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008962:	68a3      	ldr	r3, [r4, #8]
 8008964:	6861      	ldr	r1, [r4, #4]
 8008966:	eb07 060a 	add.w	r6, r7, sl
 800896a:	42b3      	cmp	r3, r6
 800896c:	b085      	sub	sp, #20
 800896e:	bfb8      	it	lt
 8008970:	3101      	addlt	r1, #1
 8008972:	f7ff fe91 	bl	8008698 <_Balloc>
 8008976:	b930      	cbnz	r0, 8008986 <__multiply+0x42>
 8008978:	4602      	mov	r2, r0
 800897a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800897e:	4b43      	ldr	r3, [pc, #268]	; (8008a8c <__multiply+0x148>)
 8008980:	4843      	ldr	r0, [pc, #268]	; (8008a90 <__multiply+0x14c>)
 8008982:	f7fe fb93 	bl	80070ac <__assert_func>
 8008986:	f100 0514 	add.w	r5, r0, #20
 800898a:	462b      	mov	r3, r5
 800898c:	2200      	movs	r2, #0
 800898e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008992:	4543      	cmp	r3, r8
 8008994:	d321      	bcc.n	80089da <__multiply+0x96>
 8008996:	f104 0314 	add.w	r3, r4, #20
 800899a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800899e:	f109 0314 	add.w	r3, r9, #20
 80089a2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80089a6:	9202      	str	r2, [sp, #8]
 80089a8:	1b3a      	subs	r2, r7, r4
 80089aa:	3a15      	subs	r2, #21
 80089ac:	f022 0203 	bic.w	r2, r2, #3
 80089b0:	3204      	adds	r2, #4
 80089b2:	f104 0115 	add.w	r1, r4, #21
 80089b6:	428f      	cmp	r7, r1
 80089b8:	bf38      	it	cc
 80089ba:	2204      	movcc	r2, #4
 80089bc:	9201      	str	r2, [sp, #4]
 80089be:	9a02      	ldr	r2, [sp, #8]
 80089c0:	9303      	str	r3, [sp, #12]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d80c      	bhi.n	80089e0 <__multiply+0x9c>
 80089c6:	2e00      	cmp	r6, #0
 80089c8:	dd03      	ble.n	80089d2 <__multiply+0x8e>
 80089ca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d05a      	beq.n	8008a88 <__multiply+0x144>
 80089d2:	6106      	str	r6, [r0, #16]
 80089d4:	b005      	add	sp, #20
 80089d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089da:	f843 2b04 	str.w	r2, [r3], #4
 80089de:	e7d8      	b.n	8008992 <__multiply+0x4e>
 80089e0:	f8b3 a000 	ldrh.w	sl, [r3]
 80089e4:	f1ba 0f00 	cmp.w	sl, #0
 80089e8:	d023      	beq.n	8008a32 <__multiply+0xee>
 80089ea:	46a9      	mov	r9, r5
 80089ec:	f04f 0c00 	mov.w	ip, #0
 80089f0:	f104 0e14 	add.w	lr, r4, #20
 80089f4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80089f8:	f8d9 1000 	ldr.w	r1, [r9]
 80089fc:	fa1f fb82 	uxth.w	fp, r2
 8008a00:	b289      	uxth	r1, r1
 8008a02:	fb0a 110b 	mla	r1, sl, fp, r1
 8008a06:	4461      	add	r1, ip
 8008a08:	f8d9 c000 	ldr.w	ip, [r9]
 8008a0c:	0c12      	lsrs	r2, r2, #16
 8008a0e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008a12:	fb0a c202 	mla	r2, sl, r2, ip
 8008a16:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008a1a:	b289      	uxth	r1, r1
 8008a1c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008a20:	4577      	cmp	r7, lr
 8008a22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008a26:	f849 1b04 	str.w	r1, [r9], #4
 8008a2a:	d8e3      	bhi.n	80089f4 <__multiply+0xb0>
 8008a2c:	9a01      	ldr	r2, [sp, #4]
 8008a2e:	f845 c002 	str.w	ip, [r5, r2]
 8008a32:	9a03      	ldr	r2, [sp, #12]
 8008a34:	3304      	adds	r3, #4
 8008a36:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008a3a:	f1b9 0f00 	cmp.w	r9, #0
 8008a3e:	d021      	beq.n	8008a84 <__multiply+0x140>
 8008a40:	46ae      	mov	lr, r5
 8008a42:	f04f 0a00 	mov.w	sl, #0
 8008a46:	6829      	ldr	r1, [r5, #0]
 8008a48:	f104 0c14 	add.w	ip, r4, #20
 8008a4c:	f8bc b000 	ldrh.w	fp, [ip]
 8008a50:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008a54:	b289      	uxth	r1, r1
 8008a56:	fb09 220b 	mla	r2, r9, fp, r2
 8008a5a:	4452      	add	r2, sl
 8008a5c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008a60:	f84e 1b04 	str.w	r1, [lr], #4
 8008a64:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008a68:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008a6c:	f8be 1000 	ldrh.w	r1, [lr]
 8008a70:	4567      	cmp	r7, ip
 8008a72:	fb09 110a 	mla	r1, r9, sl, r1
 8008a76:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008a7a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008a7e:	d8e5      	bhi.n	8008a4c <__multiply+0x108>
 8008a80:	9a01      	ldr	r2, [sp, #4]
 8008a82:	50a9      	str	r1, [r5, r2]
 8008a84:	3504      	adds	r5, #4
 8008a86:	e79a      	b.n	80089be <__multiply+0x7a>
 8008a88:	3e01      	subs	r6, #1
 8008a8a:	e79c      	b.n	80089c6 <__multiply+0x82>
 8008a8c:	0800999f 	.word	0x0800999f
 8008a90:	08009a10 	.word	0x08009a10

08008a94 <__pow5mult>:
 8008a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a98:	4615      	mov	r5, r2
 8008a9a:	f012 0203 	ands.w	r2, r2, #3
 8008a9e:	4606      	mov	r6, r0
 8008aa0:	460f      	mov	r7, r1
 8008aa2:	d007      	beq.n	8008ab4 <__pow5mult+0x20>
 8008aa4:	4c25      	ldr	r4, [pc, #148]	; (8008b3c <__pow5mult+0xa8>)
 8008aa6:	3a01      	subs	r2, #1
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008aae:	f7ff fe55 	bl	800875c <__multadd>
 8008ab2:	4607      	mov	r7, r0
 8008ab4:	10ad      	asrs	r5, r5, #2
 8008ab6:	d03d      	beq.n	8008b34 <__pow5mult+0xa0>
 8008ab8:	69f4      	ldr	r4, [r6, #28]
 8008aba:	b97c      	cbnz	r4, 8008adc <__pow5mult+0x48>
 8008abc:	2010      	movs	r0, #16
 8008abe:	f7ff fd25 	bl	800850c <malloc>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	61f0      	str	r0, [r6, #28]
 8008ac6:	b928      	cbnz	r0, 8008ad4 <__pow5mult+0x40>
 8008ac8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008acc:	4b1c      	ldr	r3, [pc, #112]	; (8008b40 <__pow5mult+0xac>)
 8008ace:	481d      	ldr	r0, [pc, #116]	; (8008b44 <__pow5mult+0xb0>)
 8008ad0:	f7fe faec 	bl	80070ac <__assert_func>
 8008ad4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ad8:	6004      	str	r4, [r0, #0]
 8008ada:	60c4      	str	r4, [r0, #12]
 8008adc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008ae0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ae4:	b94c      	cbnz	r4, 8008afa <__pow5mult+0x66>
 8008ae6:	f240 2171 	movw	r1, #625	; 0x271
 8008aea:	4630      	mov	r0, r6
 8008aec:	f7ff ff14 	bl	8008918 <__i2b>
 8008af0:	2300      	movs	r3, #0
 8008af2:	4604      	mov	r4, r0
 8008af4:	f8c8 0008 	str.w	r0, [r8, #8]
 8008af8:	6003      	str	r3, [r0, #0]
 8008afa:	f04f 0900 	mov.w	r9, #0
 8008afe:	07eb      	lsls	r3, r5, #31
 8008b00:	d50a      	bpl.n	8008b18 <__pow5mult+0x84>
 8008b02:	4639      	mov	r1, r7
 8008b04:	4622      	mov	r2, r4
 8008b06:	4630      	mov	r0, r6
 8008b08:	f7ff ff1c 	bl	8008944 <__multiply>
 8008b0c:	4680      	mov	r8, r0
 8008b0e:	4639      	mov	r1, r7
 8008b10:	4630      	mov	r0, r6
 8008b12:	f7ff fe01 	bl	8008718 <_Bfree>
 8008b16:	4647      	mov	r7, r8
 8008b18:	106d      	asrs	r5, r5, #1
 8008b1a:	d00b      	beq.n	8008b34 <__pow5mult+0xa0>
 8008b1c:	6820      	ldr	r0, [r4, #0]
 8008b1e:	b938      	cbnz	r0, 8008b30 <__pow5mult+0x9c>
 8008b20:	4622      	mov	r2, r4
 8008b22:	4621      	mov	r1, r4
 8008b24:	4630      	mov	r0, r6
 8008b26:	f7ff ff0d 	bl	8008944 <__multiply>
 8008b2a:	6020      	str	r0, [r4, #0]
 8008b2c:	f8c0 9000 	str.w	r9, [r0]
 8008b30:	4604      	mov	r4, r0
 8008b32:	e7e4      	b.n	8008afe <__pow5mult+0x6a>
 8008b34:	4638      	mov	r0, r7
 8008b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b3a:	bf00      	nop
 8008b3c:	08009b60 	.word	0x08009b60
 8008b40:	08009885 	.word	0x08009885
 8008b44:	08009a10 	.word	0x08009a10

08008b48 <__lshift>:
 8008b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b4c:	460c      	mov	r4, r1
 8008b4e:	4607      	mov	r7, r0
 8008b50:	4691      	mov	r9, r2
 8008b52:	6923      	ldr	r3, [r4, #16]
 8008b54:	6849      	ldr	r1, [r1, #4]
 8008b56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008b5a:	68a3      	ldr	r3, [r4, #8]
 8008b5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008b60:	f108 0601 	add.w	r6, r8, #1
 8008b64:	42b3      	cmp	r3, r6
 8008b66:	db0b      	blt.n	8008b80 <__lshift+0x38>
 8008b68:	4638      	mov	r0, r7
 8008b6a:	f7ff fd95 	bl	8008698 <_Balloc>
 8008b6e:	4605      	mov	r5, r0
 8008b70:	b948      	cbnz	r0, 8008b86 <__lshift+0x3e>
 8008b72:	4602      	mov	r2, r0
 8008b74:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008b78:	4b27      	ldr	r3, [pc, #156]	; (8008c18 <__lshift+0xd0>)
 8008b7a:	4828      	ldr	r0, [pc, #160]	; (8008c1c <__lshift+0xd4>)
 8008b7c:	f7fe fa96 	bl	80070ac <__assert_func>
 8008b80:	3101      	adds	r1, #1
 8008b82:	005b      	lsls	r3, r3, #1
 8008b84:	e7ee      	b.n	8008b64 <__lshift+0x1c>
 8008b86:	2300      	movs	r3, #0
 8008b88:	f100 0114 	add.w	r1, r0, #20
 8008b8c:	f100 0210 	add.w	r2, r0, #16
 8008b90:	4618      	mov	r0, r3
 8008b92:	4553      	cmp	r3, sl
 8008b94:	db33      	blt.n	8008bfe <__lshift+0xb6>
 8008b96:	6920      	ldr	r0, [r4, #16]
 8008b98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b9c:	f104 0314 	add.w	r3, r4, #20
 8008ba0:	f019 091f 	ands.w	r9, r9, #31
 8008ba4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ba8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008bac:	d02b      	beq.n	8008c06 <__lshift+0xbe>
 8008bae:	468a      	mov	sl, r1
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f1c9 0e20 	rsb	lr, r9, #32
 8008bb6:	6818      	ldr	r0, [r3, #0]
 8008bb8:	fa00 f009 	lsl.w	r0, r0, r9
 8008bbc:	4310      	orrs	r0, r2
 8008bbe:	f84a 0b04 	str.w	r0, [sl], #4
 8008bc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bc6:	459c      	cmp	ip, r3
 8008bc8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008bcc:	d8f3      	bhi.n	8008bb6 <__lshift+0x6e>
 8008bce:	ebac 0304 	sub.w	r3, ip, r4
 8008bd2:	3b15      	subs	r3, #21
 8008bd4:	f023 0303 	bic.w	r3, r3, #3
 8008bd8:	3304      	adds	r3, #4
 8008bda:	f104 0015 	add.w	r0, r4, #21
 8008bde:	4584      	cmp	ip, r0
 8008be0:	bf38      	it	cc
 8008be2:	2304      	movcc	r3, #4
 8008be4:	50ca      	str	r2, [r1, r3]
 8008be6:	b10a      	cbz	r2, 8008bec <__lshift+0xa4>
 8008be8:	f108 0602 	add.w	r6, r8, #2
 8008bec:	3e01      	subs	r6, #1
 8008bee:	4638      	mov	r0, r7
 8008bf0:	4621      	mov	r1, r4
 8008bf2:	612e      	str	r6, [r5, #16]
 8008bf4:	f7ff fd90 	bl	8008718 <_Bfree>
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bfe:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c02:	3301      	adds	r3, #1
 8008c04:	e7c5      	b.n	8008b92 <__lshift+0x4a>
 8008c06:	3904      	subs	r1, #4
 8008c08:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c0c:	459c      	cmp	ip, r3
 8008c0e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c12:	d8f9      	bhi.n	8008c08 <__lshift+0xc0>
 8008c14:	e7ea      	b.n	8008bec <__lshift+0xa4>
 8008c16:	bf00      	nop
 8008c18:	0800999f 	.word	0x0800999f
 8008c1c:	08009a10 	.word	0x08009a10

08008c20 <__mcmp>:
 8008c20:	4603      	mov	r3, r0
 8008c22:	690a      	ldr	r2, [r1, #16]
 8008c24:	6900      	ldr	r0, [r0, #16]
 8008c26:	b530      	push	{r4, r5, lr}
 8008c28:	1a80      	subs	r0, r0, r2
 8008c2a:	d10d      	bne.n	8008c48 <__mcmp+0x28>
 8008c2c:	3314      	adds	r3, #20
 8008c2e:	3114      	adds	r1, #20
 8008c30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008c34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008c38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008c40:	4295      	cmp	r5, r2
 8008c42:	d002      	beq.n	8008c4a <__mcmp+0x2a>
 8008c44:	d304      	bcc.n	8008c50 <__mcmp+0x30>
 8008c46:	2001      	movs	r0, #1
 8008c48:	bd30      	pop	{r4, r5, pc}
 8008c4a:	42a3      	cmp	r3, r4
 8008c4c:	d3f4      	bcc.n	8008c38 <__mcmp+0x18>
 8008c4e:	e7fb      	b.n	8008c48 <__mcmp+0x28>
 8008c50:	f04f 30ff 	mov.w	r0, #4294967295
 8008c54:	e7f8      	b.n	8008c48 <__mcmp+0x28>
	...

08008c58 <__mdiff>:
 8008c58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c5c:	460d      	mov	r5, r1
 8008c5e:	4607      	mov	r7, r0
 8008c60:	4611      	mov	r1, r2
 8008c62:	4628      	mov	r0, r5
 8008c64:	4614      	mov	r4, r2
 8008c66:	f7ff ffdb 	bl	8008c20 <__mcmp>
 8008c6a:	1e06      	subs	r6, r0, #0
 8008c6c:	d111      	bne.n	8008c92 <__mdiff+0x3a>
 8008c6e:	4631      	mov	r1, r6
 8008c70:	4638      	mov	r0, r7
 8008c72:	f7ff fd11 	bl	8008698 <_Balloc>
 8008c76:	4602      	mov	r2, r0
 8008c78:	b928      	cbnz	r0, 8008c86 <__mdiff+0x2e>
 8008c7a:	f240 2137 	movw	r1, #567	; 0x237
 8008c7e:	4b3a      	ldr	r3, [pc, #232]	; (8008d68 <__mdiff+0x110>)
 8008c80:	483a      	ldr	r0, [pc, #232]	; (8008d6c <__mdiff+0x114>)
 8008c82:	f7fe fa13 	bl	80070ac <__assert_func>
 8008c86:	2301      	movs	r3, #1
 8008c88:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008c8c:	4610      	mov	r0, r2
 8008c8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c92:	bfa4      	itt	ge
 8008c94:	4623      	movge	r3, r4
 8008c96:	462c      	movge	r4, r5
 8008c98:	4638      	mov	r0, r7
 8008c9a:	6861      	ldr	r1, [r4, #4]
 8008c9c:	bfa6      	itte	ge
 8008c9e:	461d      	movge	r5, r3
 8008ca0:	2600      	movge	r6, #0
 8008ca2:	2601      	movlt	r6, #1
 8008ca4:	f7ff fcf8 	bl	8008698 <_Balloc>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	b918      	cbnz	r0, 8008cb4 <__mdiff+0x5c>
 8008cac:	f240 2145 	movw	r1, #581	; 0x245
 8008cb0:	4b2d      	ldr	r3, [pc, #180]	; (8008d68 <__mdiff+0x110>)
 8008cb2:	e7e5      	b.n	8008c80 <__mdiff+0x28>
 8008cb4:	f102 0814 	add.w	r8, r2, #20
 8008cb8:	46c2      	mov	sl, r8
 8008cba:	f04f 0c00 	mov.w	ip, #0
 8008cbe:	6927      	ldr	r7, [r4, #16]
 8008cc0:	60c6      	str	r6, [r0, #12]
 8008cc2:	692e      	ldr	r6, [r5, #16]
 8008cc4:	f104 0014 	add.w	r0, r4, #20
 8008cc8:	f105 0914 	add.w	r9, r5, #20
 8008ccc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008cd0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008cd4:	3410      	adds	r4, #16
 8008cd6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008cda:	f859 3b04 	ldr.w	r3, [r9], #4
 8008cde:	fa1f f18b 	uxth.w	r1, fp
 8008ce2:	4461      	add	r1, ip
 8008ce4:	fa1f fc83 	uxth.w	ip, r3
 8008ce8:	0c1b      	lsrs	r3, r3, #16
 8008cea:	eba1 010c 	sub.w	r1, r1, ip
 8008cee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008cf2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008cf6:	b289      	uxth	r1, r1
 8008cf8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008cfc:	454e      	cmp	r6, r9
 8008cfe:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008d02:	f84a 1b04 	str.w	r1, [sl], #4
 8008d06:	d8e6      	bhi.n	8008cd6 <__mdiff+0x7e>
 8008d08:	1b73      	subs	r3, r6, r5
 8008d0a:	3b15      	subs	r3, #21
 8008d0c:	f023 0303 	bic.w	r3, r3, #3
 8008d10:	3515      	adds	r5, #21
 8008d12:	3304      	adds	r3, #4
 8008d14:	42ae      	cmp	r6, r5
 8008d16:	bf38      	it	cc
 8008d18:	2304      	movcc	r3, #4
 8008d1a:	4418      	add	r0, r3
 8008d1c:	4443      	add	r3, r8
 8008d1e:	461e      	mov	r6, r3
 8008d20:	4605      	mov	r5, r0
 8008d22:	4575      	cmp	r5, lr
 8008d24:	d30e      	bcc.n	8008d44 <__mdiff+0xec>
 8008d26:	f10e 0103 	add.w	r1, lr, #3
 8008d2a:	1a09      	subs	r1, r1, r0
 8008d2c:	f021 0103 	bic.w	r1, r1, #3
 8008d30:	3803      	subs	r0, #3
 8008d32:	4586      	cmp	lr, r0
 8008d34:	bf38      	it	cc
 8008d36:	2100      	movcc	r1, #0
 8008d38:	440b      	add	r3, r1
 8008d3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008d3e:	b189      	cbz	r1, 8008d64 <__mdiff+0x10c>
 8008d40:	6117      	str	r7, [r2, #16]
 8008d42:	e7a3      	b.n	8008c8c <__mdiff+0x34>
 8008d44:	f855 8b04 	ldr.w	r8, [r5], #4
 8008d48:	fa1f f188 	uxth.w	r1, r8
 8008d4c:	4461      	add	r1, ip
 8008d4e:	140c      	asrs	r4, r1, #16
 8008d50:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008d54:	b289      	uxth	r1, r1
 8008d56:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008d5a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008d5e:	f846 1b04 	str.w	r1, [r6], #4
 8008d62:	e7de      	b.n	8008d22 <__mdiff+0xca>
 8008d64:	3f01      	subs	r7, #1
 8008d66:	e7e8      	b.n	8008d3a <__mdiff+0xe2>
 8008d68:	0800999f 	.word	0x0800999f
 8008d6c:	08009a10 	.word	0x08009a10

08008d70 <__ulp>:
 8008d70:	4b0e      	ldr	r3, [pc, #56]	; (8008dac <__ulp+0x3c>)
 8008d72:	400b      	ands	r3, r1
 8008d74:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	dc08      	bgt.n	8008d8e <__ulp+0x1e>
 8008d7c:	425b      	negs	r3, r3
 8008d7e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008d82:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008d86:	da04      	bge.n	8008d92 <__ulp+0x22>
 8008d88:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008d8c:	4113      	asrs	r3, r2
 8008d8e:	2200      	movs	r2, #0
 8008d90:	e008      	b.n	8008da4 <__ulp+0x34>
 8008d92:	f1a2 0314 	sub.w	r3, r2, #20
 8008d96:	2b1e      	cmp	r3, #30
 8008d98:	bfd6      	itet	le
 8008d9a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008d9e:	2201      	movgt	r2, #1
 8008da0:	40da      	lsrle	r2, r3
 8008da2:	2300      	movs	r3, #0
 8008da4:	4619      	mov	r1, r3
 8008da6:	4610      	mov	r0, r2
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	7ff00000 	.word	0x7ff00000

08008db0 <__b2d>:
 8008db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008db2:	6905      	ldr	r5, [r0, #16]
 8008db4:	f100 0714 	add.w	r7, r0, #20
 8008db8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008dbc:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008dc0:	1f2e      	subs	r6, r5, #4
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f7ff fd5a 	bl	800887c <__hi0bits>
 8008dc8:	f1c0 0220 	rsb	r2, r0, #32
 8008dcc:	280a      	cmp	r0, #10
 8008dce:	4603      	mov	r3, r0
 8008dd0:	f8df c068 	ldr.w	ip, [pc, #104]	; 8008e3c <__b2d+0x8c>
 8008dd4:	600a      	str	r2, [r1, #0]
 8008dd6:	dc12      	bgt.n	8008dfe <__b2d+0x4e>
 8008dd8:	f1c0 0e0b 	rsb	lr, r0, #11
 8008ddc:	fa24 f20e 	lsr.w	r2, r4, lr
 8008de0:	42b7      	cmp	r7, r6
 8008de2:	ea42 010c 	orr.w	r1, r2, ip
 8008de6:	bf2c      	ite	cs
 8008de8:	2200      	movcs	r2, #0
 8008dea:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008dee:	3315      	adds	r3, #21
 8008df0:	fa04 f303 	lsl.w	r3, r4, r3
 8008df4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008df8:	431a      	orrs	r2, r3
 8008dfa:	4610      	mov	r0, r2
 8008dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dfe:	42b7      	cmp	r7, r6
 8008e00:	bf2e      	itee	cs
 8008e02:	2200      	movcs	r2, #0
 8008e04:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008e08:	f1a5 0608 	subcc.w	r6, r5, #8
 8008e0c:	3b0b      	subs	r3, #11
 8008e0e:	d012      	beq.n	8008e36 <__b2d+0x86>
 8008e10:	f1c3 0520 	rsb	r5, r3, #32
 8008e14:	fa22 f105 	lsr.w	r1, r2, r5
 8008e18:	409c      	lsls	r4, r3
 8008e1a:	430c      	orrs	r4, r1
 8008e1c:	42be      	cmp	r6, r7
 8008e1e:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8008e22:	bf94      	ite	ls
 8008e24:	2400      	movls	r4, #0
 8008e26:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008e2a:	409a      	lsls	r2, r3
 8008e2c:	40ec      	lsrs	r4, r5
 8008e2e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008e32:	4322      	orrs	r2, r4
 8008e34:	e7e1      	b.n	8008dfa <__b2d+0x4a>
 8008e36:	ea44 010c 	orr.w	r1, r4, ip
 8008e3a:	e7de      	b.n	8008dfa <__b2d+0x4a>
 8008e3c:	3ff00000 	.word	0x3ff00000

08008e40 <__d2b>:
 8008e40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e42:	2101      	movs	r1, #1
 8008e44:	4617      	mov	r7, r2
 8008e46:	461c      	mov	r4, r3
 8008e48:	9e08      	ldr	r6, [sp, #32]
 8008e4a:	f7ff fc25 	bl	8008698 <_Balloc>
 8008e4e:	4605      	mov	r5, r0
 8008e50:	b930      	cbnz	r0, 8008e60 <__d2b+0x20>
 8008e52:	4602      	mov	r2, r0
 8008e54:	f240 310f 	movw	r1, #783	; 0x30f
 8008e58:	4b22      	ldr	r3, [pc, #136]	; (8008ee4 <__d2b+0xa4>)
 8008e5a:	4823      	ldr	r0, [pc, #140]	; (8008ee8 <__d2b+0xa8>)
 8008e5c:	f7fe f926 	bl	80070ac <__assert_func>
 8008e60:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008e64:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008e68:	bb24      	cbnz	r4, 8008eb4 <__d2b+0x74>
 8008e6a:	2f00      	cmp	r7, #0
 8008e6c:	9301      	str	r3, [sp, #4]
 8008e6e:	d026      	beq.n	8008ebe <__d2b+0x7e>
 8008e70:	4668      	mov	r0, sp
 8008e72:	9700      	str	r7, [sp, #0]
 8008e74:	f7ff fd22 	bl	80088bc <__lo0bits>
 8008e78:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008e7c:	b1e8      	cbz	r0, 8008eba <__d2b+0x7a>
 8008e7e:	f1c0 0320 	rsb	r3, r0, #32
 8008e82:	fa02 f303 	lsl.w	r3, r2, r3
 8008e86:	430b      	orrs	r3, r1
 8008e88:	40c2      	lsrs	r2, r0
 8008e8a:	616b      	str	r3, [r5, #20]
 8008e8c:	9201      	str	r2, [sp, #4]
 8008e8e:	9b01      	ldr	r3, [sp, #4]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	bf14      	ite	ne
 8008e94:	2102      	movne	r1, #2
 8008e96:	2101      	moveq	r1, #1
 8008e98:	61ab      	str	r3, [r5, #24]
 8008e9a:	6129      	str	r1, [r5, #16]
 8008e9c:	b1bc      	cbz	r4, 8008ece <__d2b+0x8e>
 8008e9e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008ea2:	4404      	add	r4, r0
 8008ea4:	6034      	str	r4, [r6, #0]
 8008ea6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eac:	6018      	str	r0, [r3, #0]
 8008eae:	4628      	mov	r0, r5
 8008eb0:	b003      	add	sp, #12
 8008eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008eb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008eb8:	e7d7      	b.n	8008e6a <__d2b+0x2a>
 8008eba:	6169      	str	r1, [r5, #20]
 8008ebc:	e7e7      	b.n	8008e8e <__d2b+0x4e>
 8008ebe:	a801      	add	r0, sp, #4
 8008ec0:	f7ff fcfc 	bl	80088bc <__lo0bits>
 8008ec4:	9b01      	ldr	r3, [sp, #4]
 8008ec6:	2101      	movs	r1, #1
 8008ec8:	616b      	str	r3, [r5, #20]
 8008eca:	3020      	adds	r0, #32
 8008ecc:	e7e5      	b.n	8008e9a <__d2b+0x5a>
 8008ece:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ed2:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8008ed6:	6030      	str	r0, [r6, #0]
 8008ed8:	6918      	ldr	r0, [r3, #16]
 8008eda:	f7ff fccf 	bl	800887c <__hi0bits>
 8008ede:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008ee2:	e7e2      	b.n	8008eaa <__d2b+0x6a>
 8008ee4:	0800999f 	.word	0x0800999f
 8008ee8:	08009a10 	.word	0x08009a10

08008eec <__ratio>:
 8008eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef0:	4688      	mov	r8, r1
 8008ef2:	4669      	mov	r1, sp
 8008ef4:	4681      	mov	r9, r0
 8008ef6:	f7ff ff5b 	bl	8008db0 <__b2d>
 8008efa:	460f      	mov	r7, r1
 8008efc:	4604      	mov	r4, r0
 8008efe:	460d      	mov	r5, r1
 8008f00:	4640      	mov	r0, r8
 8008f02:	a901      	add	r1, sp, #4
 8008f04:	f7ff ff54 	bl	8008db0 <__b2d>
 8008f08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008f0c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008f10:	468b      	mov	fp, r1
 8008f12:	eba3 0c02 	sub.w	ip, r3, r2
 8008f16:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008f1a:	1a9b      	subs	r3, r3, r2
 8008f1c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	bfd5      	itete	le
 8008f24:	460a      	movle	r2, r1
 8008f26:	462a      	movgt	r2, r5
 8008f28:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008f2c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008f30:	bfd8      	it	le
 8008f32:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008f36:	465b      	mov	r3, fp
 8008f38:	4602      	mov	r2, r0
 8008f3a:	4639      	mov	r1, r7
 8008f3c:	4620      	mov	r0, r4
 8008f3e:	f7f7 fbff 	bl	8000740 <__aeabi_ddiv>
 8008f42:	b003      	add	sp, #12
 8008f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008f48 <__copybits>:
 8008f48:	3901      	subs	r1, #1
 8008f4a:	b570      	push	{r4, r5, r6, lr}
 8008f4c:	1149      	asrs	r1, r1, #5
 8008f4e:	6914      	ldr	r4, [r2, #16]
 8008f50:	3101      	adds	r1, #1
 8008f52:	f102 0314 	add.w	r3, r2, #20
 8008f56:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008f5a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008f5e:	1f05      	subs	r5, r0, #4
 8008f60:	42a3      	cmp	r3, r4
 8008f62:	d30c      	bcc.n	8008f7e <__copybits+0x36>
 8008f64:	1aa3      	subs	r3, r4, r2
 8008f66:	3b11      	subs	r3, #17
 8008f68:	f023 0303 	bic.w	r3, r3, #3
 8008f6c:	3211      	adds	r2, #17
 8008f6e:	42a2      	cmp	r2, r4
 8008f70:	bf88      	it	hi
 8008f72:	2300      	movhi	r3, #0
 8008f74:	4418      	add	r0, r3
 8008f76:	2300      	movs	r3, #0
 8008f78:	4288      	cmp	r0, r1
 8008f7a:	d305      	bcc.n	8008f88 <__copybits+0x40>
 8008f7c:	bd70      	pop	{r4, r5, r6, pc}
 8008f7e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008f82:	f845 6f04 	str.w	r6, [r5, #4]!
 8008f86:	e7eb      	b.n	8008f60 <__copybits+0x18>
 8008f88:	f840 3b04 	str.w	r3, [r0], #4
 8008f8c:	e7f4      	b.n	8008f78 <__copybits+0x30>

08008f8e <__any_on>:
 8008f8e:	f100 0214 	add.w	r2, r0, #20
 8008f92:	6900      	ldr	r0, [r0, #16]
 8008f94:	114b      	asrs	r3, r1, #5
 8008f96:	4298      	cmp	r0, r3
 8008f98:	b510      	push	{r4, lr}
 8008f9a:	db11      	blt.n	8008fc0 <__any_on+0x32>
 8008f9c:	dd0a      	ble.n	8008fb4 <__any_on+0x26>
 8008f9e:	f011 011f 	ands.w	r1, r1, #31
 8008fa2:	d007      	beq.n	8008fb4 <__any_on+0x26>
 8008fa4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008fa8:	fa24 f001 	lsr.w	r0, r4, r1
 8008fac:	fa00 f101 	lsl.w	r1, r0, r1
 8008fb0:	428c      	cmp	r4, r1
 8008fb2:	d10b      	bne.n	8008fcc <__any_on+0x3e>
 8008fb4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d803      	bhi.n	8008fc4 <__any_on+0x36>
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	bd10      	pop	{r4, pc}
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	e7f7      	b.n	8008fb4 <__any_on+0x26>
 8008fc4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008fc8:	2900      	cmp	r1, #0
 8008fca:	d0f5      	beq.n	8008fb8 <__any_on+0x2a>
 8008fcc:	2001      	movs	r0, #1
 8008fce:	e7f6      	b.n	8008fbe <__any_on+0x30>

08008fd0 <__ascii_wctomb>:
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	4608      	mov	r0, r1
 8008fd4:	b141      	cbz	r1, 8008fe8 <__ascii_wctomb+0x18>
 8008fd6:	2aff      	cmp	r2, #255	; 0xff
 8008fd8:	d904      	bls.n	8008fe4 <__ascii_wctomb+0x14>
 8008fda:	228a      	movs	r2, #138	; 0x8a
 8008fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008fe0:	601a      	str	r2, [r3, #0]
 8008fe2:	4770      	bx	lr
 8008fe4:	2001      	movs	r0, #1
 8008fe6:	700a      	strb	r2, [r1, #0]
 8008fe8:	4770      	bx	lr

08008fea <__sfputc_r>:
 8008fea:	6893      	ldr	r3, [r2, #8]
 8008fec:	b410      	push	{r4}
 8008fee:	3b01      	subs	r3, #1
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	6093      	str	r3, [r2, #8]
 8008ff4:	da07      	bge.n	8009006 <__sfputc_r+0x1c>
 8008ff6:	6994      	ldr	r4, [r2, #24]
 8008ff8:	42a3      	cmp	r3, r4
 8008ffa:	db01      	blt.n	8009000 <__sfputc_r+0x16>
 8008ffc:	290a      	cmp	r1, #10
 8008ffe:	d102      	bne.n	8009006 <__sfputc_r+0x1c>
 8009000:	bc10      	pop	{r4}
 8009002:	f7fd be84 	b.w	8006d0e <__swbuf_r>
 8009006:	6813      	ldr	r3, [r2, #0]
 8009008:	1c58      	adds	r0, r3, #1
 800900a:	6010      	str	r0, [r2, #0]
 800900c:	7019      	strb	r1, [r3, #0]
 800900e:	4608      	mov	r0, r1
 8009010:	bc10      	pop	{r4}
 8009012:	4770      	bx	lr

08009014 <__sfputs_r>:
 8009014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009016:	4606      	mov	r6, r0
 8009018:	460f      	mov	r7, r1
 800901a:	4614      	mov	r4, r2
 800901c:	18d5      	adds	r5, r2, r3
 800901e:	42ac      	cmp	r4, r5
 8009020:	d101      	bne.n	8009026 <__sfputs_r+0x12>
 8009022:	2000      	movs	r0, #0
 8009024:	e007      	b.n	8009036 <__sfputs_r+0x22>
 8009026:	463a      	mov	r2, r7
 8009028:	4630      	mov	r0, r6
 800902a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800902e:	f7ff ffdc 	bl	8008fea <__sfputc_r>
 8009032:	1c43      	adds	r3, r0, #1
 8009034:	d1f3      	bne.n	800901e <__sfputs_r+0xa>
 8009036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009038 <_vfiprintf_r>:
 8009038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800903c:	460d      	mov	r5, r1
 800903e:	4614      	mov	r4, r2
 8009040:	4698      	mov	r8, r3
 8009042:	4606      	mov	r6, r0
 8009044:	b09d      	sub	sp, #116	; 0x74
 8009046:	b118      	cbz	r0, 8009050 <_vfiprintf_r+0x18>
 8009048:	6a03      	ldr	r3, [r0, #32]
 800904a:	b90b      	cbnz	r3, 8009050 <_vfiprintf_r+0x18>
 800904c:	f7fd fcca 	bl	80069e4 <__sinit>
 8009050:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009052:	07d9      	lsls	r1, r3, #31
 8009054:	d405      	bmi.n	8009062 <_vfiprintf_r+0x2a>
 8009056:	89ab      	ldrh	r3, [r5, #12]
 8009058:	059a      	lsls	r2, r3, #22
 800905a:	d402      	bmi.n	8009062 <_vfiprintf_r+0x2a>
 800905c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800905e:	f7fe f800 	bl	8007062 <__retarget_lock_acquire_recursive>
 8009062:	89ab      	ldrh	r3, [r5, #12]
 8009064:	071b      	lsls	r3, r3, #28
 8009066:	d501      	bpl.n	800906c <_vfiprintf_r+0x34>
 8009068:	692b      	ldr	r3, [r5, #16]
 800906a:	b99b      	cbnz	r3, 8009094 <_vfiprintf_r+0x5c>
 800906c:	4629      	mov	r1, r5
 800906e:	4630      	mov	r0, r6
 8009070:	f7fd fe8a 	bl	8006d88 <__swsetup_r>
 8009074:	b170      	cbz	r0, 8009094 <_vfiprintf_r+0x5c>
 8009076:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009078:	07dc      	lsls	r4, r3, #31
 800907a:	d504      	bpl.n	8009086 <_vfiprintf_r+0x4e>
 800907c:	f04f 30ff 	mov.w	r0, #4294967295
 8009080:	b01d      	add	sp, #116	; 0x74
 8009082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009086:	89ab      	ldrh	r3, [r5, #12]
 8009088:	0598      	lsls	r0, r3, #22
 800908a:	d4f7      	bmi.n	800907c <_vfiprintf_r+0x44>
 800908c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800908e:	f7fd ffe9 	bl	8007064 <__retarget_lock_release_recursive>
 8009092:	e7f3      	b.n	800907c <_vfiprintf_r+0x44>
 8009094:	2300      	movs	r3, #0
 8009096:	9309      	str	r3, [sp, #36]	; 0x24
 8009098:	2320      	movs	r3, #32
 800909a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800909e:	2330      	movs	r3, #48	; 0x30
 80090a0:	f04f 0901 	mov.w	r9, #1
 80090a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80090a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8009258 <_vfiprintf_r+0x220>
 80090ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090b0:	4623      	mov	r3, r4
 80090b2:	469a      	mov	sl, r3
 80090b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090b8:	b10a      	cbz	r2, 80090be <_vfiprintf_r+0x86>
 80090ba:	2a25      	cmp	r2, #37	; 0x25
 80090bc:	d1f9      	bne.n	80090b2 <_vfiprintf_r+0x7a>
 80090be:	ebba 0b04 	subs.w	fp, sl, r4
 80090c2:	d00b      	beq.n	80090dc <_vfiprintf_r+0xa4>
 80090c4:	465b      	mov	r3, fp
 80090c6:	4622      	mov	r2, r4
 80090c8:	4629      	mov	r1, r5
 80090ca:	4630      	mov	r0, r6
 80090cc:	f7ff ffa2 	bl	8009014 <__sfputs_r>
 80090d0:	3001      	adds	r0, #1
 80090d2:	f000 80a9 	beq.w	8009228 <_vfiprintf_r+0x1f0>
 80090d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090d8:	445a      	add	r2, fp
 80090da:	9209      	str	r2, [sp, #36]	; 0x24
 80090dc:	f89a 3000 	ldrb.w	r3, [sl]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f000 80a1 	beq.w	8009228 <_vfiprintf_r+0x1f0>
 80090e6:	2300      	movs	r3, #0
 80090e8:	f04f 32ff 	mov.w	r2, #4294967295
 80090ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090f0:	f10a 0a01 	add.w	sl, sl, #1
 80090f4:	9304      	str	r3, [sp, #16]
 80090f6:	9307      	str	r3, [sp, #28]
 80090f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090fc:	931a      	str	r3, [sp, #104]	; 0x68
 80090fe:	4654      	mov	r4, sl
 8009100:	2205      	movs	r2, #5
 8009102:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009106:	4854      	ldr	r0, [pc, #336]	; (8009258 <_vfiprintf_r+0x220>)
 8009108:	f7fd ffad 	bl	8007066 <memchr>
 800910c:	9a04      	ldr	r2, [sp, #16]
 800910e:	b9d8      	cbnz	r0, 8009148 <_vfiprintf_r+0x110>
 8009110:	06d1      	lsls	r1, r2, #27
 8009112:	bf44      	itt	mi
 8009114:	2320      	movmi	r3, #32
 8009116:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800911a:	0713      	lsls	r3, r2, #28
 800911c:	bf44      	itt	mi
 800911e:	232b      	movmi	r3, #43	; 0x2b
 8009120:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009124:	f89a 3000 	ldrb.w	r3, [sl]
 8009128:	2b2a      	cmp	r3, #42	; 0x2a
 800912a:	d015      	beq.n	8009158 <_vfiprintf_r+0x120>
 800912c:	4654      	mov	r4, sl
 800912e:	2000      	movs	r0, #0
 8009130:	f04f 0c0a 	mov.w	ip, #10
 8009134:	9a07      	ldr	r2, [sp, #28]
 8009136:	4621      	mov	r1, r4
 8009138:	f811 3b01 	ldrb.w	r3, [r1], #1
 800913c:	3b30      	subs	r3, #48	; 0x30
 800913e:	2b09      	cmp	r3, #9
 8009140:	d94d      	bls.n	80091de <_vfiprintf_r+0x1a6>
 8009142:	b1b0      	cbz	r0, 8009172 <_vfiprintf_r+0x13a>
 8009144:	9207      	str	r2, [sp, #28]
 8009146:	e014      	b.n	8009172 <_vfiprintf_r+0x13a>
 8009148:	eba0 0308 	sub.w	r3, r0, r8
 800914c:	fa09 f303 	lsl.w	r3, r9, r3
 8009150:	4313      	orrs	r3, r2
 8009152:	46a2      	mov	sl, r4
 8009154:	9304      	str	r3, [sp, #16]
 8009156:	e7d2      	b.n	80090fe <_vfiprintf_r+0xc6>
 8009158:	9b03      	ldr	r3, [sp, #12]
 800915a:	1d19      	adds	r1, r3, #4
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	9103      	str	r1, [sp, #12]
 8009160:	2b00      	cmp	r3, #0
 8009162:	bfbb      	ittet	lt
 8009164:	425b      	neglt	r3, r3
 8009166:	f042 0202 	orrlt.w	r2, r2, #2
 800916a:	9307      	strge	r3, [sp, #28]
 800916c:	9307      	strlt	r3, [sp, #28]
 800916e:	bfb8      	it	lt
 8009170:	9204      	strlt	r2, [sp, #16]
 8009172:	7823      	ldrb	r3, [r4, #0]
 8009174:	2b2e      	cmp	r3, #46	; 0x2e
 8009176:	d10c      	bne.n	8009192 <_vfiprintf_r+0x15a>
 8009178:	7863      	ldrb	r3, [r4, #1]
 800917a:	2b2a      	cmp	r3, #42	; 0x2a
 800917c:	d134      	bne.n	80091e8 <_vfiprintf_r+0x1b0>
 800917e:	9b03      	ldr	r3, [sp, #12]
 8009180:	3402      	adds	r4, #2
 8009182:	1d1a      	adds	r2, r3, #4
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	9203      	str	r2, [sp, #12]
 8009188:	2b00      	cmp	r3, #0
 800918a:	bfb8      	it	lt
 800918c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009190:	9305      	str	r3, [sp, #20]
 8009192:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800925c <_vfiprintf_r+0x224>
 8009196:	2203      	movs	r2, #3
 8009198:	4650      	mov	r0, sl
 800919a:	7821      	ldrb	r1, [r4, #0]
 800919c:	f7fd ff63 	bl	8007066 <memchr>
 80091a0:	b138      	cbz	r0, 80091b2 <_vfiprintf_r+0x17a>
 80091a2:	2240      	movs	r2, #64	; 0x40
 80091a4:	9b04      	ldr	r3, [sp, #16]
 80091a6:	eba0 000a 	sub.w	r0, r0, sl
 80091aa:	4082      	lsls	r2, r0
 80091ac:	4313      	orrs	r3, r2
 80091ae:	3401      	adds	r4, #1
 80091b0:	9304      	str	r3, [sp, #16]
 80091b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091b6:	2206      	movs	r2, #6
 80091b8:	4829      	ldr	r0, [pc, #164]	; (8009260 <_vfiprintf_r+0x228>)
 80091ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091be:	f7fd ff52 	bl	8007066 <memchr>
 80091c2:	2800      	cmp	r0, #0
 80091c4:	d03f      	beq.n	8009246 <_vfiprintf_r+0x20e>
 80091c6:	4b27      	ldr	r3, [pc, #156]	; (8009264 <_vfiprintf_r+0x22c>)
 80091c8:	bb1b      	cbnz	r3, 8009212 <_vfiprintf_r+0x1da>
 80091ca:	9b03      	ldr	r3, [sp, #12]
 80091cc:	3307      	adds	r3, #7
 80091ce:	f023 0307 	bic.w	r3, r3, #7
 80091d2:	3308      	adds	r3, #8
 80091d4:	9303      	str	r3, [sp, #12]
 80091d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091d8:	443b      	add	r3, r7
 80091da:	9309      	str	r3, [sp, #36]	; 0x24
 80091dc:	e768      	b.n	80090b0 <_vfiprintf_r+0x78>
 80091de:	460c      	mov	r4, r1
 80091e0:	2001      	movs	r0, #1
 80091e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80091e6:	e7a6      	b.n	8009136 <_vfiprintf_r+0xfe>
 80091e8:	2300      	movs	r3, #0
 80091ea:	f04f 0c0a 	mov.w	ip, #10
 80091ee:	4619      	mov	r1, r3
 80091f0:	3401      	adds	r4, #1
 80091f2:	9305      	str	r3, [sp, #20]
 80091f4:	4620      	mov	r0, r4
 80091f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091fa:	3a30      	subs	r2, #48	; 0x30
 80091fc:	2a09      	cmp	r2, #9
 80091fe:	d903      	bls.n	8009208 <_vfiprintf_r+0x1d0>
 8009200:	2b00      	cmp	r3, #0
 8009202:	d0c6      	beq.n	8009192 <_vfiprintf_r+0x15a>
 8009204:	9105      	str	r1, [sp, #20]
 8009206:	e7c4      	b.n	8009192 <_vfiprintf_r+0x15a>
 8009208:	4604      	mov	r4, r0
 800920a:	2301      	movs	r3, #1
 800920c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009210:	e7f0      	b.n	80091f4 <_vfiprintf_r+0x1bc>
 8009212:	ab03      	add	r3, sp, #12
 8009214:	9300      	str	r3, [sp, #0]
 8009216:	462a      	mov	r2, r5
 8009218:	4630      	mov	r0, r6
 800921a:	4b13      	ldr	r3, [pc, #76]	; (8009268 <_vfiprintf_r+0x230>)
 800921c:	a904      	add	r1, sp, #16
 800921e:	f7fc ff93 	bl	8006148 <_printf_float>
 8009222:	4607      	mov	r7, r0
 8009224:	1c78      	adds	r0, r7, #1
 8009226:	d1d6      	bne.n	80091d6 <_vfiprintf_r+0x19e>
 8009228:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800922a:	07d9      	lsls	r1, r3, #31
 800922c:	d405      	bmi.n	800923a <_vfiprintf_r+0x202>
 800922e:	89ab      	ldrh	r3, [r5, #12]
 8009230:	059a      	lsls	r2, r3, #22
 8009232:	d402      	bmi.n	800923a <_vfiprintf_r+0x202>
 8009234:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009236:	f7fd ff15 	bl	8007064 <__retarget_lock_release_recursive>
 800923a:	89ab      	ldrh	r3, [r5, #12]
 800923c:	065b      	lsls	r3, r3, #25
 800923e:	f53f af1d 	bmi.w	800907c <_vfiprintf_r+0x44>
 8009242:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009244:	e71c      	b.n	8009080 <_vfiprintf_r+0x48>
 8009246:	ab03      	add	r3, sp, #12
 8009248:	9300      	str	r3, [sp, #0]
 800924a:	462a      	mov	r2, r5
 800924c:	4630      	mov	r0, r6
 800924e:	4b06      	ldr	r3, [pc, #24]	; (8009268 <_vfiprintf_r+0x230>)
 8009250:	a904      	add	r1, sp, #16
 8009252:	f7fd fa19 	bl	8006688 <_printf_i>
 8009256:	e7e4      	b.n	8009222 <_vfiprintf_r+0x1ea>
 8009258:	08009b6c 	.word	0x08009b6c
 800925c:	08009b72 	.word	0x08009b72
 8009260:	08009b76 	.word	0x08009b76
 8009264:	08006149 	.word	0x08006149
 8009268:	08009015 	.word	0x08009015

0800926c <__sflush_r>:
 800926c:	898a      	ldrh	r2, [r1, #12]
 800926e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009270:	4605      	mov	r5, r0
 8009272:	0710      	lsls	r0, r2, #28
 8009274:	460c      	mov	r4, r1
 8009276:	d457      	bmi.n	8009328 <__sflush_r+0xbc>
 8009278:	684b      	ldr	r3, [r1, #4]
 800927a:	2b00      	cmp	r3, #0
 800927c:	dc04      	bgt.n	8009288 <__sflush_r+0x1c>
 800927e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009280:	2b00      	cmp	r3, #0
 8009282:	dc01      	bgt.n	8009288 <__sflush_r+0x1c>
 8009284:	2000      	movs	r0, #0
 8009286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009288:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800928a:	2e00      	cmp	r6, #0
 800928c:	d0fa      	beq.n	8009284 <__sflush_r+0x18>
 800928e:	2300      	movs	r3, #0
 8009290:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009294:	682f      	ldr	r7, [r5, #0]
 8009296:	6a21      	ldr	r1, [r4, #32]
 8009298:	602b      	str	r3, [r5, #0]
 800929a:	d032      	beq.n	8009302 <__sflush_r+0x96>
 800929c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800929e:	89a3      	ldrh	r3, [r4, #12]
 80092a0:	075a      	lsls	r2, r3, #29
 80092a2:	d505      	bpl.n	80092b0 <__sflush_r+0x44>
 80092a4:	6863      	ldr	r3, [r4, #4]
 80092a6:	1ac0      	subs	r0, r0, r3
 80092a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092aa:	b10b      	cbz	r3, 80092b0 <__sflush_r+0x44>
 80092ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092ae:	1ac0      	subs	r0, r0, r3
 80092b0:	2300      	movs	r3, #0
 80092b2:	4602      	mov	r2, r0
 80092b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092b6:	4628      	mov	r0, r5
 80092b8:	6a21      	ldr	r1, [r4, #32]
 80092ba:	47b0      	blx	r6
 80092bc:	1c43      	adds	r3, r0, #1
 80092be:	89a3      	ldrh	r3, [r4, #12]
 80092c0:	d106      	bne.n	80092d0 <__sflush_r+0x64>
 80092c2:	6829      	ldr	r1, [r5, #0]
 80092c4:	291d      	cmp	r1, #29
 80092c6:	d82b      	bhi.n	8009320 <__sflush_r+0xb4>
 80092c8:	4a28      	ldr	r2, [pc, #160]	; (800936c <__sflush_r+0x100>)
 80092ca:	410a      	asrs	r2, r1
 80092cc:	07d6      	lsls	r6, r2, #31
 80092ce:	d427      	bmi.n	8009320 <__sflush_r+0xb4>
 80092d0:	2200      	movs	r2, #0
 80092d2:	6062      	str	r2, [r4, #4]
 80092d4:	6922      	ldr	r2, [r4, #16]
 80092d6:	04d9      	lsls	r1, r3, #19
 80092d8:	6022      	str	r2, [r4, #0]
 80092da:	d504      	bpl.n	80092e6 <__sflush_r+0x7a>
 80092dc:	1c42      	adds	r2, r0, #1
 80092de:	d101      	bne.n	80092e4 <__sflush_r+0x78>
 80092e0:	682b      	ldr	r3, [r5, #0]
 80092e2:	b903      	cbnz	r3, 80092e6 <__sflush_r+0x7a>
 80092e4:	6560      	str	r0, [r4, #84]	; 0x54
 80092e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092e8:	602f      	str	r7, [r5, #0]
 80092ea:	2900      	cmp	r1, #0
 80092ec:	d0ca      	beq.n	8009284 <__sflush_r+0x18>
 80092ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092f2:	4299      	cmp	r1, r3
 80092f4:	d002      	beq.n	80092fc <__sflush_r+0x90>
 80092f6:	4628      	mov	r0, r5
 80092f8:	f7fe fd66 	bl	8007dc8 <_free_r>
 80092fc:	2000      	movs	r0, #0
 80092fe:	6360      	str	r0, [r4, #52]	; 0x34
 8009300:	e7c1      	b.n	8009286 <__sflush_r+0x1a>
 8009302:	2301      	movs	r3, #1
 8009304:	4628      	mov	r0, r5
 8009306:	47b0      	blx	r6
 8009308:	1c41      	adds	r1, r0, #1
 800930a:	d1c8      	bne.n	800929e <__sflush_r+0x32>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d0c5      	beq.n	800929e <__sflush_r+0x32>
 8009312:	2b1d      	cmp	r3, #29
 8009314:	d001      	beq.n	800931a <__sflush_r+0xae>
 8009316:	2b16      	cmp	r3, #22
 8009318:	d101      	bne.n	800931e <__sflush_r+0xb2>
 800931a:	602f      	str	r7, [r5, #0]
 800931c:	e7b2      	b.n	8009284 <__sflush_r+0x18>
 800931e:	89a3      	ldrh	r3, [r4, #12]
 8009320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009324:	81a3      	strh	r3, [r4, #12]
 8009326:	e7ae      	b.n	8009286 <__sflush_r+0x1a>
 8009328:	690f      	ldr	r7, [r1, #16]
 800932a:	2f00      	cmp	r7, #0
 800932c:	d0aa      	beq.n	8009284 <__sflush_r+0x18>
 800932e:	0793      	lsls	r3, r2, #30
 8009330:	bf18      	it	ne
 8009332:	2300      	movne	r3, #0
 8009334:	680e      	ldr	r6, [r1, #0]
 8009336:	bf08      	it	eq
 8009338:	694b      	ldreq	r3, [r1, #20]
 800933a:	1bf6      	subs	r6, r6, r7
 800933c:	600f      	str	r7, [r1, #0]
 800933e:	608b      	str	r3, [r1, #8]
 8009340:	2e00      	cmp	r6, #0
 8009342:	dd9f      	ble.n	8009284 <__sflush_r+0x18>
 8009344:	4633      	mov	r3, r6
 8009346:	463a      	mov	r2, r7
 8009348:	4628      	mov	r0, r5
 800934a:	6a21      	ldr	r1, [r4, #32]
 800934c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009350:	47e0      	blx	ip
 8009352:	2800      	cmp	r0, #0
 8009354:	dc06      	bgt.n	8009364 <__sflush_r+0xf8>
 8009356:	89a3      	ldrh	r3, [r4, #12]
 8009358:	f04f 30ff 	mov.w	r0, #4294967295
 800935c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009360:	81a3      	strh	r3, [r4, #12]
 8009362:	e790      	b.n	8009286 <__sflush_r+0x1a>
 8009364:	4407      	add	r7, r0
 8009366:	1a36      	subs	r6, r6, r0
 8009368:	e7ea      	b.n	8009340 <__sflush_r+0xd4>
 800936a:	bf00      	nop
 800936c:	dfbffffe 	.word	0xdfbffffe

08009370 <_fflush_r>:
 8009370:	b538      	push	{r3, r4, r5, lr}
 8009372:	690b      	ldr	r3, [r1, #16]
 8009374:	4605      	mov	r5, r0
 8009376:	460c      	mov	r4, r1
 8009378:	b913      	cbnz	r3, 8009380 <_fflush_r+0x10>
 800937a:	2500      	movs	r5, #0
 800937c:	4628      	mov	r0, r5
 800937e:	bd38      	pop	{r3, r4, r5, pc}
 8009380:	b118      	cbz	r0, 800938a <_fflush_r+0x1a>
 8009382:	6a03      	ldr	r3, [r0, #32]
 8009384:	b90b      	cbnz	r3, 800938a <_fflush_r+0x1a>
 8009386:	f7fd fb2d 	bl	80069e4 <__sinit>
 800938a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d0f3      	beq.n	800937a <_fflush_r+0xa>
 8009392:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009394:	07d0      	lsls	r0, r2, #31
 8009396:	d404      	bmi.n	80093a2 <_fflush_r+0x32>
 8009398:	0599      	lsls	r1, r3, #22
 800939a:	d402      	bmi.n	80093a2 <_fflush_r+0x32>
 800939c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800939e:	f7fd fe60 	bl	8007062 <__retarget_lock_acquire_recursive>
 80093a2:	4628      	mov	r0, r5
 80093a4:	4621      	mov	r1, r4
 80093a6:	f7ff ff61 	bl	800926c <__sflush_r>
 80093aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093ac:	4605      	mov	r5, r0
 80093ae:	07da      	lsls	r2, r3, #31
 80093b0:	d4e4      	bmi.n	800937c <_fflush_r+0xc>
 80093b2:	89a3      	ldrh	r3, [r4, #12]
 80093b4:	059b      	lsls	r3, r3, #22
 80093b6:	d4e1      	bmi.n	800937c <_fflush_r+0xc>
 80093b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093ba:	f7fd fe53 	bl	8007064 <__retarget_lock_release_recursive>
 80093be:	e7dd      	b.n	800937c <_fflush_r+0xc>

080093c0 <fiprintf>:
 80093c0:	b40e      	push	{r1, r2, r3}
 80093c2:	b503      	push	{r0, r1, lr}
 80093c4:	4601      	mov	r1, r0
 80093c6:	ab03      	add	r3, sp, #12
 80093c8:	4805      	ldr	r0, [pc, #20]	; (80093e0 <fiprintf+0x20>)
 80093ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80093ce:	6800      	ldr	r0, [r0, #0]
 80093d0:	9301      	str	r3, [sp, #4]
 80093d2:	f7ff fe31 	bl	8009038 <_vfiprintf_r>
 80093d6:	b002      	add	sp, #8
 80093d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80093dc:	b003      	add	sp, #12
 80093de:	4770      	bx	lr
 80093e0:	200001f8 	.word	0x200001f8

080093e4 <__swhatbuf_r>:
 80093e4:	b570      	push	{r4, r5, r6, lr}
 80093e6:	460c      	mov	r4, r1
 80093e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ec:	4615      	mov	r5, r2
 80093ee:	2900      	cmp	r1, #0
 80093f0:	461e      	mov	r6, r3
 80093f2:	b096      	sub	sp, #88	; 0x58
 80093f4:	da0c      	bge.n	8009410 <__swhatbuf_r+0x2c>
 80093f6:	89a3      	ldrh	r3, [r4, #12]
 80093f8:	2100      	movs	r1, #0
 80093fa:	f013 0f80 	tst.w	r3, #128	; 0x80
 80093fe:	bf0c      	ite	eq
 8009400:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009404:	2340      	movne	r3, #64	; 0x40
 8009406:	2000      	movs	r0, #0
 8009408:	6031      	str	r1, [r6, #0]
 800940a:	602b      	str	r3, [r5, #0]
 800940c:	b016      	add	sp, #88	; 0x58
 800940e:	bd70      	pop	{r4, r5, r6, pc}
 8009410:	466a      	mov	r2, sp
 8009412:	f000 f849 	bl	80094a8 <_fstat_r>
 8009416:	2800      	cmp	r0, #0
 8009418:	dbed      	blt.n	80093f6 <__swhatbuf_r+0x12>
 800941a:	9901      	ldr	r1, [sp, #4]
 800941c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009420:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009424:	4259      	negs	r1, r3
 8009426:	4159      	adcs	r1, r3
 8009428:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800942c:	e7eb      	b.n	8009406 <__swhatbuf_r+0x22>

0800942e <__smakebuf_r>:
 800942e:	898b      	ldrh	r3, [r1, #12]
 8009430:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009432:	079d      	lsls	r5, r3, #30
 8009434:	4606      	mov	r6, r0
 8009436:	460c      	mov	r4, r1
 8009438:	d507      	bpl.n	800944a <__smakebuf_r+0x1c>
 800943a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800943e:	6023      	str	r3, [r4, #0]
 8009440:	6123      	str	r3, [r4, #16]
 8009442:	2301      	movs	r3, #1
 8009444:	6163      	str	r3, [r4, #20]
 8009446:	b002      	add	sp, #8
 8009448:	bd70      	pop	{r4, r5, r6, pc}
 800944a:	466a      	mov	r2, sp
 800944c:	ab01      	add	r3, sp, #4
 800944e:	f7ff ffc9 	bl	80093e4 <__swhatbuf_r>
 8009452:	9900      	ldr	r1, [sp, #0]
 8009454:	4605      	mov	r5, r0
 8009456:	4630      	mov	r0, r6
 8009458:	f7ff f880 	bl	800855c <_malloc_r>
 800945c:	b948      	cbnz	r0, 8009472 <__smakebuf_r+0x44>
 800945e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009462:	059a      	lsls	r2, r3, #22
 8009464:	d4ef      	bmi.n	8009446 <__smakebuf_r+0x18>
 8009466:	f023 0303 	bic.w	r3, r3, #3
 800946a:	f043 0302 	orr.w	r3, r3, #2
 800946e:	81a3      	strh	r3, [r4, #12]
 8009470:	e7e3      	b.n	800943a <__smakebuf_r+0xc>
 8009472:	89a3      	ldrh	r3, [r4, #12]
 8009474:	6020      	str	r0, [r4, #0]
 8009476:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800947a:	81a3      	strh	r3, [r4, #12]
 800947c:	9b00      	ldr	r3, [sp, #0]
 800947e:	6120      	str	r0, [r4, #16]
 8009480:	6163      	str	r3, [r4, #20]
 8009482:	9b01      	ldr	r3, [sp, #4]
 8009484:	b15b      	cbz	r3, 800949e <__smakebuf_r+0x70>
 8009486:	4630      	mov	r0, r6
 8009488:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800948c:	f000 f81e 	bl	80094cc <_isatty_r>
 8009490:	b128      	cbz	r0, 800949e <__smakebuf_r+0x70>
 8009492:	89a3      	ldrh	r3, [r4, #12]
 8009494:	f023 0303 	bic.w	r3, r3, #3
 8009498:	f043 0301 	orr.w	r3, r3, #1
 800949c:	81a3      	strh	r3, [r4, #12]
 800949e:	89a3      	ldrh	r3, [r4, #12]
 80094a0:	431d      	orrs	r5, r3
 80094a2:	81a5      	strh	r5, [r4, #12]
 80094a4:	e7cf      	b.n	8009446 <__smakebuf_r+0x18>
	...

080094a8 <_fstat_r>:
 80094a8:	b538      	push	{r3, r4, r5, lr}
 80094aa:	2300      	movs	r3, #0
 80094ac:	4d06      	ldr	r5, [pc, #24]	; (80094c8 <_fstat_r+0x20>)
 80094ae:	4604      	mov	r4, r0
 80094b0:	4608      	mov	r0, r1
 80094b2:	4611      	mov	r1, r2
 80094b4:	602b      	str	r3, [r5, #0]
 80094b6:	f7f8 febe 	bl	8002236 <_fstat>
 80094ba:	1c43      	adds	r3, r0, #1
 80094bc:	d102      	bne.n	80094c4 <_fstat_r+0x1c>
 80094be:	682b      	ldr	r3, [r5, #0]
 80094c0:	b103      	cbz	r3, 80094c4 <_fstat_r+0x1c>
 80094c2:	6023      	str	r3, [r4, #0]
 80094c4:	bd38      	pop	{r3, r4, r5, pc}
 80094c6:	bf00      	nop
 80094c8:	200023c0 	.word	0x200023c0

080094cc <_isatty_r>:
 80094cc:	b538      	push	{r3, r4, r5, lr}
 80094ce:	2300      	movs	r3, #0
 80094d0:	4d05      	ldr	r5, [pc, #20]	; (80094e8 <_isatty_r+0x1c>)
 80094d2:	4604      	mov	r4, r0
 80094d4:	4608      	mov	r0, r1
 80094d6:	602b      	str	r3, [r5, #0]
 80094d8:	f7f8 febc 	bl	8002254 <_isatty>
 80094dc:	1c43      	adds	r3, r0, #1
 80094de:	d102      	bne.n	80094e6 <_isatty_r+0x1a>
 80094e0:	682b      	ldr	r3, [r5, #0]
 80094e2:	b103      	cbz	r3, 80094e6 <_isatty_r+0x1a>
 80094e4:	6023      	str	r3, [r4, #0]
 80094e6:	bd38      	pop	{r3, r4, r5, pc}
 80094e8:	200023c0 	.word	0x200023c0

080094ec <_sbrk_r>:
 80094ec:	b538      	push	{r3, r4, r5, lr}
 80094ee:	2300      	movs	r3, #0
 80094f0:	4d05      	ldr	r5, [pc, #20]	; (8009508 <_sbrk_r+0x1c>)
 80094f2:	4604      	mov	r4, r0
 80094f4:	4608      	mov	r0, r1
 80094f6:	602b      	str	r3, [r5, #0]
 80094f8:	f7f8 fec2 	bl	8002280 <_sbrk>
 80094fc:	1c43      	adds	r3, r0, #1
 80094fe:	d102      	bne.n	8009506 <_sbrk_r+0x1a>
 8009500:	682b      	ldr	r3, [r5, #0]
 8009502:	b103      	cbz	r3, 8009506 <_sbrk_r+0x1a>
 8009504:	6023      	str	r3, [r4, #0]
 8009506:	bd38      	pop	{r3, r4, r5, pc}
 8009508:	200023c0 	.word	0x200023c0

0800950c <abort>:
 800950c:	2006      	movs	r0, #6
 800950e:	b508      	push	{r3, lr}
 8009510:	f000 f840 	bl	8009594 <raise>
 8009514:	2001      	movs	r0, #1
 8009516:	f7f8 fe5c 	bl	80021d2 <_exit>

0800951a <_calloc_r>:
 800951a:	b570      	push	{r4, r5, r6, lr}
 800951c:	fba1 5402 	umull	r5, r4, r1, r2
 8009520:	b934      	cbnz	r4, 8009530 <_calloc_r+0x16>
 8009522:	4629      	mov	r1, r5
 8009524:	f7ff f81a 	bl	800855c <_malloc_r>
 8009528:	4606      	mov	r6, r0
 800952a:	b928      	cbnz	r0, 8009538 <_calloc_r+0x1e>
 800952c:	4630      	mov	r0, r6
 800952e:	bd70      	pop	{r4, r5, r6, pc}
 8009530:	220c      	movs	r2, #12
 8009532:	2600      	movs	r6, #0
 8009534:	6002      	str	r2, [r0, #0]
 8009536:	e7f9      	b.n	800952c <_calloc_r+0x12>
 8009538:	462a      	mov	r2, r5
 800953a:	4621      	mov	r1, r4
 800953c:	f7fd fc7c 	bl	8006e38 <memset>
 8009540:	e7f4      	b.n	800952c <_calloc_r+0x12>

08009542 <_raise_r>:
 8009542:	291f      	cmp	r1, #31
 8009544:	b538      	push	{r3, r4, r5, lr}
 8009546:	4604      	mov	r4, r0
 8009548:	460d      	mov	r5, r1
 800954a:	d904      	bls.n	8009556 <_raise_r+0x14>
 800954c:	2316      	movs	r3, #22
 800954e:	6003      	str	r3, [r0, #0]
 8009550:	f04f 30ff 	mov.w	r0, #4294967295
 8009554:	bd38      	pop	{r3, r4, r5, pc}
 8009556:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009558:	b112      	cbz	r2, 8009560 <_raise_r+0x1e>
 800955a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800955e:	b94b      	cbnz	r3, 8009574 <_raise_r+0x32>
 8009560:	4620      	mov	r0, r4
 8009562:	f000 f831 	bl	80095c8 <_getpid_r>
 8009566:	462a      	mov	r2, r5
 8009568:	4601      	mov	r1, r0
 800956a:	4620      	mov	r0, r4
 800956c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009570:	f000 b818 	b.w	80095a4 <_kill_r>
 8009574:	2b01      	cmp	r3, #1
 8009576:	d00a      	beq.n	800958e <_raise_r+0x4c>
 8009578:	1c59      	adds	r1, r3, #1
 800957a:	d103      	bne.n	8009584 <_raise_r+0x42>
 800957c:	2316      	movs	r3, #22
 800957e:	6003      	str	r3, [r0, #0]
 8009580:	2001      	movs	r0, #1
 8009582:	e7e7      	b.n	8009554 <_raise_r+0x12>
 8009584:	2400      	movs	r4, #0
 8009586:	4628      	mov	r0, r5
 8009588:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800958c:	4798      	blx	r3
 800958e:	2000      	movs	r0, #0
 8009590:	e7e0      	b.n	8009554 <_raise_r+0x12>
	...

08009594 <raise>:
 8009594:	4b02      	ldr	r3, [pc, #8]	; (80095a0 <raise+0xc>)
 8009596:	4601      	mov	r1, r0
 8009598:	6818      	ldr	r0, [r3, #0]
 800959a:	f7ff bfd2 	b.w	8009542 <_raise_r>
 800959e:	bf00      	nop
 80095a0:	200001f8 	.word	0x200001f8

080095a4 <_kill_r>:
 80095a4:	b538      	push	{r3, r4, r5, lr}
 80095a6:	2300      	movs	r3, #0
 80095a8:	4d06      	ldr	r5, [pc, #24]	; (80095c4 <_kill_r+0x20>)
 80095aa:	4604      	mov	r4, r0
 80095ac:	4608      	mov	r0, r1
 80095ae:	4611      	mov	r1, r2
 80095b0:	602b      	str	r3, [r5, #0]
 80095b2:	f7f8 fdfe 	bl	80021b2 <_kill>
 80095b6:	1c43      	adds	r3, r0, #1
 80095b8:	d102      	bne.n	80095c0 <_kill_r+0x1c>
 80095ba:	682b      	ldr	r3, [r5, #0]
 80095bc:	b103      	cbz	r3, 80095c0 <_kill_r+0x1c>
 80095be:	6023      	str	r3, [r4, #0]
 80095c0:	bd38      	pop	{r3, r4, r5, pc}
 80095c2:	bf00      	nop
 80095c4:	200023c0 	.word	0x200023c0

080095c8 <_getpid_r>:
 80095c8:	f7f8 bdec 	b.w	80021a4 <_getpid>

080095cc <_init>:
 80095cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ce:	bf00      	nop
 80095d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095d2:	bc08      	pop	{r3}
 80095d4:	469e      	mov	lr, r3
 80095d6:	4770      	bx	lr

080095d8 <_fini>:
 80095d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095da:	bf00      	nop
 80095dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095de:	bc08      	pop	{r3}
 80095e0:	469e      	mov	lr, r3
 80095e2:	4770      	bx	lr
