/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Mon Feb 12 12:12:13 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[0] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[0] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0].out[0] (.names)                       0.218     2.344
doutB[0].in[1] (.names)                                                                                  0.890     3.235
doutB[0].out[0] (.names)                                                                                 0.197     3.432
out:doutB[0].outpad[0] (.output)                                                                         0.890     4.322
data arrival time                                                                                                  4.322

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.322
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.322


#Path 2
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[3] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[3] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3].out[0] (.names)                       0.218     2.344
doutB[3].in[2] (.names)                                                                                  0.890     3.235
doutB[3].out[0] (.names)                                                                                 0.148     3.383
out:doutB[3].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                  4.273

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.273
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.273


#Path 3
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[15] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[15] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15].out[0] (.names)                       0.218     2.344
doutB[15].in[2] (.names)                                                                                  0.890     3.235
doutB[15].out[0] (.names)                                                                                 0.148     3.383
out:doutB[15].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                   4.273

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.273
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.273


#Path 4
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[14] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[14] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14].out[0] (.names)                       0.218     2.344
doutB[14].in[2] (.names)                                                                                  0.890     3.235
doutB[14].out[0] (.names)                                                                                 0.148     3.383
out:doutB[14].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                   4.273

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.273
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.273


#Path 5
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[13] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[13] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13].out[0] (.names)                       0.218     2.344
doutB[13].in[2] (.names)                                                                                  0.890     3.235
doutB[13].out[0] (.names)                                                                                 0.148     3.383
out:doutB[13].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                   4.273

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.273
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.273


#Path 6
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[10] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[10] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10].out[0] (.names)                       0.218     2.344
doutB[10].in[2] (.names)                                                                                  0.890     3.235
doutB[10].out[0] (.names)                                                                                 0.148     3.383
out:doutB[10].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                   4.273

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.273
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.273


#Path 7
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[9] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[9] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9].out[0] (.names)                       0.218     2.344
doutB[9].in[2] (.names)                                                                                  0.890     3.235
doutB[9].out[0] (.names)                                                                                 0.148     3.383
out:doutB[9].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                  4.273

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.273
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.273


#Path 8
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[8] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[8] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8].out[0] (.names)                       0.218     2.344
doutB[8].in[2] (.names)                                                                                  0.890     3.235
doutB[8].out[0] (.names)                                                                                 0.148     3.383
out:doutB[8].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                  4.273

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.273
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.273


#Path 9
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[7] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[7] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7].out[0] (.names)                       0.218     2.344
doutB[7].in[2] (.names)                                                                                  0.890     3.235
doutB[7].out[0] (.names)                                                                                 0.148     3.383
out:doutB[7].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                  4.273

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.273
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.273


#Path 10
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[5] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[5] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5].out[0] (.names)                       0.218     2.344
doutB[5].in[2] (.names)                                                                                  0.890     3.235
doutB[5].out[0] (.names)                                                                                 0.148     3.383
out:doutB[5].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                  4.273

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.273
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.273


#Path 11
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[4] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[4] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4].out[0] (.names)                       0.218     2.344
doutB[4].in[2] (.names)                                                                                  0.890     3.235
doutB[4].out[0] (.names)                                                                                 0.148     3.383
out:doutB[4].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                  4.273

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.273
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.273


#Path 12
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[12] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[12] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12].out[0] (.names)                       0.218     2.344
doutB[12].in[2] (.names)                                                                                  0.890     3.235
doutB[12].out[0] (.names)                                                                                 0.148     3.383
out:doutB[12].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                   4.273

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.273
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.273


#Path 13
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[11] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[11] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11].out[0] (.names)                       0.218     2.344
doutB[11].in[2] (.names)                                                                                  0.890     3.235
doutB[11].out[0] (.names)                                                                                 0.148     3.383
out:doutB[11].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                   4.273

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.273
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.273


#Path 14
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[2] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[2] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2].out[0] (.names)                       0.218     2.344
doutB[2].in[2] (.names)                                                                                  0.890     3.235
doutB[2].out[0] (.names)                                                                                 0.148     3.383
out:doutB[2].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                  4.273

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.273
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.273


#Path 15
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[1] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[1] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1].out[0] (.names)                       0.218     2.344
doutB[1].in[2] (.names)                                                                                  0.890     3.235
doutB[1].out[0] (.names)                                                                                 0.148     3.383
out:doutB[1].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                  4.273

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.273
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.273


#Path 16
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[6] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B1[6] (RS_TDP36K) [clock-to-output]                                              0.345     1.236
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6].in[0] (.names)                        0.890     2.126
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6].out[0] (.names)                       0.218     2.344
doutB[6].in[2] (.names)                                                                                  0.890     3.235
doutB[6].out[0] (.names)                                                                                 0.148     3.383
out:doutB[6].outpad[0] (.output)                                                                         0.890     4.273
data arrival time                                                                                                  4.273

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.273
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.273


#Path 17
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0].out[0] (.names)                       0.218     2.292
doutA[0].in[1] (.names)                                                                                  0.890     3.182
doutA[0].out[0] (.names)                                                                                 0.197     3.379
out:doutA[0].outpad[0] (.output)                                                                         0.890     4.270
data arrival time                                                                                                  4.270

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.270
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.270


#Path 18
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[3] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[3] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19].out[0] (.names)                       0.218     2.293
doutB[19].in[2] (.names)                                                                                  0.890     3.183
doutB[19].out[0] (.names)                                                                                 0.148     3.331
out:doutB[19].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 19
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[13] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[13] (RS_TDP36K) [clock-to-output]                                              0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29].out[0] (.names)                       0.218     2.293
doutB[29].in[2] (.names)                                                                                  0.890     3.183
doutB[29].out[0] (.names)                                                                                 0.148     3.331
out:doutB[29].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 20
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[11] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[11] (RS_TDP36K) [clock-to-output]                                              0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27].out[0] (.names)                       0.218     2.293
doutB[27].in[2] (.names)                                                                                  0.890     3.183
doutB[27].out[0] (.names)                                                                                 0.148     3.331
out:doutB[27].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 21
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[9] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[9] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25].out[0] (.names)                       0.218     2.293
doutB[25].in[2] (.names)                                                                                  0.890     3.183
doutB[25].out[0] (.names)                                                                                 0.148     3.331
out:doutB[25].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 22
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[2] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[2] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18].out[0] (.names)                       0.218     2.293
doutB[18].in[2] (.names)                                                                                  0.890     3.183
doutB[18].out[0] (.names)                                                                                 0.148     3.331
out:doutB[18].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 23
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[5] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[5] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21].out[0] (.names)                       0.218     2.293
doutB[21].in[2] (.names)                                                                                  0.890     3.183
doutB[21].out[0] (.names)                                                                                 0.148     3.331
out:doutB[21].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 24
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[1] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[1] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17].out[0] (.names)                       0.218     2.293
doutB[17].in[2] (.names)                                                                                  0.890     3.183
doutB[17].out[0] (.names)                                                                                 0.148     3.331
out:doutB[17].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 25
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[12] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[12] (RS_TDP36K) [clock-to-output]                                              0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28].out[0] (.names)                       0.218     2.293
doutB[28].in[2] (.names)                                                                                  0.890     3.183
doutB[28].out[0] (.names)                                                                                 0.148     3.331
out:doutB[28].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 26
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[14] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[14] (RS_TDP36K) [clock-to-output]                                              0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30].out[0] (.names)                       0.218     2.293
doutB[30].in[2] (.names)                                                                                  0.890     3.183
doutB[30].out[0] (.names)                                                                                 0.148     3.331
out:doutB[30].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 27
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[8] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[8] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24].out[0] (.names)                       0.218     2.293
doutB[24].in[2] (.names)                                                                                  0.890     3.183
doutB[24].out[0] (.names)                                                                                 0.148     3.331
out:doutB[24].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 28
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[15] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[15] (RS_TDP36K) [clock-to-output]                                              0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31].out[0] (.names)                       0.218     2.293
doutB[31].in[2] (.names)                                                                                  0.890     3.183
doutB[31].out[0] (.names)                                                                                 0.148     3.331
out:doutB[31].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 29
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[0] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[0] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16].out[0] (.names)                       0.218     2.293
doutB[16].in[2] (.names)                                                                                  0.890     3.183
doutB[16].out[0] (.names)                                                                                 0.148     3.331
out:doutB[16].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 30
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[4] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[4] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20].out[0] (.names)                       0.218     2.293
doutB[20].in[2] (.names)                                                                                  0.890     3.183
doutB[20].out[0] (.names)                                                                                 0.148     3.331
out:doutB[20].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 31
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[6] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[6] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22].out[0] (.names)                       0.218     2.293
doutB[22].in[2] (.names)                                                                                  0.890     3.183
doutB[22].out[0] (.names)                                                                                 0.148     3.331
out:doutB[22].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 32
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[7] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[7] (RS_TDP36K) [clock-to-output]                                               0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23].out[0] (.names)                       0.218     2.293
doutB[23].in[2] (.names)                                                                                  0.890     3.183
doutB[23].out[0] (.names)                                                                                 0.148     3.331
out:doutB[23].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 33
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[10] (RS_TDP36K clocked by clk)
Endpoint  : out:doutB[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_B2[10] (RS_TDP36K) [clock-to-output]                                              0.294     1.184
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26].in[0] (.names)                        0.890     2.075
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26].out[0] (.names)                       0.218     2.293
doutB[26].in[2] (.names)                                                                                  0.890     3.183
doutB[26].out[0] (.names)                                                                                 0.148     3.331
out:doutB[26].outpad[0] (.output)                                                                         0.890     4.222
data arrival time                                                                                                   4.222

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.222
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.222


#Path 34
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7].out[0] (.names)                       0.218     2.292
doutA[7].in[2] (.names)                                                                                  0.890     3.182
doutA[7].out[0] (.names)                                                                                 0.148     3.330
out:doutA[7].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                  4.220

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.220


#Path 35
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14].out[0] (.names)                       0.218     2.292
doutA[14].in[2] (.names)                                                                                  0.890     3.182
doutA[14].out[0] (.names)                                                                                 0.148     3.330
out:doutA[14].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                   4.220

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.220
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.220


#Path 36
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6].out[0] (.names)                       0.218     2.292
doutA[6].in[2] (.names)                                                                                  0.890     3.182
doutA[6].out[0] (.names)                                                                                 0.148     3.330
out:doutA[6].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                  4.220

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.220


#Path 37
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8].out[0] (.names)                       0.218     2.292
doutA[8].in[2] (.names)                                                                                  0.890     3.182
doutA[8].out[0] (.names)                                                                                 0.148     3.330
out:doutA[8].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                  4.220

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.220


#Path 38
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1].out[0] (.names)                       0.218     2.292
doutA[1].in[2] (.names)                                                                                  0.890     3.182
doutA[1].out[0] (.names)                                                                                 0.148     3.330
out:doutA[1].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                  4.220

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.220


#Path 39
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3].out[0] (.names)                       0.218     2.292
doutA[3].in[2] (.names)                                                                                  0.890     3.182
doutA[3].out[0] (.names)                                                                                 0.148     3.330
out:doutA[3].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                  4.220

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.220


#Path 40
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2].out[0] (.names)                       0.218     2.292
doutA[2].in[2] (.names)                                                                                  0.890     3.182
doutA[2].out[0] (.names)                                                                                 0.148     3.330
out:doutA[2].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                  4.220

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.220


#Path 41
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4].out[0] (.names)                       0.218     2.292
doutA[4].in[2] (.names)                                                                                  0.890     3.182
doutA[4].out[0] (.names)                                                                                 0.148     3.330
out:doutA[4].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                  4.220

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.220


#Path 42
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5].out[0] (.names)                       0.218     2.292
doutA[5].in[2] (.names)                                                                                  0.890     3.182
doutA[5].out[0] (.names)                                                                                 0.148     3.330
out:doutA[5].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                  4.220

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.220


#Path 43
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                  0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9].out[0] (.names)                       0.218     2.292
doutA[9].in[2] (.names)                                                                                  0.890     3.182
doutA[9].out[0] (.names)                                                                                 0.148     3.330
out:doutA[9].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                  4.220

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.220


#Path 44
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10].out[0] (.names)                       0.218     2.292
doutA[10].in[2] (.names)                                                                                  0.890     3.182
doutA[10].out[0] (.names)                                                                                 0.148     3.330
out:doutA[10].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                   4.220

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.220
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.220


#Path 45
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11].out[0] (.names)                       0.218     2.292
doutA[11].in[2] (.names)                                                                                  0.890     3.182
doutA[11].out[0] (.names)                                                                                 0.148     3.330
out:doutA[11].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                   4.220

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.220
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.220


#Path 46
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12].out[0] (.names)                       0.218     2.292
doutA[12].in[2] (.names)                                                                                  0.890     3.182
doutA[12].out[0] (.names)                                                                                 0.148     3.330
out:doutA[12].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                   4.220

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.220
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.220


#Path 47
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13].out[0] (.names)                       0.218     2.292
doutA[13].in[2] (.names)                                                                                  0.890     3.182
doutA[13].out[0] (.names)                                                                                 0.148     3.330
out:doutA[13].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                   4.220

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.220
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.220


#Path 48
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K) [clock-to-output]                                              0.293     1.183
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15].in[0] (.names)                        0.890     2.074
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15].out[0] (.names)                       0.218     2.292
doutA[15].in[2] (.names)                                                                                  0.890     3.182
doutA[15].out[0] (.names)                                                                                 0.148     3.330
out:doutA[15].outpad[0] (.output)                                                                         0.890     4.220
data arrival time                                                                                                   4.220

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -4.220
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -4.220


#Path 49
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18].out[0] (.names)                       0.218     2.050
doutA[18].in[2] (.names)                                                                                  0.890     2.940
doutA[18].out[0] (.names)                                                                                 0.148     3.088
out:doutA[18].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 50
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25].out[0] (.names)                       0.218     2.050
doutA[25].in[2] (.names)                                                                                  0.890     2.940
doutA[25].out[0] (.names)                                                                                 0.148     3.088
out:doutA[25].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 51
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[11] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[11] (RS_TDP36K) [clock-to-output]                                              0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[27].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[27].out[0] (.names)                       0.218     2.050
doutA[27].in[2] (.names)                                                                                  0.890     2.940
doutA[27].out[0] (.names)                                                                                 0.148     3.088
out:doutA[27].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 52
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22].out[0] (.names)                       0.218     2.050
doutA[22].in[2] (.names)                                                                                  0.890     2.940
doutA[22].out[0] (.names)                                                                                 0.148     3.088
out:doutA[22].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 53
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K) [clock-to-output]                                              0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31].out[0] (.names)                       0.218     2.050
doutA[31].in[2] (.names)                                                                                  0.890     2.940
doutA[31].out[0] (.names)                                                                                 0.148     3.088
out:doutA[31].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 54
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K) [clock-to-output]                                              0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28].out[0] (.names)                       0.218     2.050
doutA[28].in[2] (.names)                                                                                  0.890     2.940
doutA[28].out[0] (.names)                                                                                 0.148     3.088
out:doutA[28].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 55
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K) [clock-to-output]                                              0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26].out[0] (.names)                       0.218     2.050
doutA[26].in[2] (.names)                                                                                  0.890     2.940
doutA[26].out[0] (.names)                                                                                 0.148     3.088
out:doutA[26].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 56
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K) [clock-to-output]                                              0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29].out[0] (.names)                       0.218     2.050
doutA[29].in[2] (.names)                                                                                  0.890     2.940
doutA[29].out[0] (.names)                                                                                 0.148     3.088
out:doutA[29].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 57
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19].out[0] (.names)                       0.218     2.050
doutA[19].in[2] (.names)                                                                                  0.890     2.940
doutA[19].out[0] (.names)                                                                                 0.148     3.088
out:doutA[19].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 58
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21].out[0] (.names)                       0.218     2.050
doutA[21].in[2] (.names)                                                                                  0.890     2.940
doutA[21].out[0] (.names)                                                                                 0.148     3.088
out:doutA[21].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 59
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K) [clock-to-output]                                              0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30].out[0] (.names)                       0.218     2.050
doutA[30].in[2] (.names)                                                                                  0.890     2.940
doutA[30].out[0] (.names)                                                                                 0.148     3.088
out:doutA[30].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 60
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17].out[0] (.names)                       0.218     2.050
doutA[17].in[2] (.names)                                                                                  0.890     2.940
doutA[17].out[0] (.names)                                                                                 0.148     3.088
out:doutA[17].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 61
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16].out[0] (.names)                       0.218     2.050
doutA[16].in[2] (.names)                                                                                  0.890     2.940
doutA[16].out[0] (.names)                                                                                 0.148     3.088
out:doutA[16].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 62
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20].out[0] (.names)                       0.218     2.050
doutA[20].in[2] (.names)                                                                                  0.890     2.940
doutA[20].out[0] (.names)                                                                                 0.148     3.088
out:doutA[20].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 63
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23].out[0] (.names)                       0.218     2.050
doutA[23].in[2] (.names)                                                                                  0.890     2.940
doutA[23].out[0] (.names)                                                                                 0.148     3.088
out:doutA[23].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 64
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K clocked by clk)
Endpoint  : out:doutA[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                                   0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K) [clock-to-output]                                               0.051     0.941
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24].in[0] (.names)                        0.890     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24].out[0] (.names)                       0.218     2.050
doutA[24].in[2] (.names)                                                                                  0.890     2.940
doutA[24].out[0] (.names)                                                                                 0.148     3.088
out:doutA[24].outpad[0] (.output)                                                                         0.890     3.978
data arrival time                                                                                                   3.978

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
output external delay                                                                                     0.000     0.000
data required time                                                                                                  0.000
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.000
data arrival time                                                                                                  -3.978
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -3.978


#Path 65
Startpoint: weB.inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WEN_A2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
weB.inpad[0] (.input)                                                                  0.000     0.000
$abc$2836$new_new_n223__.in[0] (.names)                                                0.890     0.890
$abc$2836$new_new_n223__.out[0] (.names)                                               0.218     1.109
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[1] (.names)                        0.890     1.999
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names)                       0.152     2.151
DATA_OUT_B2[10]_1.WEN_A2[0] (RS_TDP36K)                                                0.890     3.041
data arrival time                                                                                3.041

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.199     0.692
data required time                                                                               0.692
------------------------------------------------------------------------------------------------------
data required time                                                                               0.692
data arrival time                                                                               -3.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.350


#Path 66
Startpoint: weB.inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WEN_A1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
weB.inpad[0] (.input)                                                                  0.000     0.000
$abc$2836$new_new_n223__.in[0] (.names)                                                0.890     0.890
$abc$2836$new_new_n223__.out[0] (.names)                                               0.218     1.109
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[1] (.names)                        0.890     1.999
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names)                       0.152     2.151
DATA_OUT_B2[10]_1.WEN_A1[0] (RS_TDP36K)                                                0.890     3.041
data arrival time                                                                                3.041

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.159     0.732
data required time                                                                               0.732
------------------------------------------------------------------------------------------------------
data required time                                                                               0.732
data arrival time                                                                               -3.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.310


#Path 67
Startpoint: weB.inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
weB.inpad[0] (.input)                                                                  0.000     0.000
$abc$2836$new_new_n223__.in[0] (.names)                                                0.890     0.890
$abc$2836$new_new_n223__.out[0] (.names)                                               0.218     1.109
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[1] (.names)                        0.890     1.999
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names)                       0.152     2.151
DATA_OUT_B2[10]_1.BE_A2[0] (RS_TDP36K)                                                 0.890     3.041
data arrival time                                                                                3.041

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.119     0.772
data required time                                                                               0.772
------------------------------------------------------------------------------------------------------
data required time                                                                               0.772
data arrival time                                                                               -3.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.270


#Path 68
Startpoint: weB.inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A2[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
weB.inpad[0] (.input)                                                                  0.000     0.000
$abc$2836$new_new_n223__.in[0] (.names)                                                0.890     0.890
$abc$2836$new_new_n223__.out[0] (.names)                                               0.218     1.109
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[1] (.names)                        0.890     1.999
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names)                       0.152     2.151
DATA_OUT_B2[10]_1.BE_A2[1] (RS_TDP36K)                                                 0.890     3.041
data arrival time                                                                                3.041

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K)                                                0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.119     0.772
data required time                                                                               0.772
------------------------------------------------------------------------------------------------------
data required time                                                                               0.772
data arrival time                                                                               -3.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.270


#Path 69
Startpoint: weB.inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
weB.inpad[0] (.input)                                                                  0.000     0.000
$abc$2836$new_new_n223__.in[0] (.names)                                                0.890     0.890
$abc$2836$new_new_n223__.out[0] (.names)                                               0.218     1.109
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[1] (.names)                        0.890     1.999
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names)                       0.152     2.151
DATA_OUT_B2[10]_1.BE_A1[0] (RS_TDP36K)                                                 0.890     3.041
data arrival time                                                                                3.041

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.112     0.779
data required time                                                                               0.779
------------------------------------------------------------------------------------------------------
data required time                                                                               0.779
data arrival time                                                                               -3.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.262


#Path 70
Startpoint: weB.inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A1[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
weB.inpad[0] (.input)                                                                  0.000     0.000
$abc$2836$new_new_n223__.in[0] (.names)                                                0.890     0.890
$abc$2836$new_new_n223__.out[0] (.names)                                               0.218     1.109
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[1] (.names)                        0.890     1.999
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names)                       0.152     2.151
DATA_OUT_B2[10]_1.BE_A1[1] (RS_TDP36K)                                                 0.890     3.041
data arrival time                                                                                3.041

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                                0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.112     0.779
data required time                                                                               0.779
------------------------------------------------------------------------------------------------------
data required time                                                                               0.779
data arrival time                                                                               -3.041
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.262


#Path 71
Startpoint: dinB[8].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[8].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[8]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[8]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 72
Startpoint: dinB[15].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[15].inpad[0] (.input)                                       0.000     0.000
WDATA_B1[15]_1.in[0] (.names)                                    0.890     0.890
WDATA_B1[15]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 73
Startpoint: dinB[0].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[0].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[0]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[0]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 74
Startpoint: dinB[14].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[14] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[14].inpad[0] (.input)                                       0.000     0.000
WDATA_B1[14]_1.in[0] (.names)                                    0.890     0.890
WDATA_B1[14]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[14] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 75
Startpoint: dinB[13].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[13].inpad[0] (.input)                                       0.000     0.000
WDATA_B1[13]_1.in[0] (.names)                                    0.890     0.890
WDATA_B1[13]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[13] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 76
Startpoint: dinB[12].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[12].inpad[0] (.input)                                       0.000     0.000
WDATA_B1[12]_1.in[0] (.names)                                    0.890     0.890
WDATA_B1[12]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 77
Startpoint: dinB[11].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[11].inpad[0] (.input)                                       0.000     0.000
WDATA_B1[11]_1.in[0] (.names)                                    0.890     0.890
WDATA_B1[11]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 78
Startpoint: dinB[10].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[10].inpad[0] (.input)                                       0.000     0.000
WDATA_B1[10]_1.in[0] (.names)                                    0.890     0.890
WDATA_B1[10]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[10] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 79
Startpoint: dinB[9].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[9].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[9]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[9]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 80
Startpoint: dinB[7].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[7].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[7]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[7]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 81
Startpoint: dinB[6].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[6].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[6]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[6]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[6] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 82
Startpoint: dinB[5].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[5].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[5]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[5]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[5] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 83
Startpoint: dinB[4].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[4].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[4]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[4]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 84
Startpoint: dinB[3].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[3].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[3]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[3]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 85
Startpoint: dinB[2].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[2].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[2]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[2]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 86
Startpoint: dinB[1].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[1].inpad[0] (.input)                                        0.000     0.000
WDATA_B1[1]_1.in[0] (.names)                                     0.890     0.890
WDATA_B1[1]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.241     0.650
data required time                                                         0.650
--------------------------------------------------------------------------------
data required time                                                         0.650
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.349


#Path 87
Startpoint: dinB[17].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[17].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[1]_1.in[0] (.names)                                     0.890     0.890
WDATA_B2[1]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[1] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 88
Startpoint: dinB[18].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[2] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[18].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[2]_1.in[0] (.names)                                     0.890     0.890
WDATA_B2[2]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[2] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 89
Startpoint: dinB[16].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[16].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[0]_1.in[0] (.names)                                     0.890     0.890
WDATA_B2[0]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[0] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 90
Startpoint: dinB[31].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[15] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[31].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[15]_1.in[0] (.names)                                    0.890     0.890
WDATA_B2[15]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[15] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 91
Startpoint: dinB[30].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[14] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[30].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[14]_1.in[0] (.names)                                    0.890     0.890
WDATA_B2[14]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[14] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 92
Startpoint: dinB[29].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[29].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[13]_1.in[0] (.names)                                    0.890     0.890
WDATA_B2[13]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 93
Startpoint: dinB[28].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[28].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[12]_1.in[0] (.names)                                    0.890     0.890
WDATA_B2[12]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[12] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 94
Startpoint: dinB[27].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[27].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[11]_1.in[0] (.names)                                    0.890     0.890
WDATA_B2[11]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[11] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 95
Startpoint: dinB[26].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[26].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[10]_1.in[0] (.names)                                    0.890     0.890
WDATA_B2[10]_1.out[0] (.names)                                   0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[10] (RS_TDP36K)                       0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 96
Startpoint: dinB[25].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[25].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[9]_1.in[0] (.names)                                     0.890     0.890
WDATA_B2[9]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[9] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 97
Startpoint: dinB[24].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[24].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[8]_1.in[0] (.names)                                     0.890     0.890
WDATA_B2[8]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 98
Startpoint: dinB[23].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[23].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[7]_1.in[0] (.names)                                     0.890     0.890
WDATA_B2[7]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 99
Startpoint: dinB[22].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[22].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[6]_1.in[0] (.names)                                     0.890     0.890
WDATA_B2[6]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[6] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#Path 100
Startpoint: dinB[21].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dinB[21].inpad[0] (.input)                                       0.000     0.000
WDATA_B2[5]_1.in[0] (.names)                                     0.890     0.890
WDATA_B2[5]_1.out[0] (.names)                                    0.218     1.109
DATA_OUT_B2[10]_1.WDATA_B2[5] (RS_TDP36K)                        0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.168     0.723
data required time                                                         0.723
--------------------------------------------------------------------------------
data required time                                                         0.723
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.276


#End of timing report
