===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.3087 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3897 ( 14.4%)    0.3897 ( 16.9%)  FIR Parser
    1.8690 ( 69.2%)    1.4910 ( 64.6%)  'firrtl.circuit' Pipeline
    0.9756 ( 36.1%)    0.9756 ( 42.3%)    LowerFIRRTLTypes
    0.7617 ( 28.2%)    0.3847 ( 16.7%)    'firrtl.module' Pipeline
    0.1037 (  3.8%)    0.0546 (  2.4%)      ExpandWhens
    0.1310 (  4.8%)    0.0674 (  2.9%)      CSE
    0.0019 (  0.1%)    0.0010 (  0.0%)        (A) DominanceInfo
    0.5269 ( 19.5%)    0.2643 ( 11.4%)      SimpleCanonicalizer
    0.0399 (  1.5%)    0.0399 (  1.7%)    IMConstProp
    0.0127 (  0.5%)    0.0127 (  0.6%)    BlackBoxReader
    0.0156 (  0.6%)    0.0145 (  0.6%)    'firrtl.module' Pipeline
    0.0156 (  0.6%)    0.0145 (  0.6%)      CheckWidths
    0.1151 (  4.3%)    0.1151 (  5.0%)  LowerFIRRTLToHW
    0.0236 (  0.9%)    0.0236 (  1.0%)  HWMemSimImpl
    0.1502 (  5.6%)    0.1360 (  5.9%)  'hw.module' Pipeline
    0.0231 (  0.9%)    0.0204 (  0.9%)    HWCleanup
    0.0682 (  2.5%)    0.0622 (  2.7%)    CSE
    0.0024 (  0.1%)    0.0022 (  0.1%)      (A) DominanceInfo
    0.0589 (  2.2%)    0.0533 (  2.3%)    SimpleCanonicalizer
    0.0295 (  1.1%)    0.0295 (  1.3%)  HWLegalizeNames
    0.0156 (  0.6%)    0.0147 (  0.6%)  'hw.module' Pipeline
    0.0155 (  0.6%)    0.0147 (  0.6%)    PrettifyVerilog
    0.0634 (  2.3%)    0.0634 (  2.7%)  Output
    0.0008 (  0.0%)    0.0008 (  0.0%)  Rest
    2.7018 (100.0%)    2.3087 (100.0%)  Total

{
  totalTime: 2.32,
  maxMemory: 102301696
}
