// Seed: 530886653
module module_0 (
    input id_2,
    input id_3,
    input id_4,
    output reg id_5
);
  always @(negedge ((1)) or posedge 1) id_5 <= 1 & 1;
  logic id_6;
  always @(~id_6 or posedge 1'b0 or 1) begin
    id_3 <= id_4;
  end
endmodule
