-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity makePatches_ShadowQuilt_fromEdges_solveNextPatchPair is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n_patches_i : IN STD_LOGIC_VECTOR (7 downto 0);
    n_patches_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    n_patches_o_ap_vld : OUT STD_LOGIC;
    GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    GDn_points_ce0 : OUT STD_LOGIC;
    GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_superpoints_ce0 : OUT STD_LOGIC;
    patches_superpoints_we0 : OUT STD_LOGIC;
    patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_superpoints_ce1 : OUT STD_LOGIC;
    patches_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    apexZ0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ppl : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    z_top_max_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    GDarrayDecoded_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    GDarrayDecoded_ce0 : OUT STD_LOGIC;
    GDarrayDecoded_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    GDarrayDecoded_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    GDarrayDecoded_ce1 : OUT STD_LOGIC;
    GDarrayDecoded_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_ce0 : OUT STD_LOGIC;
    patches_parameters_we0 : OUT STD_LOGIC;
    patches_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_ce1 : OUT STD_LOGIC;
    patches_parameters_we1 : OUT STD_LOGIC;
    patches_parameters_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of makePatches_ShadowQuilt_fromEdges_solveNextPatchPair is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (92 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (92 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (92 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (92 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (92 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (92 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (92 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (92 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (92 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (92 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (92 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (92 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (92 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_C4747840 : STD_LOGIC_VECTOR (31 downto 0) := "11000100011101000111100001000000";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_4014000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000010100000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv12_3D : STD_LOGIC_VECTOR (11 downto 0) := "000000111101";
    constant ap_const_lv12_43 : STD_LOGIC_VECTOR (11 downto 0) := "000001000011";
    constant ap_const_lv12_3C : STD_LOGIC_VECTOR (11 downto 0) := "000000111100";
    constant ap_const_lv12_31 : STD_LOGIC_VECTOR (11 downto 0) := "000000110001";
    constant ap_const_lv12_54 : STD_LOGIC_VECTOR (11 downto 0) := "000001010100";
    constant ap_const_lv12_48 : STD_LOGIC_VECTOR (11 downto 0) := "000001001000";
    constant ap_const_lv12_5A : STD_LOGIC_VECTOR (11 downto 0) := "000001011010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_FD : STD_LOGIC_VECTOR (7 downto 0) := "11111101";
    constant ap_const_lv32_FD050F1C : STD_LOGIC_VECTOR (31 downto 0) := "11111101000001010000111100011100";
    constant ap_const_lv32_E4E1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000111001001110000111000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv18_200 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_const_lv32_FD050F80 : STD_LOGIC_VECTOR (31 downto 0) := "11111101000001010000111110000000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv12_30 : STD_LOGIC_VECTOR (11 downto 0) := "000000110000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_37 : STD_LOGIC_VECTOR (11 downto 0) := "000000110111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv37_66667 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001100110011001100111";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (92 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal temp_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_V_ce0 : STD_LOGIC;
    signal temp_V_we0 : STD_LOGIC;
    signal temp_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_V_ce1 : STD_LOGIC;
    signal temp_V_we1 : STD_LOGIC;
    signal temp_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_669_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_675 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal and_ln702_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln700_reg_1762 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln699_1_reg_1753 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln699_reg_1734 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln631_1_reg_1631 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal reg_687 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ppl_assign3_reg_1517 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal nPatchesAtOriginal_reg_1523 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln582_fu_718_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln582_reg_1530 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln537_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln537_reg_1559 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_752_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_reg_1564 : STD_LOGIC_VECTOR (14 downto 0);
    signal patches_parameters_addr_2_reg_1569 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_3_reg_1574 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_4_reg_1579 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_5_reg_1584 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_6_reg_1589 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln602_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln602_reg_1594 : STD_LOGIC_VECTOR (0 downto 0);
    signal thirdLastPatchIndex_fu_815_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal thirdLastPatchIndex_reg_1598 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln607_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln607_reg_1603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln607_fu_826_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln607_reg_1607 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_areWedgeSuperPointsEqual_fu_631_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_reg_1612 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal icmp_ln886_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_1616 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal squarePatch_alternate2_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal squarePatch_alternate2_reg_1621 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal icmp_ln622_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln622_reg_1626 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln631_1_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal add_ln633_fu_903_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln633_reg_1635 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln634_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln634_reg_1646 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal trunc_ln69_fu_988_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln69_reg_1661 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal or_ln634_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln634_reg_1668 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1682 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal select_ln643_fu_1084_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ppl_assign_s_reg_1698 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal lastPatchIndex_1_fu_1096_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal lastPatchIndex_1_reg_1704 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal sext_ln534_fu_1198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal lnot_i_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lnot_i_reg_1724 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln699_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal bitcast_ln521_fu_1240_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal icmp_ln699_1_fu_1255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln699_1_reg_1743 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln699_2_fu_1261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln699_2_reg_1748 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln699_1_fu_1271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal or_ln700_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal empty_71_fu_1403_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal xor_ln670_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp1_reg_1819 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal grp_makeThirdPatch_fu_537_ap_start : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_ap_done : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_ap_idle : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_ap_ready : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_n_patches_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_makeThirdPatch_fu_537_n_patches_o_ap_vld : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_GDn_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_537_GDn_points_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_patches_superpoints_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makeThirdPatch_fu_537_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_patches_superpoints_we0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_patches_superpoints_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_537_patches_superpoints_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makeThirdPatch_fu_537_patches_superpoints_ce1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_GDarrayDecoded_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_makeThirdPatch_fu_537_GDarrayDecoded_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_GDarrayDecoded_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_makeThirdPatch_fu_537_GDarrayDecoded_ce1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_patches_parameters_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makeThirdPatch_fu_537_patches_parameters_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_patches_parameters_we0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_patches_parameters_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_patches_parameters_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makeThirdPatch_fu_537_patches_parameters_ce1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_patches_parameters_we1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_patches_parameters_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_temp_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_makeThirdPatch_fu_537_temp_V_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_temp_V_we0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_temp_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_temp_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_makeThirdPatch_fu_537_temp_V_ce1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_temp_V_we1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_temp_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ce : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_start : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ready : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_done : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_idle : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ce : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_start : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ready : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_done : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_idle : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_fu_660_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_fu_660_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_fu_660_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_fu_660_p_dout0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_fu_660_p_ce : STD_LOGIC;
    signal grp_makeThirdPatch_fu_537_grp_fu_1851_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_fu_1851_p_dout0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_537_grp_fu_1851_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_ap_start : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_ap_done : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_ap_idle : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_ap_ready : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_n_patches_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_n_patches_o_ap_vld : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_GDn_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_GDn_points_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_patches_superpoints_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_patches_superpoints_we0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_patches_superpoints_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_patches_superpoints_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_patches_superpoints_ce1 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_ce1 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_patches_parameters_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_patches_parameters_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_patches_parameters_we0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_patches_parameters_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_patches_parameters_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_patches_parameters_ce1 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_temp_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_temp_V_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_temp_V_we0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_temp_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_temp_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_temp_V_ce1 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_temp_V_we1 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_temp_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_ap_return_6 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_start : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ready : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_done : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_idle : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_dout0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_dout0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_ce : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_ap_start : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_ap_done : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_ap_idle : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_ap_ready : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_n_patches_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_n_patches_o_ap_vld : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_GDn_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_GDn_points_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_patches_superpoints_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_patches_superpoints_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_patches_superpoints_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_apexZ0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_z_top : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_p_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_leftRight : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_ce1 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_patches_parameters_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_patches_parameters_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_patches_parameters_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_patches_parameters_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_temp_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_temp_V_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_temp_V_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_temp_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_temp_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_makePatch_alignedToLine_fu_601_temp_V_ce1 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_temp_V_we1 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_601_temp_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_areWedgeSuperPointsEqual_fu_631_ap_start : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_631_ap_done : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_631_ap_idle : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_631_ap_ready : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_ce0 : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_ce1 : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_z_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_z_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_z_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_354 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_phi_mux_repeat_original_ph_phi_fu_370_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal repeat_original_ph_reg_366 : STD_LOGIC_VECTOR (0 downto 0);
    signal repeat_original_reg_379 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_tmp119_0_reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal lastPatchIndex_0_reg_402 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_x_assign_reg_412 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_ln699_reg_422 : STD_LOGIC_VECTOR (0 downto 0);
    signal counter_0_reg_433 : STD_LOGIC_VECTOR (31 downto 0);
    signal counterUpshift_0_reg_445 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_z_top_index_0_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal previous_z_top_min_V_0_reg_469 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_min_0_reg_481 : STD_LOGIC_VECTOR (31 downto 0);
    signal ppl_assign_0_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_apexZ0_0_reg_502 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_min_1_reg_512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_madeComplementaryPatch_phi_fu_528_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal madeComplementaryPatch_reg_523 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_makeThirdPatch_fu_537_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal grp_solveComplmentaryPatch_fu_566_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal grp_makePatch_alignedToLine_fu_601_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal grp_areWedgeSuperPointsEqual_fu_631_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (92 downto 0);
    signal ap_NS_fsm_state7 : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state28 : STD_LOGIC;
    signal ap_NS_fsm_state81 : STD_LOGIC;
    signal zext_ln582_2_fu_730_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln583_fu_741_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln582_1_fu_765_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln886_fu_775_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_fu_785_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_1_fu_795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_2_fu_805_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln633_6_fu_983_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln643_4_fu_1069_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln660_1_fu_1140_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln661_fu_1151_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln886_2_fu_1309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln679_2_fu_1390_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln679_1_fu_1379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_660_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_660_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln582_fu_694_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_706_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_cast_fu_698_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln582_fu_714_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln582_1_fu_724_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln583_fu_735_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln582_fu_760_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln886_fu_770_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln534_fu_780_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln534_1_fu_790_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln534_2_fu_800_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln886_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notChoppedPatch_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln631_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln631_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln631_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_1_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_888_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln633_fu_896_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln633_1_fu_900_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_919_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_919_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1485_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_18_fu_934_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_19_fu_947_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln633_4_fu_955_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln633_3_fu_943_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_919_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln633_1_fu_959_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln633_5_fu_965_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln633_2_fu_969_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_25_fu_975_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln643_fu_997_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1016_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1016_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1492_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_28_fu_1034_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln643_2_fu_1041_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln643_1_fu_1031_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1016_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln643_1_fu_1045_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln643_3_fu_1051_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln643_2_fu_1055_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_29_fu_1061_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln69_1_fu_1074_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln878_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln650_fu_1092_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1102_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln660_fu_1118_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln660_fu_1122_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln660_fu_1128_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln660_fu_1134_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln661_fu_1145_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln215_1_fu_1160_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_fu_1156_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_1_fu_1160_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_3_fu_1174_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_2_fu_1170_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_3_fu_1174_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_fu_1164_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_1_fu_1178_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln878_2_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal white_space_height_fu_1190_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln699_fu_1208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_V_fu_1220_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln368_fu_1224_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_s_fu_1232_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_1245_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln699_fu_1228_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal or_ln699_fu_1267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1285_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_1277_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln886_1_fu_1293_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln886_fu_1297_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln886_1_fu_1303_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln886_2_fu_1314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln701_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln702_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln679_fu_1343_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_1355_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_25_cast_fu_1347_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln679_fu_1363_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln679_fu_1367_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln679_fu_1373_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln679_1_fu_1384_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_fu_1431_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1485_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1485_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1492_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1492_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_660_ce : STD_LOGIC;
    signal grp_fu_660_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_919_ap_start : STD_LOGIC;
    signal grp_fu_919_ap_done : STD_LOGIC;
    signal grp_fu_1016_ap_start : STD_LOGIC;
    signal grp_fu_1016_ap_done : STD_LOGIC;
    signal grp_fu_1824_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1824_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1824_ce : STD_LOGIC;
    signal grp_fu_1827_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1827_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1827_ce : STD_LOGIC;
    signal grp_fu_1830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1830_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1830_ce : STD_LOGIC;
    signal grp_fu_1851_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1851_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1851_ce : STD_LOGIC;
    signal ap_block_state93_on_subcall_done : BOOLEAN;
    signal grp_fu_1485_p00 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_1492_p00 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component makePatches_ShadowQuilt_fromEdges_makeThirdPatch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches_i : IN STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o_ap_vld : OUT STD_LOGIC;
        GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        GDn_points_ce0 : OUT STD_LOGIC;
        GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_we0 : OUT STD_LOGIC;
        patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce1 : OUT STD_LOGIC;
        patches_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        lastPatchIndex : IN STD_LOGIC_VECTOR (7 downto 0);
        z_top_min : IN STD_LOGIC_VECTOR (31 downto 0);
        z_top_max : IN STD_LOGIC_VECTOR (31 downto 0);
        complementary_apexZ0 : IN STD_LOGIC_VECTOR (31 downto 0);
        apexZ0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ppl : IN STD_LOGIC_VECTOR (31 downto 0);
        GDarrayDecoded_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarrayDecoded_ce0 : OUT STD_LOGIC;
        GDarrayDecoded_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        GDarrayDecoded_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarrayDecoded_ce1 : OUT STD_LOGIC;
        GDarrayDecoded_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce0 : OUT STD_LOGIC;
        patches_parameters_we0 : OUT STD_LOGIC;
        patches_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce1 : OUT STD_LOGIC;
        patches_parameters_we1 : OUT STD_LOGIC;
        patches_parameters_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_V_ce0 : OUT STD_LOGIC;
        temp_V_we0 : OUT STD_LOGIC;
        temp_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_V_ce1 : OUT STD_LOGIC;
        temp_V_we1 : OUT STD_LOGIC;
        temp_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din4 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ce : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_start : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ready : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_done : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_idle : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din4 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ce : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_start : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ready : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_done : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_idle : IN STD_LOGIC;
        grp_fu_660_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_660_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_660_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_660_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_660_p_ce : OUT STD_LOGIC;
        grp_fu_1851_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1851_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1851_p_ce : OUT STD_LOGIC );
    end component;


    component makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches_i : IN STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o_ap_vld : OUT STD_LOGIC;
        GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        GDn_points_ce0 : OUT STD_LOGIC;
        GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_we0 : OUT STD_LOGIC;
        patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce1 : OUT STD_LOGIC;
        patches_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ppl : IN STD_LOGIC_VECTOR (31 downto 0);
        nPatchesAtOriginal : IN STD_LOGIC_VECTOR (7 downto 0);
        previous_z_top_min_read : IN STD_LOGIC_VECTOR (31 downto 0);
        complementary_apexZ0 : IN STD_LOGIC_VECTOR (31 downto 0);
        white_space_height_read : IN STD_LOGIC_VECTOR (63 downto 0);
        original_c : IN STD_LOGIC_VECTOR (31 downto 0);
        original_d : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        z_top_min_read : IN STD_LOGIC_VECTOR (31 downto 0);
        GDarrayDecoded_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarrayDecoded_ce0 : OUT STD_LOGIC;
        GDarrayDecoded_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        GDarrayDecoded_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarrayDecoded_ce1 : OUT STD_LOGIC;
        GDarrayDecoded_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce0 : OUT STD_LOGIC;
        patches_parameters_we0 : OUT STD_LOGIC;
        patches_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce1 : OUT STD_LOGIC;
        patches_parameters_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_V_ce0 : OUT STD_LOGIC;
        temp_V_we0 : OUT STD_LOGIC;
        temp_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_V_ce1 : OUT STD_LOGIC;
        temp_V_we1 : OUT STD_LOGIC;
        temp_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din4 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ce : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_start : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ready : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_done : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_idle : IN STD_LOGIC;
        grp_fu_1824_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1824_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1824_p_ce : OUT STD_LOGIC;
        grp_fu_1827_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1827_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1827_p_ce : OUT STD_LOGIC;
        grp_fu_660_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_660_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_660_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_660_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_660_p_ce : OUT STD_LOGIC;
        grp_fu_1830_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1830_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1830_p_ce : OUT STD_LOGIC );
    end component;


    component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches_i : IN STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o_ap_vld : OUT STD_LOGIC;
        GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        GDn_points_ce0 : OUT STD_LOGIC;
        GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_we0 : OUT STD_LOGIC;
        patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        apexZ0 : IN STD_LOGIC_VECTOR (31 downto 0);
        z_top : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        leftRight : IN STD_LOGIC_VECTOR (0 downto 0);
        GDarrayDecoded_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarrayDecoded_ce0 : OUT STD_LOGIC;
        GDarrayDecoded_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        GDarrayDecoded_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarrayDecoded_ce1 : OUT STD_LOGIC;
        GDarrayDecoded_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce0 : OUT STD_LOGIC;
        patches_parameters_we0 : OUT STD_LOGIC;
        patches_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_V_ce0 : OUT STD_LOGIC;
        temp_V_we0 : OUT STD_LOGIC;
        temp_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_V_ce1 : OUT STD_LOGIC;
        temp_V_we1 : OUT STD_LOGIC;
        temp_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wsp1_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wsp1_2_ce0 : OUT STD_LOGIC;
        wsp1_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wsp1_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wsp1_2_ce1 : OUT STD_LOGIC;
        wsp1_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wsp1 : IN STD_LOGIC_VECTOR (7 downto 0);
        wsp11 : IN STD_LOGIC_VECTOR (2 downto 0);
        wsp2 : IN STD_LOGIC_VECTOR (7 downto 0);
        wsp23 : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        z_i : IN STD_LOGIC_VECTOR (31 downto 0);
        z_j : IN STD_LOGIC_VECTOR (31 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        j : IN STD_LOGIC_VECTOR (2 downto 0);
        k : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_urem_11ns_4ns_11_15_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_mul_mul_18ns_20ns_37_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (36 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_sitodp_64s_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_sitodp_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    temp_V_U : component makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_V
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_V_address0,
        ce0 => temp_V_ce0,
        we0 => temp_V_we0,
        d0 => temp_V_d0,
        q0 => temp_V_q0,
        address1 => temp_V_address1,
        ce1 => temp_V_ce1,
        we1 => temp_V_we1,
        d1 => temp_V_d1);

    grp_makeThirdPatch_fu_537 : component makePatches_ShadowQuilt_fromEdges_makeThirdPatch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_makeThirdPatch_fu_537_ap_start,
        ap_done => grp_makeThirdPatch_fu_537_ap_done,
        ap_idle => grp_makeThirdPatch_fu_537_ap_idle,
        ap_ready => grp_makeThirdPatch_fu_537_ap_ready,
        n_patches_i => n_patches_i,
        n_patches_o => grp_makeThirdPatch_fu_537_n_patches_o,
        n_patches_o_ap_vld => grp_makeThirdPatch_fu_537_n_patches_o_ap_vld,
        GDn_points_address0 => grp_makeThirdPatch_fu_537_GDn_points_address0,
        GDn_points_ce0 => grp_makeThirdPatch_fu_537_GDn_points_ce0,
        GDn_points_q0 => GDn_points_q0,
        patches_superpoints_address0 => grp_makeThirdPatch_fu_537_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_makeThirdPatch_fu_537_patches_superpoints_ce0,
        patches_superpoints_we0 => grp_makeThirdPatch_fu_537_patches_superpoints_we0,
        patches_superpoints_d0 => grp_makeThirdPatch_fu_537_patches_superpoints_d0,
        patches_superpoints_q0 => patches_superpoints_q0,
        patches_superpoints_address1 => grp_makeThirdPatch_fu_537_patches_superpoints_address1,
        patches_superpoints_ce1 => grp_makeThirdPatch_fu_537_patches_superpoints_ce1,
        patches_superpoints_q1 => patches_superpoints_q1,
        lastPatchIndex => reg_675,
        z_top_min => z_top_min_1_reg_512,
        z_top_max => z_top_max_read,
        complementary_apexZ0 => complementary_apexZ0_0_reg_502,
        apexZ0 => apexZ0,
        ppl => ppl_assign_0_reg_492,
        GDarrayDecoded_address0 => grp_makeThirdPatch_fu_537_GDarrayDecoded_address0,
        GDarrayDecoded_ce0 => grp_makeThirdPatch_fu_537_GDarrayDecoded_ce0,
        GDarrayDecoded_q0 => GDarrayDecoded_q0,
        GDarrayDecoded_address1 => grp_makeThirdPatch_fu_537_GDarrayDecoded_address1,
        GDarrayDecoded_ce1 => grp_makeThirdPatch_fu_537_GDarrayDecoded_ce1,
        GDarrayDecoded_q1 => GDarrayDecoded_q1,
        patches_parameters_address0 => grp_makeThirdPatch_fu_537_patches_parameters_address0,
        patches_parameters_ce0 => grp_makeThirdPatch_fu_537_patches_parameters_ce0,
        patches_parameters_we0 => grp_makeThirdPatch_fu_537_patches_parameters_we0,
        patches_parameters_d0 => grp_makeThirdPatch_fu_537_patches_parameters_d0,
        patches_parameters_q0 => patches_parameters_q0,
        patches_parameters_address1 => grp_makeThirdPatch_fu_537_patches_parameters_address1,
        patches_parameters_ce1 => grp_makeThirdPatch_fu_537_patches_parameters_ce1,
        patches_parameters_we1 => grp_makeThirdPatch_fu_537_patches_parameters_we1,
        patches_parameters_d1 => grp_makeThirdPatch_fu_537_patches_parameters_d1,
        patches_parameters_q1 => patches_parameters_q1,
        temp_V_address0 => grp_makeThirdPatch_fu_537_temp_V_address0,
        temp_V_ce0 => grp_makeThirdPatch_fu_537_temp_V_ce0,
        temp_V_we0 => grp_makeThirdPatch_fu_537_temp_V_we0,
        temp_V_d0 => grp_makeThirdPatch_fu_537_temp_V_d0,
        temp_V_q0 => temp_V_q0,
        temp_V_address1 => grp_makeThirdPatch_fu_537_temp_V_address1,
        temp_V_ce1 => grp_makeThirdPatch_fu_537_temp_V_ce1,
        temp_V_we1 => grp_makeThirdPatch_fu_537_temp_V_we1,
        temp_V_d1 => grp_makeThirdPatch_fu_537_temp_V_d1,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din1 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din1,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din2 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din2,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din3 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din3,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din4 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din4,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din5 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din5,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_dout0 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_dout0,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ce => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ce,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_start => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_start,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ready => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ready,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_done => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_done,
        grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_idle => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_idle,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din1 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din1,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din2 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din2,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din3 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din3,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din4 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din4,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din5 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din5,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_dout0 => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_dout0,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ce => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ce,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_start => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_start,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ready => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ready,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_done => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_done,
        grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_idle => grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_idle,
        grp_fu_660_p_din0 => grp_makeThirdPatch_fu_537_grp_fu_660_p_din0,
        grp_fu_660_p_din1 => grp_makeThirdPatch_fu_537_grp_fu_660_p_din1,
        grp_fu_660_p_opcode => grp_makeThirdPatch_fu_537_grp_fu_660_p_opcode,
        grp_fu_660_p_dout0 => grp_makeThirdPatch_fu_537_grp_fu_660_p_dout0,
        grp_fu_660_p_ce => grp_makeThirdPatch_fu_537_grp_fu_660_p_ce,
        grp_fu_1851_p_din0 => grp_makeThirdPatch_fu_537_grp_fu_1851_p_din0,
        grp_fu_1851_p_dout0 => grp_makeThirdPatch_fu_537_grp_fu_1851_p_dout0,
        grp_fu_1851_p_ce => grp_makeThirdPatch_fu_537_grp_fu_1851_p_ce);

    grp_solveComplmentaryPatch_fu_566 : component makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_solveComplmentaryPatch_fu_566_ap_start,
        ap_done => grp_solveComplmentaryPatch_fu_566_ap_done,
        ap_idle => grp_solveComplmentaryPatch_fu_566_ap_idle,
        ap_ready => grp_solveComplmentaryPatch_fu_566_ap_ready,
        n_patches_i => n_patches_i,
        n_patches_o => grp_solveComplmentaryPatch_fu_566_n_patches_o,
        n_patches_o_ap_vld => grp_solveComplmentaryPatch_fu_566_n_patches_o_ap_vld,
        GDn_points_address0 => grp_solveComplmentaryPatch_fu_566_GDn_points_address0,
        GDn_points_ce0 => grp_solveComplmentaryPatch_fu_566_GDn_points_ce0,
        GDn_points_q0 => GDn_points_q0,
        patches_superpoints_address0 => grp_solveComplmentaryPatch_fu_566_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_solveComplmentaryPatch_fu_566_patches_superpoints_ce0,
        patches_superpoints_we0 => grp_solveComplmentaryPatch_fu_566_patches_superpoints_we0,
        patches_superpoints_d0 => grp_solveComplmentaryPatch_fu_566_patches_superpoints_d0,
        patches_superpoints_q0 => patches_superpoints_q0,
        patches_superpoints_address1 => grp_solveComplmentaryPatch_fu_566_patches_superpoints_address1,
        patches_superpoints_ce1 => grp_solveComplmentaryPatch_fu_566_patches_superpoints_ce1,
        patches_superpoints_q1 => patches_superpoints_q1,
        ppl => ppl_assign_s_reg_1698,
        nPatchesAtOriginal => nPatchesAtOriginal_reg_1523,
        previous_z_top_min_read => previous_z_top_min_V_0_reg_469,
        complementary_apexZ0 => trunc_ln69_reg_1661,
        white_space_height_read => p_x_assign_reg_412,
        original_c => reg_681,
        original_d => reg_687,
        p_read12 => counter_0_reg_433,
        p_read13 => counterUpshift_0_reg_445,
        z_top_min_read => z_top_min_0_reg_481,
        GDarrayDecoded_address0 => grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_address0,
        GDarrayDecoded_ce0 => grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_ce0,
        GDarrayDecoded_q0 => GDarrayDecoded_q0,
        GDarrayDecoded_address1 => grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_address1,
        GDarrayDecoded_ce1 => grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_ce1,
        GDarrayDecoded_q1 => GDarrayDecoded_q1,
        patches_parameters_address0 => grp_solveComplmentaryPatch_fu_566_patches_parameters_address0,
        patches_parameters_ce0 => grp_solveComplmentaryPatch_fu_566_patches_parameters_ce0,
        patches_parameters_we0 => grp_solveComplmentaryPatch_fu_566_patches_parameters_we0,
        patches_parameters_d0 => grp_solveComplmentaryPatch_fu_566_patches_parameters_d0,
        patches_parameters_q0 => patches_parameters_q0,
        patches_parameters_address1 => grp_solveComplmentaryPatch_fu_566_patches_parameters_address1,
        patches_parameters_ce1 => grp_solveComplmentaryPatch_fu_566_patches_parameters_ce1,
        patches_parameters_q1 => patches_parameters_q1,
        temp_V_address0 => grp_solveComplmentaryPatch_fu_566_temp_V_address0,
        temp_V_ce0 => grp_solveComplmentaryPatch_fu_566_temp_V_ce0,
        temp_V_we0 => grp_solveComplmentaryPatch_fu_566_temp_V_we0,
        temp_V_d0 => grp_solveComplmentaryPatch_fu_566_temp_V_d0,
        temp_V_q0 => temp_V_q0,
        temp_V_address1 => grp_solveComplmentaryPatch_fu_566_temp_V_address1,
        temp_V_ce1 => grp_solveComplmentaryPatch_fu_566_temp_V_ce1,
        temp_V_we1 => grp_solveComplmentaryPatch_fu_566_temp_V_we1,
        temp_V_d1 => grp_solveComplmentaryPatch_fu_566_temp_V_d1,
        ap_return_0 => grp_solveComplmentaryPatch_fu_566_ap_return_0,
        ap_return_1 => grp_solveComplmentaryPatch_fu_566_ap_return_1,
        ap_return_2 => grp_solveComplmentaryPatch_fu_566_ap_return_2,
        ap_return_3 => grp_solveComplmentaryPatch_fu_566_ap_return_3,
        ap_return_4 => grp_solveComplmentaryPatch_fu_566_ap_return_4,
        ap_return_5 => grp_solveComplmentaryPatch_fu_566_ap_return_5,
        ap_return_6 => grp_solveComplmentaryPatch_fu_566_ap_return_6,
        ap_return_7 => grp_solveComplmentaryPatch_fu_566_ap_return_7,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din1 => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din1,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din2 => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din2,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din3 => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din3,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din4 => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din4,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din5 => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din5,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_dout0 => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_dout0,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ce => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ce,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_start => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_start,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ready => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ready,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_done => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_done,
        grp_straightLineProjectorFromLayerIJtoK_fu_643_p_idle => grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_idle,
        grp_fu_1824_p_din0 => grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_din0,
        grp_fu_1824_p_dout0 => grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_dout0,
        grp_fu_1824_p_ce => grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_ce,
        grp_fu_1827_p_din0 => grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_din0,
        grp_fu_1827_p_dout0 => grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_dout0,
        grp_fu_1827_p_ce => grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_ce,
        grp_fu_660_p_din0 => grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_din0,
        grp_fu_660_p_din1 => grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_din1,
        grp_fu_660_p_opcode => grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_opcode,
        grp_fu_660_p_dout0 => grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_dout0,
        grp_fu_660_p_ce => grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_ce,
        grp_fu_1830_p_din0 => grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_din0,
        grp_fu_1830_p_dout0 => grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_dout0,
        grp_fu_1830_p_ce => grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_ce);

    grp_makePatch_alignedToLine_fu_601 : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_makePatch_alignedToLine_fu_601_ap_start,
        ap_done => grp_makePatch_alignedToLine_fu_601_ap_done,
        ap_idle => grp_makePatch_alignedToLine_fu_601_ap_idle,
        ap_ready => grp_makePatch_alignedToLine_fu_601_ap_ready,
        n_patches_i => n_patches_i,
        n_patches_o => grp_makePatch_alignedToLine_fu_601_n_patches_o,
        n_patches_o_ap_vld => grp_makePatch_alignedToLine_fu_601_n_patches_o_ap_vld,
        GDn_points_address0 => grp_makePatch_alignedToLine_fu_601_GDn_points_address0,
        GDn_points_ce0 => grp_makePatch_alignedToLine_fu_601_GDn_points_ce0,
        GDn_points_q0 => GDn_points_q0,
        patches_superpoints_address0 => grp_makePatch_alignedToLine_fu_601_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_makePatch_alignedToLine_fu_601_patches_superpoints_ce0,
        patches_superpoints_we0 => grp_makePatch_alignedToLine_fu_601_patches_superpoints_we0,
        patches_superpoints_d0 => grp_makePatch_alignedToLine_fu_601_patches_superpoints_d0,
        patches_superpoints_q0 => patches_superpoints_q0,
        apexZ0 => grp_makePatch_alignedToLine_fu_601_apexZ0,
        z_top => grp_makePatch_alignedToLine_fu_601_z_top,
        p_read => grp_makePatch_alignedToLine_fu_601_p_read,
        leftRight => grp_makePatch_alignedToLine_fu_601_leftRight,
        GDarrayDecoded_address0 => grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_address0,
        GDarrayDecoded_ce0 => grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_ce0,
        GDarrayDecoded_q0 => GDarrayDecoded_q0,
        GDarrayDecoded_address1 => grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_address1,
        GDarrayDecoded_ce1 => grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_ce1,
        GDarrayDecoded_q1 => GDarrayDecoded_q1,
        patches_parameters_address0 => grp_makePatch_alignedToLine_fu_601_patches_parameters_address0,
        patches_parameters_ce0 => grp_makePatch_alignedToLine_fu_601_patches_parameters_ce0,
        patches_parameters_we0 => grp_makePatch_alignedToLine_fu_601_patches_parameters_we0,
        patches_parameters_d0 => grp_makePatch_alignedToLine_fu_601_patches_parameters_d0,
        patches_parameters_q0 => patches_parameters_q0,
        temp_V_address0 => grp_makePatch_alignedToLine_fu_601_temp_V_address0,
        temp_V_ce0 => grp_makePatch_alignedToLine_fu_601_temp_V_ce0,
        temp_V_we0 => grp_makePatch_alignedToLine_fu_601_temp_V_we0,
        temp_V_d0 => grp_makePatch_alignedToLine_fu_601_temp_V_d0,
        temp_V_q0 => temp_V_q0,
        temp_V_address1 => grp_makePatch_alignedToLine_fu_601_temp_V_address1,
        temp_V_ce1 => grp_makePatch_alignedToLine_fu_601_temp_V_ce1,
        temp_V_we1 => grp_makePatch_alignedToLine_fu_601_temp_V_we1,
        temp_V_d1 => grp_makePatch_alignedToLine_fu_601_temp_V_d1,
        ap_return => grp_makePatch_alignedToLine_fu_601_ap_return);

    grp_areWedgeSuperPointsEqual_fu_631 : component makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_areWedgeSuperPointsEqual_fu_631_ap_start,
        ap_done => grp_areWedgeSuperPointsEqual_fu_631_ap_done,
        ap_idle => grp_areWedgeSuperPointsEqual_fu_631_ap_idle,
        ap_ready => grp_areWedgeSuperPointsEqual_fu_631_ap_ready,
        wsp1_2_address0 => grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_address0,
        wsp1_2_ce0 => grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_ce0,
        wsp1_2_q0 => patches_superpoints_q0,
        wsp1_2_address1 => grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_address1,
        wsp1_2_ce1 => grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_ce1,
        wsp1_2_q1 => patches_superpoints_q1,
        wsp1 => reg_675,
        wsp11 => i_reg_354,
        wsp2 => thirdLastPatchIndex_reg_1598,
        wsp23 => i_reg_354,
        ap_return => grp_areWedgeSuperPointsEqual_fu_631_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_643 : component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_ready,
        ap_ce => grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_ce,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_643_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_643_z_j,
        i => grp_straightLineProjectorFromLayerIJtoK_fu_643_i,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_643_j,
        k => grp_straightLineProjectorFromLayerIJtoK_fu_643_k,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1833 : component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_ready,
        ap_ce => grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_ce,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_1833_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_1833_z_j,
        i => grp_straightLineProjectorFromLayerIJtoK_fu_1833_i,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_1833_j,
        k => grp_straightLineProjectorFromLayerIJtoK_fu_1833_k,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1842 : component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_ready,
        ap_ce => grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_ce,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_1842_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_1842_z_j,
        i => grp_straightLineProjectorFromLayerIJtoK_fu_1842_i,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_1842_j,
        k => grp_straightLineProjectorFromLayerIJtoK_fu_1842_k,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_return);

    dcmp_64ns_64ns_1_2_no_dsp_1_U189 : component makePatches_ShadowQuilt_fromEdges_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_660_p0,
        din1 => grp_fu_660_p1,
        ce => grp_fu_660_ce,
        opcode => grp_fu_660_opcode,
        dout => grp_fu_660_p2);

    sitodp_64ns_64_2_no_dsp_1_U190 : component makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_x_assign_reg_412,
        ce => ap_const_logic_1,
        dout => grp_fu_665_p1);

    urem_11ns_4ns_11_15_seq_1_U191 : component makePatches_ShadowQuilt_fromEdges_urem_11ns_4ns_11_15_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_919_ap_start,
        done => grp_fu_919_ap_done,
        din0 => grp_fu_919_p0,
        din1 => grp_fu_919_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_919_p2);

    urem_11ns_4ns_11_15_seq_1_U192 : component makePatches_ShadowQuilt_fromEdges_urem_11ns_4ns_11_15_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_1016_ap_start,
        done => grp_fu_1016_ap_done,
        din0 => grp_fu_1016_p0,
        din1 => grp_fu_1016_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1016_p2);

    mul_mul_18ns_20ns_37_4_1_U193 : component makePatches_ShadowQuilt_fromEdges_mul_mul_18ns_20ns_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 20,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1485_p0,
        din1 => grp_fu_1485_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1485_p2);

    mul_mul_18ns_20ns_37_4_1_U194 : component makePatches_ShadowQuilt_fromEdges_mul_mul_18ns_20ns_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 20,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1492_p0,
        din1 => grp_fu_1492_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1492_p2);

    sitofp_32ns_32_2_no_dsp_1_U195 : component makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1824_p0,
        ce => grp_fu_1824_ce,
        dout => grp_fu_1824_p1);

    sitofp_32ns_32_2_no_dsp_1_U196 : component makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1827_p0,
        ce => grp_fu_1827_ce,
        dout => grp_fu_1827_p1);

    sitodp_64s_64_2_no_dsp_1_U197 : component makePatches_ShadowQuilt_fromEdges_sitodp_64s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1830_p0,
        ce => grp_fu_1830_ce,
        dout => grp_fu_1830_p1);

    sitodp_32ns_64_2_no_dsp_1_U198 : component makePatches_ShadowQuilt_fromEdges_sitodp_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1851_p0,
        ce => grp_fu_1851_ce,
        dout => grp_fu_1851_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_areWedgeSuperPointsEqual_fu_631_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_areWedgeSuperPointsEqual_fu_631_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state7) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_areWedgeSuperPointsEqual_fu_631_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_areWedgeSuperPointsEqual_fu_631_ap_ready = ap_const_logic_1)) then 
                    grp_areWedgeSuperPointsEqual_fu_631_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_makePatch_alignedToLine_fu_601_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_makePatch_alignedToLine_fu_601_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state70) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_makePatch_alignedToLine_fu_601_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_makePatch_alignedToLine_fu_601_ap_ready = ap_const_logic_1)) then 
                    grp_makePatch_alignedToLine_fu_601_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_makeThirdPatch_fu_537_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_makeThirdPatch_fu_537_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_phi_mux_madeComplementaryPatch_phi_fu_528_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state92))) then 
                    grp_makeThirdPatch_fu_537_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_makeThirdPatch_fu_537_ap_ready = ap_const_logic_1)) then 
                    grp_makeThirdPatch_fu_537_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_solveComplmentaryPatch_fu_566_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_solveComplmentaryPatch_fu_566_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
                    grp_solveComplmentaryPatch_fu_566_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_solveComplmentaryPatch_fu_566_ap_ready = ap_const_logic_1)) then 
                    grp_solveComplmentaryPatch_fu_566_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_NS_fsm_state81) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_logic_1 = ap_NS_fsm_state28) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_tmp119_0_reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln634_fu_992_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
                agg_tmp119_0_reg_392 <= reg_687;
            elsif (((or_ln634_reg_1668 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
                agg_tmp119_0_reg_392 <= select_ln643_fu_1084_p3;
            end if; 
        end if;
    end process;

    complementary_apexZ0_0_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state78) and (((((ap_const_lv1_1 = and_ln631_1_reg_1631) and (or_ln700_reg_1762 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_0 = and_ln702_fu_1338_p2))) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_0 = and_ln699_1_reg_1753))) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_1 = and_ln699_reg_1734))))) then 
                complementary_apexZ0_0_reg_502 <= trunc_ln69_reg_1661;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln631_1_fu_882_p2))) then 
                complementary_apexZ0_0_reg_502 <= p_read7;
            end if; 
        end if;
    end process;

    counterUpshift_0_reg_445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
                counterUpshift_0_reg_445 <= grp_solveComplmentaryPatch_fu_566_ap_return_4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                counterUpshift_0_reg_445 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    counter_0_reg_433_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
                counter_0_reg_433 <= grp_solveComplmentaryPatch_fu_566_ap_return_3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                counter_0_reg_433 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_z_top_index_0_reg_457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
                current_z_top_index_0_reg_457 <= grp_solveComplmentaryPatch_fu_566_ap_return_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                current_z_top_index_0_reg_457 <= ap_const_lv32_FFFFFFFF;
            end if; 
        end if;
    end process;

    i_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp4_reg_1612 = ap_const_lv1_1) and (icmp_ln607_reg_1603 = ap_const_lv1_1) and (icmp_ln602_reg_1594 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                i_reg_354 <= add_ln607_reg_1607;
            elsif (((icmp_ln602_fu_810_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_reg_354 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    lastPatchIndex_0_reg_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
                lastPatchIndex_0_reg_402 <= empty_71_fu_1403_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                lastPatchIndex_0_reg_402 <= lastPatchIndex_1_reg_1704;
            end if; 
        end if;
    end process;

    madeComplementaryPatch_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state78) and (((((ap_const_lv1_1 = and_ln631_1_reg_1631) and (or_ln700_reg_1762 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_0 = and_ln702_fu_1338_p2))) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_0 = and_ln699_1_reg_1753))) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_1 = and_ln699_reg_1734))))) then 
                madeComplementaryPatch_reg_523 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln631_1_fu_882_p2))) then 
                madeComplementaryPatch_reg_523 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    p_x_assign_reg_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
                p_x_assign_reg_412 <= grp_solveComplmentaryPatch_fu_566_ap_return_6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                p_x_assign_reg_412 <= sext_ln534_fu_1198_p1;
            end if; 
        end if;
    end process;

    phi_ln699_reg_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
                phi_ln699_reg_422 <= xor_ln670_fu_1439_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                phi_ln699_reg_422 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    ppl_assign_0_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state78) and (((((ap_const_lv1_1 = and_ln631_1_reg_1631) and (or_ln700_reg_1762 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_0 = and_ln702_fu_1338_p2))) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_0 = and_ln699_1_reg_1753))) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_1 = and_ln699_reg_1734))))) then 
                ppl_assign_0_reg_492 <= ppl_assign_s_reg_1698;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln631_1_fu_882_p2))) then 
                ppl_assign_0_reg_492 <= ppl_assign3_reg_1517;
            end if; 
        end if;
    end process;

    previous_z_top_min_V_0_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
                previous_z_top_min_V_0_reg_469 <= grp_solveComplmentaryPatch_fu_566_ap_return_5;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                previous_z_top_min_V_0_reg_469 <= ap_const_lv32_C4747840;
            end if; 
        end if;
    end process;

    repeat_original_ph_reg_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp4_reg_1612 = ap_const_lv1_0) and (icmp_ln607_reg_1603 = ap_const_lv1_1) and (icmp_ln602_reg_1594 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                repeat_original_ph_reg_366 <= ap_const_lv1_0;
            elsif (((icmp_ln607_fu_820_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                repeat_original_ph_reg_366 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    repeat_original_reg_379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) and (((icmp_ln607_reg_1603 = ap_const_lv1_0) and (icmp_ln602_reg_1594 = ap_const_lv1_1)) or ((tmp4_reg_1612 = ap_const_lv1_0) and (icmp_ln602_reg_1594 = ap_const_lv1_1))))) then 
                repeat_original_reg_379 <= ap_phi_mux_repeat_original_ph_phi_fu_370_p4;
            elsif (((icmp_ln602_fu_810_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                repeat_original_reg_379 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    z_top_min_0_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
                z_top_min_0_reg_481 <= grp_solveComplmentaryPatch_fu_566_ap_return_7;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                z_top_min_0_reg_481 <= agg_tmp119_0_reg_392;
            end if; 
        end if;
    end process;

    z_top_min_1_reg_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state78) and (((((ap_const_lv1_1 = and_ln631_1_reg_1631) and (or_ln700_reg_1762 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_0 = and_ln702_fu_1338_p2))) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_0 = and_ln699_1_reg_1753))) or ((ap_const_lv1_1 = and_ln631_1_reg_1631) and (ap_const_lv1_1 = and_ln699_reg_1734))))) then 
                z_top_min_1_reg_512 <= z_top_min_0_reg_481;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln631_1_fu_882_p2))) then 
                z_top_min_1_reg_512 <= p_read4;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln537_reg_1559 <= add_ln537_fu_746_p2;
                icmp_ln602_reg_1594 <= icmp_ln602_fu_810_p2;
                    patches_parameters_addr_2_reg_1569(11 downto 3) <= zext_ln582_1_fu_765_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_3_reg_1574(11 downto 3) <= zext_ln886_fu_775_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_4_reg_1579(11 downto 3) <= zext_ln534_fu_785_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_5_reg_1584(11 downto 3) <= zext_ln534_1_fu_795_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_6_reg_1589(11 downto 3) <= zext_ln534_2_fu_805_p1(12 - 1 downto 0)(11 downto 3);
                    tmp_reg_1564(14 downto 7) <= tmp_fu_752_p3(14 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln607_reg_1607 <= add_ln607_fu_826_p2;
                icmp_ln607_reg_1603 <= icmp_ln607_fu_820_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln631_1_fu_882_p2) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    add_ln633_reg_1635(17 downto 7) <= add_ln633_fu_903_p2(17 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                and_ln631_1_reg_1631 <= and_ln631_1_fu_882_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then
                and_ln699_1_reg_1753 <= and_ln699_1_fu_1271_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                and_ln699_reg_1734 <= and_ln699_fu_1214_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                icmp_ln622_reg_1626 <= icmp_ln622_fu_843_p2;
                squarePatch_alternate2_reg_1621 <= squarePatch_alternate2_fu_837_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                icmp_ln634_reg_1646 <= icmp_ln634_fu_925_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then
                icmp_ln699_1_reg_1743 <= icmp_ln699_1_fu_1255_p2;
                icmp_ln699_2_reg_1748 <= icmp_ln699_2_fu_1261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                icmp_ln886_reg_1616 <= icmp_ln886_fu_832_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                lastPatchIndex_1_reg_1704 <= lastPatchIndex_1_fu_1096_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                lnot_i_reg_1724 <= lnot_i_fu_1202_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                nPatchesAtOriginal_reg_1523 <= n_patches_i;
                    sub_ln582_reg_1530(11 downto 3) <= sub_ln582_fu_718_p2(11 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                or_ln634_reg_1668 <= or_ln634_fu_992_p2;
                trunc_ln69_reg_1661 <= trunc_ln69_fu_988_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then
                or_ln700_reg_1762 <= or_ln700_fu_1326_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                ppl_assign3_reg_1517 <= grp_makePatch_alignedToLine_fu_601_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                ppl_assign_s_reg_1698 <= grp_makePatch_alignedToLine_fu_601_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state92)) then
                ref_tmp1_reg_1819 <= grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state78) and ((ap_const_lv1_0 = and_ln631_1_reg_1631) or ((ap_const_lv1_1 = and_ln699_reg_1734) or ((ap_const_lv1_0 = and_ln699_1_reg_1753) or ((or_ln700_reg_1762 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln702_fu_1338_p2)))))))) then
                reg_675 <= grp_fu_669_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state4))) then
                reg_681 <= patches_parameters_q1;
                reg_687 <= patches_parameters_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln602_fu_810_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                thirdLastPatchIndex_reg_1598 <= thirdLastPatchIndex_fu_815_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                tmp4_reg_1612 <= grp_areWedgeSuperPointsEqual_fu_631_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                tmp_27_reg_1682 <= grp_fu_1492_p2(36 downto 28);
            end if;
        end if;
    end process;
    sub_ln582_reg_1530(2 downto 0) <= "000";
    tmp_reg_1564(6 downto 0) <= "0000000";
    patches_parameters_addr_2_reg_1569(2 downto 0) <= "100";
    patches_parameters_addr_3_reg_1574(2 downto 0) <= "001";
    patches_parameters_addr_4_reg_1579(2 downto 0) <= "100";
    patches_parameters_addr_5_reg_1584(2 downto 0) <= "000";
    patches_parameters_addr_6_reg_1589(2 downto 0) <= "010";
    add_ln633_reg_1635(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state78, and_ln702_fu_1338_p2, or_ln700_reg_1762, and_ln699_1_reg_1753, and_ln699_reg_1734, and_ln631_1_reg_1631, ap_CS_fsm_state4, ap_CS_fsm_state2, icmp_ln602_fu_810_p2, icmp_ln602_reg_1594, icmp_ln607_fu_820_p2, icmp_ln607_reg_1603, ap_CS_fsm_state5, tmp4_reg_1612, and_ln631_1_fu_882_p2, ap_CS_fsm_state39, ap_CS_fsm_state54, or_ln634_fu_992_p2, ap_CS_fsm_state71, and_ln699_fu_1214_p2, ap_CS_fsm_state74, and_ln699_1_fu_1271_p2, ap_CS_fsm_state76, ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_ap_done, grp_makePatch_alignedToLine_fu_601_ap_done, ap_CS_fsm_state27, ap_CS_fsm_state93, ap_block_state93_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_makePatch_alignedToLine_fu_601_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln602_fu_810_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln607_fu_820_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state27) and ((icmp_ln602_reg_1594 = ap_const_lv1_0) or ((tmp4_reg_1612 = ap_const_lv1_0) or (icmp_ln607_reg_1603 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln631_1_fu_882_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                if (((or_ln634_fu_992_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                if (((grp_makePatch_alignedToLine_fu_601_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                if (((ap_const_lv1_1 = and_ln699_fu_1214_p2) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state76) and (ap_const_lv1_0 = and_ln699_1_fu_1271_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state78) and ((ap_const_lv1_0 = and_ln631_1_reg_1631) or ((ap_const_lv1_1 = and_ln699_reg_1734) or ((ap_const_lv1_0 = and_ln699_1_reg_1753) or ((or_ln700_reg_1762 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln702_fu_1338_p2))))))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                if (((grp_solveComplmentaryPatch_fu_566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state93) and (ap_const_boolean_0 = ap_block_state93_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state93;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    GDarrayDecoded_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_GDarrayDecoded_address0, grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_address0, grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_address0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDarrayDecoded_address0 <= grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            GDarrayDecoded_address0 <= grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_address0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            GDarrayDecoded_address0 <= grp_makeThirdPatch_fu_537_GDarrayDecoded_address0;
        else 
            GDarrayDecoded_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    GDarrayDecoded_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_GDarrayDecoded_address1, grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_address1, grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_address1, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDarrayDecoded_address1 <= grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            GDarrayDecoded_address1 <= grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_address1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            GDarrayDecoded_address1 <= grp_makeThirdPatch_fu_537_GDarrayDecoded_address1;
        else 
            GDarrayDecoded_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    GDarrayDecoded_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_GDarrayDecoded_ce0, grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_ce0, grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_ce0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDarrayDecoded_ce0 <= grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            GDarrayDecoded_ce0 <= grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_ce0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            GDarrayDecoded_ce0 <= grp_makeThirdPatch_fu_537_GDarrayDecoded_ce0;
        else 
            GDarrayDecoded_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    GDarrayDecoded_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_GDarrayDecoded_ce1, grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_ce1, grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_ce1, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDarrayDecoded_ce1 <= grp_makePatch_alignedToLine_fu_601_GDarrayDecoded_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            GDarrayDecoded_ce1 <= grp_solveComplmentaryPatch_fu_566_GDarrayDecoded_ce1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            GDarrayDecoded_ce1 <= grp_makeThirdPatch_fu_537_GDarrayDecoded_ce1;
        else 
            GDarrayDecoded_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    GDn_points_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state77, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_GDn_points_address0, grp_solveComplmentaryPatch_fu_566_GDn_points_address0, grp_makePatch_alignedToLine_fu_601_GDn_points_address0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            GDn_points_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDn_points_address0 <= grp_makePatch_alignedToLine_fu_601_GDn_points_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            GDn_points_address0 <= grp_solveComplmentaryPatch_fu_566_GDn_points_address0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            GDn_points_address0 <= grp_makeThirdPatch_fu_537_GDn_points_address0;
        else 
            GDn_points_address0 <= "XXX";
        end if; 
    end process;


    GDn_points_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state77, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_GDn_points_ce0, grp_solveComplmentaryPatch_fu_566_GDn_points_ce0, grp_makePatch_alignedToLine_fu_601_GDn_points_ce0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            GDn_points_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDn_points_ce0 <= grp_makePatch_alignedToLine_fu_601_GDn_points_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            GDn_points_ce0 <= grp_solveComplmentaryPatch_fu_566_GDn_points_ce0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            GDn_points_ce0 <= grp_makeThirdPatch_fu_537_GDn_points_ce0;
        else 
            GDn_points_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln534_1_fu_790_p2 <= std_logic_vector(unsigned(sub_ln582_reg_1530) + unsigned(ap_const_lv12_48));
    add_ln534_2_fu_800_p2 <= std_logic_vector(unsigned(sub_ln582_reg_1530) + unsigned(ap_const_lv12_5A));
    add_ln534_fu_780_p2 <= std_logic_vector(unsigned(sub_ln582_reg_1530) + unsigned(ap_const_lv12_54));
    add_ln537_fu_746_p2 <= std_logic_vector(unsigned(p_read1) + unsigned(ap_const_lv32_1));
    add_ln582_1_fu_724_p2 <= std_logic_vector(unsigned(sub_ln582_fu_718_p2) + unsigned(ap_const_lv12_3D));
    add_ln582_fu_760_p2 <= std_logic_vector(unsigned(sub_ln582_reg_1530) + unsigned(ap_const_lv12_3C));
    add_ln583_fu_735_p2 <= std_logic_vector(unsigned(sub_ln582_fu_718_p2) + unsigned(ap_const_lv12_43));
    add_ln607_fu_826_p2 <= std_logic_vector(unsigned(i_reg_354) + unsigned(ap_const_lv3_1));
    add_ln633_1_fu_959_p2 <= std_logic_vector(unsigned(zext_ln633_4_fu_955_p1) + unsigned(zext_ln633_3_fu_943_p1));
    add_ln633_2_fu_969_p2 <= std_logic_vector(unsigned(add_ln633_1_fu_959_p2) + unsigned(zext_ln633_5_fu_965_p1));
    add_ln633_fu_903_p2 <= std_logic_vector(unsigned(zext_ln633_fu_896_p1) + unsigned(zext_ln633_1_fu_900_p1));
    add_ln643_1_fu_1045_p2 <= std_logic_vector(unsigned(zext_ln643_2_fu_1041_p1) + unsigned(zext_ln643_1_fu_1031_p1));
    add_ln643_2_fu_1055_p2 <= std_logic_vector(unsigned(add_ln643_1_fu_1045_p2) + unsigned(zext_ln643_3_fu_1051_p1));
    add_ln643_fu_997_p2 <= std_logic_vector(unsigned(add_ln633_reg_1635) + unsigned(ap_const_lv18_200));
    add_ln660_fu_1128_p2 <= std_logic_vector(unsigned(sub_ln660_fu_1122_p2) + unsigned(ap_const_lv12_30));
    add_ln661_fu_1145_p2 <= std_logic_vector(unsigned(sub_ln660_fu_1122_p2) + unsigned(ap_const_lv12_37));
    add_ln679_1_fu_1384_p2 <= std_logic_vector(unsigned(sub_ln679_fu_1367_p2) + unsigned(ap_const_lv12_3D));
    add_ln679_fu_1373_p2 <= std_logic_vector(unsigned(sub_ln679_fu_1367_p2) + unsigned(ap_const_lv12_3C));
    add_ln886_1_fu_1303_p2 <= std_logic_vector(unsigned(sub_ln886_fu_1297_p2) + unsigned(ap_const_lv12_3D));
    add_ln886_fu_770_p2 <= std_logic_vector(unsigned(sub_ln582_reg_1530) + unsigned(ap_const_lv12_31));
    and_ln631_1_fu_882_p2 <= (icmp_ln886_1_fu_864_p2 and and_ln631_fu_876_p2);
    and_ln631_fu_876_p2 <= (xor_ln631_fu_858_p2 and icmp_ln631_fu_870_p2);
    and_ln699_1_fu_1271_p2 <= (or_ln699_fu_1267_p2 and grp_fu_660_p2);
    and_ln699_fu_1214_p2 <= (phi_ln699_reg_422 and icmp_ln699_fu_1208_p2);
    and_ln702_fu_1338_p2 <= (lnot_i_reg_1724 and icmp_ln702_fu_1332_p2);
    and_ln886_fu_849_p2 <= (squarePatch_alternate2_reg_1621 and icmp_ln886_reg_1616);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state92 <= ap_CS_fsm(91);
    ap_CS_fsm_state93 <= ap_CS_fsm(92);
    ap_NS_fsm_state28 <= ap_NS_fsm(27);
    ap_NS_fsm_state7 <= ap_NS_fsm(6);
    ap_NS_fsm_state81 <= ap_NS_fsm(80);

    ap_block_state93_on_subcall_done_assign_proc : process(grp_makeThirdPatch_fu_537_ap_done, madeComplementaryPatch_reg_523)
    begin
                ap_block_state93_on_subcall_done <= ((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (grp_makeThirdPatch_fu_537_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state93, ap_block_state93_on_subcall_done)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state93) and (ap_const_boolean_0 = ap_block_state93_on_subcall_done)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_madeComplementaryPatch_phi_fu_528_p4 <= madeComplementaryPatch_reg_523;

    ap_phi_mux_repeat_original_ph_phi_fu_370_p4_assign_proc : process(icmp_ln602_reg_1594, icmp_ln607_reg_1603, tmp4_reg_1612, ap_CS_fsm_state27, repeat_original_ph_reg_366)
    begin
        if (((tmp4_reg_1612 = ap_const_lv1_0) and (icmp_ln607_reg_1603 = ap_const_lv1_1) and (icmp_ln602_reg_1594 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            ap_phi_mux_repeat_original_ph_phi_fu_370_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_repeat_original_ph_phi_fu_370_p4 <= repeat_original_ph_reg_366;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state93, ap_block_state93_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state93) and (ap_const_boolean_0 = ap_block_state93_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= reg_687;
    ap_return_1 <= add_ln537_reg_1559;
    ap_return_2 <= reg_681;
    ap_return_3 <= ref_tmp1_reg_1819;
    ap_return_4 <= complementary_apexZ0_0_reg_502;
    ap_return_5 <= reg_681;
    ap_return_6 <= z_top_min_1_reg_512;
    bitcast_ln521_fu_1240_p1 <= p_Result_s_fu_1232_p3;
    data_V_fu_1220_p1 <= grp_fu_665_p1;
    empty_71_fu_1403_p1 <= grp_solveComplmentaryPatch_fu_566_ap_return_1(5 - 1 downto 0);
    grp_areWedgeSuperPointsEqual_fu_631_ap_start <= grp_areWedgeSuperPointsEqual_fu_631_ap_start_reg;

    grp_fu_1016_ap_start_assign_proc : process(ap_CS_fsm_state54, or_ln634_fu_992_p2)
    begin
        if (((or_ln634_fu_992_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            grp_fu_1016_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1016_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1016_p0 <= add_ln643_fu_997_p2(17 downto 7);
    grp_fu_1016_p1 <= ap_const_lv11_5(4 - 1 downto 0);
    grp_fu_1485_p0 <= grp_fu_1485_p00(18 - 1 downto 0);
    grp_fu_1485_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln633_reg_1635),37));
    grp_fu_1485_p1 <= ap_const_lv37_66667(20 - 1 downto 0);
    grp_fu_1492_p0 <= grp_fu_1492_p00(18 - 1 downto 0);
    grp_fu_1492_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln643_fu_997_p2),37));
    grp_fu_1492_p1 <= ap_const_lv37_66667(20 - 1 downto 0);

    grp_fu_1824_ce_assign_proc : process(ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_ce, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_fu_1824_ce <= grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_ce;
        else 
            grp_fu_1824_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1824_p0 <= grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_din0;

    grp_fu_1827_ce_assign_proc : process(ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_ce, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_fu_1827_ce <= grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_ce;
        else 
            grp_fu_1827_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1827_p0 <= grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_din0;

    grp_fu_1830_ce_assign_proc : process(ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_ce, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_fu_1830_ce <= grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_ce;
        else 
            grp_fu_1830_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1830_p0 <= grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_din0;

    grp_fu_1851_ce_assign_proc : process(ap_CS_fsm_state92, grp_makeThirdPatch_fu_537_grp_fu_1851_p_ce, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92))) then 
            grp_fu_1851_ce <= grp_makeThirdPatch_fu_537_grp_fu_1851_p_ce;
        else 
            grp_fu_1851_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1851_p0 <= grp_makeThirdPatch_fu_537_grp_fu_1851_p_din0;

    grp_fu_660_ce_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state92, grp_makeThirdPatch_fu_537_grp_fu_660_p_ce, grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_ce, ap_CS_fsm_state93, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_fu_660_ce <= grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92))) then 
            grp_fu_660_ce <= grp_makeThirdPatch_fu_537_grp_fu_660_p_ce;
        else 
            grp_fu_660_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_660_opcode_assign_proc : process(ap_CS_fsm_state75, ap_CS_fsm_state80, ap_CS_fsm_state92, grp_makeThirdPatch_fu_537_grp_fu_660_p_opcode, grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_opcode, ap_CS_fsm_state93, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_fu_660_opcode <= grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92))) then 
            grp_fu_660_opcode <= grp_makeThirdPatch_fu_537_grp_fu_660_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            grp_fu_660_opcode <= ap_const_lv5_2;
        else 
            grp_fu_660_opcode <= ap_const_lv5_2;
        end if; 
    end process;


    grp_fu_660_p0_assign_proc : process(bitcast_ln521_fu_1240_p1, ap_CS_fsm_state75, ap_CS_fsm_state80, ap_CS_fsm_state92, grp_makeThirdPatch_fu_537_grp_fu_660_p_din0, grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_din0, ap_CS_fsm_state93, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_fu_660_p0 <= grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92))) then 
            grp_fu_660_p0 <= grp_makeThirdPatch_fu_537_grp_fu_660_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            grp_fu_660_p0 <= bitcast_ln521_fu_1240_p1;
        else 
            grp_fu_660_p0 <= bitcast_ln521_fu_1240_p1;
        end if; 
    end process;


    grp_fu_660_p1_assign_proc : process(ap_CS_fsm_state75, ap_CS_fsm_state80, ap_CS_fsm_state92, grp_makeThirdPatch_fu_537_grp_fu_660_p_din1, grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_din1, ap_CS_fsm_state93, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_fu_660_p1 <= grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92))) then 
            grp_fu_660_p1 <= grp_makeThirdPatch_fu_537_grp_fu_660_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            grp_fu_660_p1 <= ap_const_lv64_4014000000000000;
        else 
            grp_fu_660_p1 <= ap_const_lv64_4014000000000000;
        end if; 
    end process;

    grp_fu_669_p2 <= std_logic_vector(unsigned(n_patches_i) + unsigned(ap_const_lv8_FF));

    grp_fu_919_ap_start_assign_proc : process(and_ln631_1_fu_882_p2, ap_CS_fsm_state39)
    begin
        if (((ap_const_lv1_1 = and_ln631_1_fu_882_p2) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            grp_fu_919_ap_start <= ap_const_logic_1;
        else 
            grp_fu_919_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_919_p0 <= add_ln633_fu_903_p2(17 downto 7);
    grp_fu_919_p1 <= ap_const_lv11_5(4 - 1 downto 0);
    grp_makePatch_alignedToLine_fu_601_ap_start <= grp_makePatch_alignedToLine_fu_601_ap_start_reg;

    grp_makePatch_alignedToLine_fu_601_apexZ0_assign_proc : process(apexZ0, ap_CS_fsm_state2, trunc_ln69_reg_1661, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_makePatch_alignedToLine_fu_601_apexZ0 <= trunc_ln69_reg_1661;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_makePatch_alignedToLine_fu_601_apexZ0 <= apexZ0;
        else 
            grp_makePatch_alignedToLine_fu_601_apexZ0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_makePatch_alignedToLine_fu_601_leftRight_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_makePatch_alignedToLine_fu_601_leftRight <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_makePatch_alignedToLine_fu_601_leftRight <= ap_const_lv1_0;
        else 
            grp_makePatch_alignedToLine_fu_601_leftRight <= "X";
        end if; 
    end process;


    grp_makePatch_alignedToLine_fu_601_p_read_assign_proc : process(ppl, ppl_assign3_reg_1517, ap_CS_fsm_state2, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_makePatch_alignedToLine_fu_601_p_read <= ppl_assign3_reg_1517;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_makePatch_alignedToLine_fu_601_p_read <= ppl;
        else 
            grp_makePatch_alignedToLine_fu_601_p_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_makePatch_alignedToLine_fu_601_z_top_assign_proc : process(z_top_max_read, ap_CS_fsm_state2, ap_CS_fsm_state71, agg_tmp119_0_reg_392)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_makePatch_alignedToLine_fu_601_z_top <= agg_tmp119_0_reg_392;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_makePatch_alignedToLine_fu_601_z_top <= z_top_max_read;
        else 
            grp_makePatch_alignedToLine_fu_601_z_top <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_makeThirdPatch_fu_537_ap_start <= grp_makeThirdPatch_fu_537_ap_start_reg;
    grp_makeThirdPatch_fu_537_grp_fu_1851_p_dout0 <= grp_fu_1851_p1;
    grp_makeThirdPatch_fu_537_grp_fu_660_p_dout0 <= grp_fu_660_p2;
    grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_done <= grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_done;
    grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_dout0 <= grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_return;
    grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_idle;
    grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_ready;
    grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_done <= grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_done;
    grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_dout0 <= grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_return;
    grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_idle;
    grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_ready;
    grp_solveComplmentaryPatch_fu_566_ap_start <= grp_solveComplmentaryPatch_fu_566_ap_start_reg;
    grp_solveComplmentaryPatch_fu_566_grp_fu_1824_p_dout0 <= grp_fu_1824_p1;
    grp_solveComplmentaryPatch_fu_566_grp_fu_1827_p_dout0 <= grp_fu_1827_p1;
    grp_solveComplmentaryPatch_fu_566_grp_fu_1830_p_dout0 <= grp_fu_1830_p1;
    grp_solveComplmentaryPatch_fu_566_grp_fu_660_p_dout0 <= grp_fu_660_p2;
    grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_done <= grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_done;
    grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_dout0 <= grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_return;
    grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_idle;
    grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_ready;

    grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_ce_assign_proc : process(ap_CS_fsm_state92, grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ce, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_ce <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_ce;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_start_assign_proc : process(ap_CS_fsm_state92, grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_start, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_start <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_start;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1833_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1833_i <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din3;
    grp_straightLineProjectorFromLayerIJtoK_fu_1833_j <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din4;
    grp_straightLineProjectorFromLayerIJtoK_fu_1833_k <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din5;
    grp_straightLineProjectorFromLayerIJtoK_fu_1833_z_i <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1833_z_j <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1833_p_din2;

    grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_ce_assign_proc : process(ap_CS_fsm_state92, grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ce, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_ce <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_ce;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_start_assign_proc : process(ap_CS_fsm_state92, grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_start, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_start <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_start;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1842_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1842_i <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din3;
    grp_straightLineProjectorFromLayerIJtoK_fu_1842_j <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din4;
    grp_straightLineProjectorFromLayerIJtoK_fu_1842_k <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din5;
    grp_straightLineProjectorFromLayerIJtoK_fu_1842_z_i <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1842_z_j <= grp_makeThirdPatch_fu_537_grp_straightLineProjectorFromLayerIJtoK_fu_1842_p_din2;

    grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_ce_assign_proc : process(ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ce, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_ce <= grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_ce;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start_assign_proc : process(ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_start, ap_CS_fsm_state79, grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start <= grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_start;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_start_reg;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_643_i_assign_proc : process(ap_CS_fsm_state81, ap_CS_fsm_state28, ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din3, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_i <= grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_i <= ap_const_lv3_5;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_i <= ap_const_lv3_5;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_643_j_assign_proc : process(ap_CS_fsm_state81, ap_CS_fsm_state28, ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din4, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_j <= grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_j <= ap_const_lv3_1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_j <= ap_const_lv3_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_643_k_assign_proc : process(ap_CS_fsm_state81, ap_CS_fsm_state28, ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din5, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_k <= grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din5;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_k <= ap_const_lv3_0;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_k <= ap_const_lv3_0;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_643_z_i_assign_proc : process(patches_parameters_q1, reg_681, ap_CS_fsm_state81, ap_CS_fsm_state28, ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din1, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_z_i <= grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_z_i <= patches_parameters_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_z_i <= reg_681;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_z_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_643_z_j_assign_proc : process(patches_parameters_q0, patches_parameters_q1, ap_CS_fsm_state81, ap_CS_fsm_state28, ap_CS_fsm_state80, grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din2, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_z_j <= grp_solveComplmentaryPatch_fu_566_grp_straightLineProjectorFromLayerIJtoK_fu_643_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_z_j <= patches_parameters_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_z_j <= patches_parameters_q1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_643_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln602_fu_810_p2 <= "1" when (unsigned(nPatchesAtOriginal_reg_1523) > unsigned(ap_const_lv8_2)) else "0";
    icmp_ln607_fu_820_p2 <= "1" when (unsigned(i_reg_354) < unsigned(ap_const_lv3_5)) else "0";
    icmp_ln622_fu_843_p2 <= "0" when (patches_parameters_q1 = ap_const_lv32_0) else "1";
    icmp_ln631_fu_870_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_643_ap_return) < signed(ap_const_lv32_E4E1C0)) else "0";
    icmp_ln634_fu_925_p2 <= "1" when (patches_parameters_q0 = ap_const_lv32_0) else "0";
    icmp_ln699_1_fu_1255_p2 <= "0" when (tmp_8_fu_1245_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln699_2_fu_1261_p2 <= "1" when (trunc_ln699_fu_1228_p1 = ap_const_lv52_0) else "0";
    icmp_ln699_fu_1208_p2 <= "1" when (signed(p_x_assign_reg_412) < signed(ap_const_lv64_1)) else "0";
    icmp_ln701_fu_1320_p2 <= "1" when (signed(p_x_assign_reg_412) > signed(ap_const_lv64_5)) else "0";
    icmp_ln702_fu_1332_p2 <= "1" when (signed(current_z_top_index_0_reg_457) < signed(GDn_points_q0)) else "0";
    icmp_ln878_2_fu_1184_p2 <= "1" when (signed(ret_fu_1164_p2) < signed(ret_1_fu_1178_p2)) else "0";
    icmp_ln878_fu_1078_p2 <= "1" when (signed(trunc_ln69_1_fu_1074_p1) > signed(ap_const_lv32_FD050F80)) else "0";
    icmp_ln886_1_fu_864_p2 <= "1" when (signed(reg_681) > signed(ap_const_lv32_FD050F1C)) else "0";
    icmp_ln886_2_fu_1314_p2 <= "1" when (signed(patches_parameters_q1) > signed(ap_const_lv32_FD050F1C)) else "0";
    icmp_ln886_fu_832_p2 <= "1" when (signed(patches_parameters_q0) > signed(z_top_max_read)) else "0";
    lastPatchIndex_1_fu_1096_p2 <= std_logic_vector(unsigned(trunc_ln650_fu_1092_p1) + unsigned(ap_const_lv5_1F));
    lnot_i_fu_1202_p2 <= (repeat_original_reg_379 xor ap_const_lv1_1);

    n_patches_o_assign_proc : process(n_patches_i, ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_n_patches_o, grp_makeThirdPatch_fu_537_n_patches_o_ap_vld, grp_solveComplmentaryPatch_fu_566_n_patches_o, grp_solveComplmentaryPatch_fu_566_n_patches_o_ap_vld, grp_makePatch_alignedToLine_fu_601_n_patches_o, grp_makePatch_alignedToLine_fu_601_n_patches_o_ap_vld, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if ((((grp_makePatch_alignedToLine_fu_601_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state71)) or ((grp_makePatch_alignedToLine_fu_601_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            n_patches_o <= grp_makePatch_alignedToLine_fu_601_n_patches_o;
        elsif (((grp_solveComplmentaryPatch_fu_566_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            n_patches_o <= grp_solveComplmentaryPatch_fu_566_n_patches_o;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (grp_makeThirdPatch_fu_537_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            n_patches_o <= grp_makeThirdPatch_fu_537_n_patches_o;
        else 
            n_patches_o <= n_patches_i;
        end if; 
    end process;


    n_patches_o_ap_vld_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_n_patches_o_ap_vld, grp_solveComplmentaryPatch_fu_566_n_patches_o_ap_vld, grp_makePatch_alignedToLine_fu_601_n_patches_o_ap_vld, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            n_patches_o_ap_vld <= grp_makePatch_alignedToLine_fu_601_n_patches_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            n_patches_o_ap_vld <= grp_solveComplmentaryPatch_fu_566_n_patches_o_ap_vld;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            n_patches_o_ap_vld <= grp_makeThirdPatch_fu_537_n_patches_o_ap_vld;
        else 
            n_patches_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    notChoppedPatch_fu_853_p2 <= (icmp_ln622_reg_1626 or and_ln886_fu_849_p2);
    or_ln634_fu_992_p2 <= (repeat_original_reg_379 or icmp_ln634_reg_1646);
    or_ln660_fu_1134_p2 <= (ap_const_lv12_1 or add_ln660_fu_1128_p2);
    or_ln699_fu_1267_p2 <= (icmp_ln699_2_reg_1748 or icmp_ln699_1_reg_1743);
    or_ln700_fu_1326_p2 <= (icmp_ln886_2_fu_1314_p2 or icmp_ln701_fu_1320_p2);
    p_Result_s_fu_1232_p3 <= (ap_const_lv1_0 & trunc_ln368_fu_1224_p1);

    patches_parameters_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state78, ap_CS_fsm_state2, patches_parameters_addr_3_reg_1574, patches_parameters_addr_5_reg_1584, patches_parameters_addr_6_reg_1589, ap_CS_fsm_state28, ap_CS_fsm_state39, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_parameters_address0, grp_solveComplmentaryPatch_fu_566_patches_parameters_address0, grp_makePatch_alignedToLine_fu_601_patches_parameters_address0, ap_CS_fsm_state27, madeComplementaryPatch_reg_523, ap_CS_fsm_state93, zext_ln583_fu_741_p1, zext_ln660_1_fu_1140_p1, zext_ln679_1_fu_1379_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            patches_parameters_address0 <= zext_ln679_1_fu_1379_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            patches_parameters_address0 <= zext_ln660_1_fu_1140_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            patches_parameters_address0 <= patches_parameters_addr_6_reg_1589;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            patches_parameters_address0 <= patches_parameters_addr_5_reg_1584;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            patches_parameters_address0 <= patches_parameters_addr_3_reg_1574;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patches_parameters_address0 <= zext_ln583_fu_741_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_address0 <= grp_makePatch_alignedToLine_fu_601_patches_parameters_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_parameters_address0 <= grp_solveComplmentaryPatch_fu_566_patches_parameters_address0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_parameters_address0 <= grp_makeThirdPatch_fu_537_patches_parameters_address0;
        else 
            patches_parameters_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state78, patches_parameters_addr_2_reg_1569, patches_parameters_addr_4_reg_1579, ap_CS_fsm_state28, ap_CS_fsm_state72, ap_CS_fsm_state76, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_parameters_address1, grp_solveComplmentaryPatch_fu_566_patches_parameters_address1, ap_CS_fsm_state27, madeComplementaryPatch_reg_523, ap_CS_fsm_state93, zext_ln582_2_fu_730_p1, zext_ln661_fu_1151_p1, zext_ln886_2_fu_1309_p1, zext_ln679_2_fu_1390_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            patches_parameters_address1 <= zext_ln679_2_fu_1390_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            patches_parameters_address1 <= zext_ln886_2_fu_1309_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            patches_parameters_address1 <= zext_ln661_fu_1151_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            patches_parameters_address1 <= patches_parameters_addr_4_reg_1579;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            patches_parameters_address1 <= patches_parameters_addr_2_reg_1569;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patches_parameters_address1 <= zext_ln582_2_fu_730_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_parameters_address1 <= grp_solveComplmentaryPatch_fu_566_patches_parameters_address1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_parameters_address1 <= grp_makeThirdPatch_fu_537_patches_parameters_address1;
        else 
            patches_parameters_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state78, ap_CS_fsm_state2, ap_CS_fsm_state28, ap_CS_fsm_state39, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_parameters_ce0, grp_solveComplmentaryPatch_fu_566_patches_parameters_ce0, grp_makePatch_alignedToLine_fu_601_patches_parameters_ce0, ap_CS_fsm_state27, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            patches_parameters_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_ce0 <= grp_makePatch_alignedToLine_fu_601_patches_parameters_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_parameters_ce0 <= grp_solveComplmentaryPatch_fu_566_patches_parameters_ce0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_parameters_ce0 <= grp_makeThirdPatch_fu_537_patches_parameters_ce0;
        else 
            patches_parameters_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state78, ap_CS_fsm_state28, ap_CS_fsm_state72, ap_CS_fsm_state76, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_parameters_ce1, grp_solveComplmentaryPatch_fu_566_patches_parameters_ce1, ap_CS_fsm_state27, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            patches_parameters_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_parameters_ce1 <= grp_solveComplmentaryPatch_fu_566_patches_parameters_ce1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_parameters_ce1 <= grp_makeThirdPatch_fu_537_patches_parameters_ce1;
        else 
            patches_parameters_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_parameters_d0, grp_solveComplmentaryPatch_fu_566_patches_parameters_d0, grp_makePatch_alignedToLine_fu_601_patches_parameters_d0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_d0 <= grp_makePatch_alignedToLine_fu_601_patches_parameters_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_parameters_d0 <= grp_solveComplmentaryPatch_fu_566_patches_parameters_d0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_parameters_d0 <= grp_makeThirdPatch_fu_537_patches_parameters_d0;
        else 
            patches_parameters_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    patches_parameters_d1 <= grp_makeThirdPatch_fu_537_patches_parameters_d1;

    patches_parameters_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_parameters_we0, grp_solveComplmentaryPatch_fu_566_patches_parameters_we0, grp_makePatch_alignedToLine_fu_601_patches_parameters_we0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_we0 <= grp_makePatch_alignedToLine_fu_601_patches_parameters_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_parameters_we0 <= grp_solveComplmentaryPatch_fu_566_patches_parameters_we0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_parameters_we0 <= grp_makeThirdPatch_fu_537_patches_parameters_we0;
        else 
            patches_parameters_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_we1_assign_proc : process(grp_makeThirdPatch_fu_537_patches_parameters_we1, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_parameters_we1 <= grp_makeThirdPatch_fu_537_patches_parameters_we1;
        else 
            patches_parameters_we1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state53, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_superpoints_address0, grp_solveComplmentaryPatch_fu_566_patches_superpoints_address0, grp_makePatch_alignedToLine_fu_601_patches_superpoints_address0, grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_address0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state24, ap_CS_fsm_state25, zext_ln633_6_fu_983_p1, zext_ln643_4_fu_1069_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            patches_superpoints_address0 <= zext_ln643_4_fu_1069_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            patches_superpoints_address0 <= zext_ln633_6_fu_983_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            patches_superpoints_address0 <= grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_address0 <= grp_makePatch_alignedToLine_fu_601_patches_superpoints_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_superpoints_address0 <= grp_solveComplmentaryPatch_fu_566_patches_superpoints_address0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_superpoints_address0 <= grp_makeThirdPatch_fu_537_patches_superpoints_address0;
        else 
            patches_superpoints_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_address1_assign_proc : process(ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_superpoints_address1, grp_solveComplmentaryPatch_fu_566_patches_superpoints_address1, grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_address1, madeComplementaryPatch_reg_523, ap_CS_fsm_state93, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            patches_superpoints_address1 <= grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_superpoints_address1 <= grp_solveComplmentaryPatch_fu_566_patches_superpoints_address1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_superpoints_address1 <= grp_makeThirdPatch_fu_537_patches_superpoints_address1;
        else 
            patches_superpoints_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state53, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_superpoints_ce0, grp_solveComplmentaryPatch_fu_566_patches_superpoints_ce0, grp_makePatch_alignedToLine_fu_601_patches_superpoints_ce0, grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_ce0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            patches_superpoints_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            patches_superpoints_ce0 <= grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_ce0 <= grp_makePatch_alignedToLine_fu_601_patches_superpoints_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_superpoints_ce0 <= grp_solveComplmentaryPatch_fu_566_patches_superpoints_ce0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_superpoints_ce0 <= grp_makeThirdPatch_fu_537_patches_superpoints_ce0;
        else 
            patches_superpoints_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_ce1_assign_proc : process(ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_superpoints_ce1, grp_solveComplmentaryPatch_fu_566_patches_superpoints_ce1, grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_ce1, madeComplementaryPatch_reg_523, ap_CS_fsm_state93, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            patches_superpoints_ce1 <= grp_areWedgeSuperPointsEqual_fu_631_wsp1_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_superpoints_ce1 <= grp_solveComplmentaryPatch_fu_566_patches_superpoints_ce1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_superpoints_ce1 <= grp_makeThirdPatch_fu_537_patches_superpoints_ce1;
        else 
            patches_superpoints_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_superpoints_d0, grp_solveComplmentaryPatch_fu_566_patches_superpoints_d0, grp_makePatch_alignedToLine_fu_601_patches_superpoints_d0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_d0 <= grp_makePatch_alignedToLine_fu_601_patches_superpoints_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_superpoints_d0 <= grp_solveComplmentaryPatch_fu_566_patches_superpoints_d0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_superpoints_d0 <= grp_makeThirdPatch_fu_537_patches_superpoints_d0;
        else 
            patches_superpoints_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_patches_superpoints_we0, grp_solveComplmentaryPatch_fu_566_patches_superpoints_we0, grp_makePatch_alignedToLine_fu_601_patches_superpoints_we0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_we0 <= grp_makePatch_alignedToLine_fu_601_patches_superpoints_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            patches_superpoints_we0 <= grp_solveComplmentaryPatch_fu_566_patches_superpoints_we0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            patches_superpoints_we0 <= grp_makeThirdPatch_fu_537_patches_superpoints_we0;
        else 
            patches_superpoints_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_1_fu_1178_p2 <= std_logic_vector(signed(sext_ln215_2_fu_1170_p1) - signed(sext_ln215_3_fu_1174_p1));
    ret_fu_1164_p2 <= std_logic_vector(signed(sext_ln215_fu_1156_p1) - signed(sext_ln215_1_fu_1160_p1));
    select_ln643_fu_1084_p3 <= 
        trunc_ln69_1_fu_1074_p1 when (icmp_ln878_fu_1078_p2(0) = '1') else 
        ap_const_lv32_FD050F80;
    sext_ln215_1_fu_1160_p0 <= patches_parameters_q0;
        sext_ln215_1_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln215_1_fu_1160_p0),33));

        sext_ln215_2_fu_1170_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_687),33));

    sext_ln215_3_fu_1174_p0 <= patches_parameters_q1;
        sext_ln215_3_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln215_3_fu_1174_p0),33));

        sext_ln215_fu_1156_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_681),33));

        sext_ln534_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(white_space_height_fu_1190_p3),64));

    shl_ln_fu_888_p3 <= (reg_675 & ap_const_lv9_0);
    squarePatch_alternate2_fu_837_p2 <= "0" when (patches_parameters_q0 = ap_const_lv32_0) else "1";
    sub_ln582_fu_718_p2 <= std_logic_vector(unsigned(tmp_cast_fu_698_p3) - unsigned(zext_ln582_fu_714_p1));
    sub_ln660_fu_1122_p2 <= std_logic_vector(unsigned(tmp_1_fu_1102_p3) - unsigned(zext_ln660_fu_1118_p1));
    sub_ln679_fu_1367_p2 <= std_logic_vector(unsigned(tmp_25_cast_fu_1347_p3) - unsigned(zext_ln679_fu_1363_p1));
    sub_ln886_fu_1297_p2 <= std_logic_vector(unsigned(tmp_3_fu_1277_p3) - unsigned(zext_ln886_1_fu_1293_p1));

    temp_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_temp_V_address0, grp_solveComplmentaryPatch_fu_566_temp_V_address0, grp_makePatch_alignedToLine_fu_601_temp_V_address0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_V_address0 <= grp_makePatch_alignedToLine_fu_601_temp_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            temp_V_address0 <= grp_solveComplmentaryPatch_fu_566_temp_V_address0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            temp_V_address0 <= grp_makeThirdPatch_fu_537_temp_V_address0;
        else 
            temp_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    temp_V_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_temp_V_address1, grp_solveComplmentaryPatch_fu_566_temp_V_address1, grp_makePatch_alignedToLine_fu_601_temp_V_address1, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_V_address1 <= grp_makePatch_alignedToLine_fu_601_temp_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            temp_V_address1 <= grp_solveComplmentaryPatch_fu_566_temp_V_address1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            temp_V_address1 <= grp_makeThirdPatch_fu_537_temp_V_address1;
        else 
            temp_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    temp_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_temp_V_ce0, grp_solveComplmentaryPatch_fu_566_temp_V_ce0, grp_makePatch_alignedToLine_fu_601_temp_V_ce0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_V_ce0 <= grp_makePatch_alignedToLine_fu_601_temp_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            temp_V_ce0 <= grp_solveComplmentaryPatch_fu_566_temp_V_ce0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            temp_V_ce0 <= grp_makeThirdPatch_fu_537_temp_V_ce0;
        else 
            temp_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_V_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_temp_V_ce1, grp_solveComplmentaryPatch_fu_566_temp_V_ce1, grp_makePatch_alignedToLine_fu_601_temp_V_ce1, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_V_ce1 <= grp_makePatch_alignedToLine_fu_601_temp_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            temp_V_ce1 <= grp_solveComplmentaryPatch_fu_566_temp_V_ce1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            temp_V_ce1 <= grp_makeThirdPatch_fu_537_temp_V_ce1;
        else 
            temp_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_V_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_temp_V_d0, grp_solveComplmentaryPatch_fu_566_temp_V_d0, grp_makePatch_alignedToLine_fu_601_temp_V_d0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_V_d0 <= grp_makePatch_alignedToLine_fu_601_temp_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            temp_V_d0 <= grp_solveComplmentaryPatch_fu_566_temp_V_d0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            temp_V_d0 <= grp_makeThirdPatch_fu_537_temp_V_d0;
        else 
            temp_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_V_d1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_temp_V_d1, grp_solveComplmentaryPatch_fu_566_temp_V_d1, grp_makePatch_alignedToLine_fu_601_temp_V_d1, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_V_d1 <= grp_makePatch_alignedToLine_fu_601_temp_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            temp_V_d1 <= grp_solveComplmentaryPatch_fu_566_temp_V_d1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            temp_V_d1 <= grp_makeThirdPatch_fu_537_temp_V_d1;
        else 
            temp_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_V_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_temp_V_we0, grp_solveComplmentaryPatch_fu_566_temp_V_we0, grp_makePatch_alignedToLine_fu_601_temp_V_we0, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_V_we0 <= grp_makePatch_alignedToLine_fu_601_temp_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            temp_V_we0 <= grp_solveComplmentaryPatch_fu_566_temp_V_we0;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            temp_V_we0 <= grp_makeThirdPatch_fu_537_temp_V_we0;
        else 
            temp_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_V_we1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state71, ap_CS_fsm_state80, grp_makeThirdPatch_fu_537_temp_V_we1, grp_solveComplmentaryPatch_fu_566_temp_V_we1, grp_makePatch_alignedToLine_fu_601_temp_V_we1, madeComplementaryPatch_reg_523, ap_CS_fsm_state93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_V_we1 <= grp_makePatch_alignedToLine_fu_601_temp_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            temp_V_we1 <= grp_solveComplmentaryPatch_fu_566_temp_V_we1;
        elsif (((madeComplementaryPatch_reg_523 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            temp_V_we1 <= grp_makeThirdPatch_fu_537_temp_V_we1;
        else 
            temp_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    thirdLastPatchIndex_fu_815_p2 <= std_logic_vector(unsigned(nPatchesAtOriginal_reg_1523) + unsigned(ap_const_lv8_FD));
    tmp_18_fu_934_p4 <= grp_fu_1485_p2(36 downto 28);
    tmp_19_fu_947_p3 <= (tmp_18_fu_934_p4 & ap_const_lv2_0);
    tmp_1_fu_1102_p3 <= (lastPatchIndex_1_fu_1096_p2 & ap_const_lv7_0);
    tmp_25_cast_fu_1347_p3 <= (trunc_ln679_fu_1343_p1 & ap_const_lv7_0);
    tmp_25_fu_975_p3 <= (add_ln633_2_fu_969_p2 & ap_const_lv4_0);
    tmp_28_fu_1034_p3 <= (tmp_27_reg_1682 & ap_const_lv2_0);
    tmp_29_fu_1061_p3 <= (add_ln643_2_fu_1055_p2 & ap_const_lv4_0);
    tmp_2_fu_1110_p3 <= (lastPatchIndex_1_fu_1096_p2 & ap_const_lv3_0);
    tmp_30_fu_1431_p3 <= grp_solveComplmentaryPatch_fu_566_ap_return_0(63 downto 63);
    tmp_3_fu_1277_p3 <= (lastPatchIndex_0_reg_402 & ap_const_lv7_0);
    tmp_4_fu_1285_p3 <= (lastPatchIndex_0_reg_402 & ap_const_lv3_0);
    tmp_5_fu_1355_p3 <= (grp_fu_669_p2 & ap_const_lv3_0);
    tmp_8_fu_1245_p4 <= data_V_fu_1220_p1(62 downto 52);
    tmp_cast_fu_698_p3 <= (trunc_ln582_fu_694_p1 & ap_const_lv7_0);
    tmp_fu_752_p3 <= (reg_675 & ap_const_lv7_0);
    tmp_s_fu_706_p3 <= (grp_fu_669_p2 & ap_const_lv3_0);
    trunc_ln368_fu_1224_p1 <= data_V_fu_1220_p1(63 - 1 downto 0);
    trunc_ln582_fu_694_p1 <= grp_fu_669_p2(5 - 1 downto 0);
    trunc_ln650_fu_1092_p1 <= n_patches_i(5 - 1 downto 0);
    trunc_ln679_fu_1343_p1 <= grp_fu_669_p2(5 - 1 downto 0);
    trunc_ln699_fu_1228_p1 <= data_V_fu_1220_p1(52 - 1 downto 0);
    trunc_ln69_1_fu_1074_p1 <= patches_superpoints_q0(32 - 1 downto 0);
    trunc_ln69_fu_988_p1 <= patches_superpoints_q0(32 - 1 downto 0);
    white_space_height_fu_1190_p3 <= 
        ret_1_fu_1178_p2 when (icmp_ln878_2_fu_1184_p2(0) = '1') else 
        ret_fu_1164_p2;
    xor_ln631_fu_858_p2 <= (notChoppedPatch_fu_853_p2 xor ap_const_lv1_1);
    xor_ln670_fu_1439_p2 <= (tmp_30_fu_1431_p3 xor ap_const_lv1_1);
    zext_ln534_1_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln534_1_fu_790_p2),64));
    zext_ln534_2_fu_805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln534_2_fu_800_p2),64));
    zext_ln534_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln534_fu_780_p2),64));
    zext_ln582_1_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln582_fu_760_p2),64));
    zext_ln582_2_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln582_1_fu_724_p2),64));
    zext_ln582_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_706_p3),12));
    zext_ln583_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln583_fu_735_p2),64));
    zext_ln633_1_fu_900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_1564),18));
    zext_ln633_3_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_934_p4),21));
    zext_ln633_4_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_947_p3),21));
    zext_ln633_5_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_919_p2),21));
    zext_ln633_6_fu_983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_975_p3),64));
    zext_ln633_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_888_p3),18));
    zext_ln643_1_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_reg_1682),21));
    zext_ln643_2_fu_1041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_1034_p3),21));
    zext_ln643_3_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1016_p2),21));
    zext_ln643_4_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_1061_p3),64));
    zext_ln660_1_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln660_fu_1134_p2),64));
    zext_ln660_fu_1118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1110_p3),12));
    zext_ln661_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln661_fu_1145_p2),64));
    zext_ln679_1_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln679_fu_1373_p2),64));
    zext_ln679_2_fu_1390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln679_1_fu_1384_p2),64));
    zext_ln679_fu_1363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1355_p3),12));
    zext_ln886_1_fu_1293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1285_p3),12));
    zext_ln886_2_fu_1309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln886_1_fu_1303_p2),64));
    zext_ln886_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln886_fu_770_p2),64));
end behav;
