INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/2024CODH/labs/lab1/RF/RF.sim/sim_1/synth/func/xsim/reg_file_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/2024CODH/labs/lab1/src/RF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
