#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55af7279e370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55af7279d600 .scope module, "flip_tester" "flip_tester" 3 1;
 .timescale 0 0;
v0x55af727bbb90_0 .var "clk", 0 0;
v0x55af727bbc50_0 .var "d", 7 0;
v0x55af727bbcf0_0 .net "q", 7 0, v0x55af7279d0e0_0;  1 drivers
v0x55af727bbdf0_0 .var "reset", 0 0;
S_0x55af7279c820 .scope module, "dut" "flopr" 3 8, 4 2 0, S_0x55af7279d600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55af7276e900 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
v0x55af72783410_0 .net "clk", 0 0, v0x55af727bbb90_0;  1 drivers
v0x55af7277fa60_0 .net "d", 7 0, v0x55af727bbc50_0;  1 drivers
v0x55af7279d0e0_0 .var "q", 7 0;
v0x55af727bba50_0 .net "reset", 0 0, v0x55af727bbdf0_0;  1 drivers
E_0x55af7275b930 .event posedge, v0x55af727bba50_0, v0x55af72783410_0;
S_0x55af7279d8d0 .scope module, "testbench" "testbench" 5 1;
 .timescale 0 0;
v0x55af727c9260_0 .var "clk", 0 0;
v0x55af727c9320_0 .net "dataadr", 31 0, v0x55af727bfee0_0;  1 drivers
v0x55af727c93e0_0 .net "memwrite", 0 0, L_0x55af727c9960;  1 drivers
v0x55af727c9480_0 .var "reset", 0 0;
v0x55af727c95b0_0 .net "writedata", 31 0, L_0x55af727db360;  1 drivers
E_0x55af7275bd80 .event negedge, v0x55af727bc6b0_0;
S_0x55af727bbee0 .scope module, "dut" "top" 5 8, 6 1 0, S_0x55af7279d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x55af727c8a70_0 .net "clk", 0 0, v0x55af727c9260_0;  1 drivers
v0x55af727c8b30_0 .net "dataadr", 31 0, v0x55af727bfee0_0;  alias, 1 drivers
v0x55af727c8bf0_0 .net "instr", 31 0, L_0x55af727ca150;  1 drivers
v0x55af727c8c90_0 .net "memwrite", 0 0, L_0x55af727c9960;  alias, 1 drivers
v0x55af727c8dc0_0 .net "pc", 31 0, v0x55af727c26e0_0;  1 drivers
v0x55af727c8f10_0 .net "readdata", 31 0, L_0x55af727dc860;  1 drivers
v0x55af727c9060_0 .net "reset", 0 0, v0x55af727c9480_0;  1 drivers
v0x55af727c9100_0 .net "writedata", 31 0, L_0x55af727db360;  alias, 1 drivers
L_0x55af727dc4d0 .part v0x55af727c26e0_0, 2, 6;
S_0x55af727bc0a0 .scope module, "dmem" "dmem" 6 9, 7 1 0, S_0x55af727bbee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x55af727dc860 .functor BUFZ 32, L_0x55af727dc5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55af727bc320 .array "RAM", 0 63, 31 0;
v0x55af727bc400_0 .net *"_ivl_0", 31 0, L_0x55af727dc5c0;  1 drivers
v0x55af727bc4e0_0 .net *"_ivl_3", 29 0, L_0x55af727dc660;  1 drivers
v0x55af727bc5d0_0 .net "a", 31 0, v0x55af727bfee0_0;  alias, 1 drivers
v0x55af727bc6b0_0 .net "clk", 0 0, v0x55af727c9260_0;  alias, 1 drivers
v0x55af727bc7c0_0 .net "rd", 31 0, L_0x55af727dc860;  alias, 1 drivers
v0x55af727bc8a0_0 .net "wd", 31 0, L_0x55af727db360;  alias, 1 drivers
v0x55af727bc980_0 .net "we", 0 0, L_0x55af727c9960;  alias, 1 drivers
E_0x55af727441d0 .event posedge, v0x55af727bc6b0_0;
L_0x55af727dc5c0 .array/port v0x55af727bc320, L_0x55af727dc660;
L_0x55af727dc660 .part v0x55af727bfee0_0, 2, 30;
S_0x55af727bcae0 .scope module, "imem" "imem" 6 8, 8 1 0, S_0x55af727bbee0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x55af727ca150 .functor BUFZ 32, L_0x55af727dc2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55af727bcce0 .array "RAM", 0 63, 31 0;
v0x55af727bcdc0_0 .net *"_ivl_0", 31 0, L_0x55af727dc2a0;  1 drivers
v0x55af727bcea0_0 .net *"_ivl_2", 7 0, L_0x55af727dc340;  1 drivers
L_0x7f593a68f378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af727bcf60_0 .net *"_ivl_5", 1 0, L_0x7f593a68f378;  1 drivers
v0x55af727bd040_0 .net "a", 5 0, L_0x55af727dc4d0;  1 drivers
v0x55af727bd170_0 .net "rd", 31 0, L_0x55af727ca150;  alias, 1 drivers
L_0x55af727dc2a0 .array/port v0x55af727bcce0, L_0x55af727dc340;
L_0x55af727dc340 .concat [ 6 2 0 0], L_0x55af727dc4d0, L_0x7f593a68f378;
S_0x55af727bd2b0 .scope module, "mips" "mips" 6 7, 9 1 0, S_0x55af727bbee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x55af727c79a0_0 .net "alucontrol", 2 0, v0x55af727bd950_0;  1 drivers
v0x55af727c7a80_0 .net "aluout", 31 0, v0x55af727bfee0_0;  alias, 1 drivers
v0x55af727c7bd0_0 .net "alusrc", 0 0, L_0x55af727c9790;  1 drivers
v0x55af727c7d00_0 .net "clk", 0 0, v0x55af727c9260_0;  alias, 1 drivers
v0x55af727c7e30_0 .net "instr", 31 0, L_0x55af727ca150;  alias, 1 drivers
v0x55af727c7ed0_0 .net "jump", 0 0, L_0x55af727c9ae0;  1 drivers
v0x55af727c8000_0 .net "memtoreg", 0 0, L_0x55af727c9a00;  1 drivers
v0x55af727c8130_0 .net "memwrite", 0 0, L_0x55af727c9960;  alias, 1 drivers
v0x55af727c81d0_0 .net "pc", 31 0, v0x55af727c26e0_0;  alias, 1 drivers
v0x55af727c8320_0 .net "pcsrc", 0 0, L_0x55af727c9da0;  1 drivers
v0x55af727c83c0_0 .net "readdata", 31 0, L_0x55af727dc860;  alias, 1 drivers
v0x55af727c8480_0 .net "regdst", 0 0, L_0x55af727c96f0;  1 drivers
v0x55af727c85b0_0 .net "regwrite", 0 0, L_0x55af727c9650;  1 drivers
v0x55af727c86e0_0 .net "reset", 0 0, v0x55af727c9480_0;  alias, 1 drivers
v0x55af727c8780_0 .net "writedata", 31 0, L_0x55af727db360;  alias, 1 drivers
L_0x7f593a68f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55af727c88d0_0 .net "zero", 0 0, L_0x7f593a68f330;  1 drivers
L_0x55af727c9ec0 .part L_0x55af727ca150, 26, 6;
L_0x55af727ca010 .part L_0x55af727ca150, 0, 6;
S_0x55af727bd4e0 .scope module, "c" "controller" 9 12, 10 1 0, S_0x55af727bd2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0x55af727c9da0 .functor AND 1, v0x55af727be330_0, L_0x7f593a68f330, C4<1>, C4<1>;
v0x55af727beaa0_0 .net "alucontrol", 2 0, v0x55af727bd950_0;  alias, 1 drivers
v0x55af727bebb0_0 .net "aluop", 1 0, L_0x55af727c9b80;  1 drivers
v0x55af727bec50_0 .net "alusrc", 0 0, L_0x55af727c9790;  alias, 1 drivers
v0x55af727bed20_0 .net "branch", 0 0, v0x55af727be330_0;  1 drivers
v0x55af727bedf0_0 .net "funct", 5 0, L_0x55af727ca010;  1 drivers
v0x55af727beee0_0 .net "jump", 0 0, L_0x55af727c9ae0;  alias, 1 drivers
v0x55af727befb0_0 .net "memtoreg", 0 0, L_0x55af727c9a00;  alias, 1 drivers
v0x55af727bf080_0 .net "memwrite", 0 0, L_0x55af727c9960;  alias, 1 drivers
v0x55af727bf170_0 .net "op", 5 0, L_0x55af727c9ec0;  1 drivers
v0x55af727bf2a0_0 .net "pcsrc", 0 0, L_0x55af727c9da0;  alias, 1 drivers
v0x55af727bf340_0 .net "regdst", 0 0, L_0x55af727c96f0;  alias, 1 drivers
v0x55af727bf410_0 .net "regwrite", 0 0, L_0x55af727c9650;  alias, 1 drivers
v0x55af727bf4e0_0 .net "zero", 0 0, L_0x7f593a68f330;  alias, 1 drivers
S_0x55af727bd6c0 .scope module, "ad" "aludec" 10 13, 11 2 0, S_0x55af727bd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x55af727bd950_0 .var "alucontrol", 2 0;
v0x55af727bda50_0 .net "aluop", 1 0, L_0x55af727c9b80;  alias, 1 drivers
v0x55af727bdb30_0 .net "funct", 5 0, L_0x55af727ca010;  alias, 1 drivers
E_0x55af727a6580 .event edge, v0x55af727bda50_0, v0x55af727bdb30_0;
S_0x55af727bdca0 .scope module, "md" "maindec" 10 12, 12 1 0, S_0x55af727bd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0x55af727bdfd0_0 .net *"_ivl_10", 8 0, v0x55af727be440_0;  1 drivers
v0x55af727be0d0_0 .net "aluop", 1 0, L_0x55af727c9b80;  alias, 1 drivers
v0x55af727be1c0_0 .net "alusrc", 0 0, L_0x55af727c9790;  alias, 1 drivers
v0x55af727be290_0 .net "brancch", 0 0, L_0x55af727c9830;  1 drivers
v0x55af727be330_0 .var "branch", 0 0;
v0x55af727be440_0 .var "controls", 8 0;
v0x55af727be520_0 .net "jump", 0 0, L_0x55af727c9ae0;  alias, 1 drivers
v0x55af727be5e0_0 .net "memtoreg", 0 0, L_0x55af727c9a00;  alias, 1 drivers
v0x55af727be6a0_0 .net "memwrite", 0 0, L_0x55af727c9960;  alias, 1 drivers
v0x55af727be740_0 .net "op", 5 0, L_0x55af727c9ec0;  alias, 1 drivers
v0x55af727be800_0 .net "regdst", 0 0, L_0x55af727c96f0;  alias, 1 drivers
v0x55af727be8c0_0 .net "regwrite", 0 0, L_0x55af727c9650;  alias, 1 drivers
E_0x55af727a65c0 .event edge, v0x55af727be740_0;
L_0x55af727c9650 .part v0x55af727be440_0, 8, 1;
L_0x55af727c96f0 .part v0x55af727be440_0, 7, 1;
L_0x55af727c9790 .part v0x55af727be440_0, 6, 1;
L_0x55af727c9830 .part v0x55af727be440_0, 5, 1;
L_0x55af727c9960 .part v0x55af727be440_0, 4, 1;
L_0x55af727c9a00 .part v0x55af727be440_0, 3, 1;
L_0x55af727c9ae0 .part v0x55af727be440_0, 2, 1;
L_0x55af727c9b80 .part v0x55af727be440_0, 0, 2;
S_0x55af727bf6a0 .scope module, "dp" "datapath" 9 13, 13 1 0, S_0x55af727bd2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0x55af727c5e70_0 .net *"_ivl_3", 3 0, L_0x55af727da7c0;  1 drivers
v0x55af727c5f70_0 .net *"_ivl_5", 25 0, L_0x55af727da860;  1 drivers
L_0x7f593a68f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af727c6050_0 .net/2u *"_ivl_6", 1 0, L_0x7f593a68f0a8;  1 drivers
v0x55af727c6110_0 .net "alucontrol", 2 0, v0x55af727bd950_0;  alias, 1 drivers
v0x55af727c61d0_0 .net "aluout", 31 0, v0x55af727bfee0_0;  alias, 1 drivers
v0x55af727c62e0_0 .net "alusrc", 0 0, L_0x55af727c9790;  alias, 1 drivers
v0x55af727c6380_0 .net "clk", 0 0, v0x55af727c9260_0;  alias, 1 drivers
v0x55af727c6420_0 .net "instr", 31 0, L_0x55af727ca150;  alias, 1 drivers
v0x55af727c64e0_0 .net "jump", 0 0, L_0x55af727c9ae0;  alias, 1 drivers
v0x55af727c6580_0 .net "memtoreg", 0 0, L_0x55af727c9a00;  alias, 1 drivers
v0x55af727c6620_0 .net "pc", 31 0, v0x55af727c26e0_0;  alias, 1 drivers
v0x55af727c66c0_0 .net "pcbranch", 31 0, L_0x55af727da430;  1 drivers
v0x55af727c67d0_0 .net "pcnext", 31 0, L_0x55af727da690;  1 drivers
v0x55af727c68e0_0 .net "pcnextbr", 31 0, L_0x55af727da560;  1 drivers
v0x55af727c69f0_0 .net "pcplus4", 31 0, L_0x55af727ca0b0;  1 drivers
v0x55af727c6ab0_0 .net "pcsrc", 0 0, L_0x55af727c9da0;  alias, 1 drivers
v0x55af727c6ba0_0 .net "readdata", 31 0, L_0x55af727dc860;  alias, 1 drivers
v0x55af727c6dc0_0 .net "regdst", 0 0, L_0x55af727c96f0;  alias, 1 drivers
v0x55af727c6e60_0 .net "regwrite", 0 0, L_0x55af727c9650;  alias, 1 drivers
v0x55af727c6f00_0 .net "reset", 0 0, v0x55af727c9480_0;  alias, 1 drivers
v0x55af727c6fa0_0 .net "result", 31 0, L_0x55af727dba40;  1 drivers
v0x55af727c7090_0 .net "signimm", 31 0, L_0x55af727dc020;  1 drivers
v0x55af727c7150_0 .net "signimmsh", 31 0, L_0x55af727da390;  1 drivers
v0x55af727c7260_0 .net "srca", 31 0, L_0x55af727daca0;  1 drivers
v0x55af727c7370_0 .net "srcb", 31 0, L_0x55af727dc200;  1 drivers
v0x55af727c7480_0 .net "writedata", 31 0, L_0x55af727db360;  alias, 1 drivers
v0x55af727c7540_0 .net "writereg", 4 0, L_0x55af727db780;  1 drivers
v0x55af727c7650_0 .net "zero", 0 0, L_0x7f593a68f330;  alias, 1 drivers
L_0x55af727da7c0 .part L_0x55af727ca0b0, 28, 4;
L_0x55af727da860 .part L_0x55af727ca150, 0, 26;
L_0x55af727da900 .concat [ 2 26 4 0], L_0x7f593a68f0a8, L_0x55af727da860, L_0x55af727da7c0;
L_0x55af727db500 .part L_0x55af727ca150, 21, 5;
L_0x55af727db5d0 .part L_0x55af727ca150, 16, 5;
L_0x55af727db820 .part L_0x55af727ca150, 16, 5;
L_0x55af727db950 .part L_0x55af727ca150, 11, 5;
L_0x55af727dc110 .part L_0x55af727ca150, 0, 16;
S_0x55af727bf8d0 .scope module, "alu" "alu" 13 34, 14 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "c";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
v0x55af727bfbe0_0 .net "a", 31 0, L_0x55af727daca0;  alias, 1 drivers
v0x55af727bfce0_0 .net "b", 31 0, L_0x55af727dc200;  alias, 1 drivers
v0x55af727bfdc0_0 .net "c", 2 0, v0x55af727bd950_0;  alias, 1 drivers
v0x55af727bfee0_0 .var "y", 31 0;
v0x55af727bffa0_0 .net "zero", 0 0, L_0x7f593a68f330;  alias, 1 drivers
E_0x55af727bfb60 .event edge, v0x55af727bd950_0;
S_0x55af727c0120 .scope module, "immsh" "sl2" 13 21, 15 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x55af727c0360_0 .net *"_ivl_1", 29 0, L_0x55af727da260;  1 drivers
L_0x7f593a68f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af727c0460_0 .net/2u *"_ivl_2", 1 0, L_0x7f593a68f060;  1 drivers
v0x55af727c0540_0 .net "a", 31 0, L_0x55af727dc020;  alias, 1 drivers
v0x55af727c0600_0 .net "y", 31 0, L_0x55af727da390;  alias, 1 drivers
L_0x55af727da260 .part L_0x55af727dc020, 0, 30;
L_0x55af727da390 .concat [ 2 30 0 0], L_0x7f593a68f060, L_0x55af727da260;
S_0x55af727c0740 .scope module, "pcadd1" "adder" 13 20, 16 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x55af727c09a0_0 .net "a", 31 0, v0x55af727c26e0_0;  alias, 1 drivers
L_0x7f593a68f018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55af727c0a80_0 .net "b", 31 0, L_0x7f593a68f018;  1 drivers
v0x55af727c0b60_0 .net "c", 31 0, L_0x55af727ca0b0;  alias, 1 drivers
L_0x55af727ca0b0 .arith/sum 32, v0x55af727c26e0_0, L_0x7f593a68f018;
S_0x55af727c0cd0 .scope module, "pcadd2" "adder" 13 22, 16 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x55af727c0f00_0 .net "a", 31 0, L_0x55af727ca0b0;  alias, 1 drivers
v0x55af727c1010_0 .net "b", 31 0, L_0x55af727da390;  alias, 1 drivers
v0x55af727c10e0_0 .net "c", 31 0, L_0x55af727da430;  alias, 1 drivers
L_0x55af727da430 .arith/sum 32, L_0x55af727ca0b0, L_0x55af727da390;
S_0x55af727c1230 .scope module, "pcbrmux" "mux2" 13 23, 17 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x55af727c1460 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x55af727c1630_0 .net "d0", 31 0, L_0x55af727ca0b0;  alias, 1 drivers
v0x55af727c1740_0 .net "d1", 31 0, L_0x55af727da430;  alias, 1 drivers
v0x55af727c1800_0 .net "s", 0 0, L_0x55af727c9da0;  alias, 1 drivers
v0x55af727c1900_0 .net "y", 31 0, L_0x55af727da560;  alias, 1 drivers
L_0x55af727da560 .functor MUXZ 32, L_0x55af727ca0b0, L_0x55af727da430, L_0x55af727c9da0, C4<>;
S_0x55af727c1a30 .scope module, "pcmux" "mux2" 13 24, 17 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x55af727c1c10 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x55af727c1d50_0 .net "d0", 31 0, L_0x55af727da560;  alias, 1 drivers
v0x55af727c1e60_0 .net "d1", 31 0, L_0x55af727da900;  1 drivers
v0x55af727c1f20_0 .net "s", 0 0, L_0x55af727c9ae0;  alias, 1 drivers
v0x55af727c2040_0 .net "y", 31 0, L_0x55af727da690;  alias, 1 drivers
L_0x55af727da690 .functor MUXZ 32, L_0x55af727da560, L_0x55af727da900, L_0x55af727c9ae0, C4<>;
S_0x55af727c2180 .scope module, "pcreg" "flopr" 13 19, 4 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x55af727c2360 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v0x55af727c2520_0 .net "clk", 0 0, v0x55af727c9260_0;  alias, 1 drivers
v0x55af727c2610_0 .net "d", 31 0, L_0x55af727da690;  alias, 1 drivers
v0x55af727c26e0_0 .var "q", 31 0;
v0x55af727c27e0_0 .net "reset", 0 0, v0x55af727c9480_0;  alias, 1 drivers
E_0x55af727c24a0 .event posedge, v0x55af727c27e0_0, v0x55af727bc6b0_0;
S_0x55af727c2910 .scope module, "resmux" "mux2" 13 29, 17 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x55af727c2af0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x55af727c2c30_0 .net "d0", 31 0, v0x55af727bfee0_0;  alias, 1 drivers
v0x55af727c2d60_0 .net "d1", 31 0, L_0x55af727dc860;  alias, 1 drivers
v0x55af727c2e20_0 .net "s", 0 0, L_0x55af727c9a00;  alias, 1 drivers
v0x55af727c2f40_0 .net "y", 31 0, L_0x55af727dba40;  alias, 1 drivers
L_0x55af727dba40 .functor MUXZ 32, v0x55af727bfee0_0, L_0x55af727dc860, L_0x55af727c9a00, C4<>;
S_0x55af727c3060 .scope module, "rf" "regfile" 13 27, 18 1 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x55af727c3310_0 .net *"_ivl_0", 31 0, L_0x55af727da9a0;  1 drivers
v0x55af727c3410_0 .net *"_ivl_10", 6 0, L_0x55af727dab80;  1 drivers
L_0x7f593a68f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af727c34f0_0 .net *"_ivl_13", 1 0, L_0x7f593a68f180;  1 drivers
L_0x7f593a68f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af727c35b0_0 .net/2u *"_ivl_14", 31 0, L_0x7f593a68f1c8;  1 drivers
v0x55af727c3690_0 .net *"_ivl_18", 31 0, L_0x55af727dae30;  1 drivers
L_0x7f593a68f210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af727c37c0_0 .net *"_ivl_21", 26 0, L_0x7f593a68f210;  1 drivers
L_0x7f593a68f258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af727c38a0_0 .net/2u *"_ivl_22", 31 0, L_0x7f593a68f258;  1 drivers
v0x55af727c3980_0 .net *"_ivl_24", 0 0, L_0x55af727daff0;  1 drivers
v0x55af727c3a40_0 .net *"_ivl_26", 31 0, L_0x55af727db0e0;  1 drivers
v0x55af727c3bb0_0 .net *"_ivl_28", 6 0, L_0x55af727db1d0;  1 drivers
L_0x7f593a68f0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af727c3c90_0 .net *"_ivl_3", 26 0, L_0x7f593a68f0f0;  1 drivers
L_0x7f593a68f2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af727c3d70_0 .net *"_ivl_31", 1 0, L_0x7f593a68f2a0;  1 drivers
L_0x7f593a68f2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af727c3e50_0 .net/2u *"_ivl_32", 31 0, L_0x7f593a68f2e8;  1 drivers
L_0x7f593a68f138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af727c3f30_0 .net/2u *"_ivl_4", 31 0, L_0x7f593a68f138;  1 drivers
v0x55af727c4010_0 .net *"_ivl_6", 0 0, L_0x55af727daa40;  1 drivers
v0x55af727c40d0_0 .net *"_ivl_8", 31 0, L_0x55af727daae0;  1 drivers
v0x55af727c41b0_0 .net "clk", 0 0, v0x55af727c9260_0;  alias, 1 drivers
v0x55af727c4250_0 .net "ra1", 4 0, L_0x55af727db500;  1 drivers
v0x55af727c4330_0 .net "ra2", 4 0, L_0x55af727db5d0;  1 drivers
v0x55af727c4410_0 .net "rd1", 31 0, L_0x55af727daca0;  alias, 1 drivers
v0x55af727c44d0_0 .net "rd2", 31 0, L_0x55af727db360;  alias, 1 drivers
v0x55af727c4570 .array "rf", 0 31, 31 0;
v0x55af727c4610_0 .net "wa3", 4 0, L_0x55af727db780;  alias, 1 drivers
v0x55af727c46f0_0 .net "wd3", 31 0, L_0x55af727dba40;  alias, 1 drivers
v0x55af727c47e0_0 .net "we3", 0 0, L_0x55af727c9650;  alias, 1 drivers
L_0x55af727da9a0 .concat [ 5 27 0 0], L_0x55af727db500, L_0x7f593a68f0f0;
L_0x55af727daa40 .cmp/ne 32, L_0x55af727da9a0, L_0x7f593a68f138;
L_0x55af727daae0 .array/port v0x55af727c4570, L_0x55af727dab80;
L_0x55af727dab80 .concat [ 5 2 0 0], L_0x55af727db500, L_0x7f593a68f180;
L_0x55af727daca0 .functor MUXZ 32, L_0x7f593a68f1c8, L_0x55af727daae0, L_0x55af727daa40, C4<>;
L_0x55af727dae30 .concat [ 5 27 0 0], L_0x55af727db5d0, L_0x7f593a68f210;
L_0x55af727daff0 .cmp/ne 32, L_0x55af727dae30, L_0x7f593a68f258;
L_0x55af727db0e0 .array/port v0x55af727c4570, L_0x55af727db1d0;
L_0x55af727db1d0 .concat [ 5 2 0 0], L_0x55af727db5d0, L_0x7f593a68f2a0;
L_0x55af727db360 .functor MUXZ 32, L_0x7f593a68f2e8, L_0x55af727db0e0, L_0x55af727daff0, C4<>;
S_0x55af727c4a00 .scope module, "se" "signext" 13 30, 19 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x55af727c4bf0_0 .net *"_ivl_1", 0 0, L_0x55af727dbae0;  1 drivers
v0x55af727c4cf0_0 .net *"_ivl_2", 15 0, L_0x55af727dbb80;  1 drivers
v0x55af727c4dd0_0 .net "a", 15 0, L_0x55af727dc110;  1 drivers
v0x55af727c4e90_0 .net "y", 31 0, L_0x55af727dc020;  alias, 1 drivers
L_0x55af727dbae0 .part L_0x55af727dc110, 15, 1;
LS_0x55af727dbb80_0_0 .concat [ 1 1 1 1], L_0x55af727dbae0, L_0x55af727dbae0, L_0x55af727dbae0, L_0x55af727dbae0;
LS_0x55af727dbb80_0_4 .concat [ 1 1 1 1], L_0x55af727dbae0, L_0x55af727dbae0, L_0x55af727dbae0, L_0x55af727dbae0;
LS_0x55af727dbb80_0_8 .concat [ 1 1 1 1], L_0x55af727dbae0, L_0x55af727dbae0, L_0x55af727dbae0, L_0x55af727dbae0;
LS_0x55af727dbb80_0_12 .concat [ 1 1 1 1], L_0x55af727dbae0, L_0x55af727dbae0, L_0x55af727dbae0, L_0x55af727dbae0;
L_0x55af727dbb80 .concat [ 4 4 4 4], LS_0x55af727dbb80_0_0, LS_0x55af727dbb80_0_4, LS_0x55af727dbb80_0_8, LS_0x55af727dbb80_0_12;
L_0x55af727dc020 .concat [ 16 16 0 0], L_0x55af727dc110, L_0x55af727dbb80;
S_0x55af727c4fc0 .scope module, "srcbmux" "mux2" 13 33, 17 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x55af727c51a0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x55af727c5310_0 .net "d0", 31 0, L_0x55af727db360;  alias, 1 drivers
v0x55af727c5420_0 .net "d1", 31 0, L_0x55af727dc020;  alias, 1 drivers
v0x55af727c5530_0 .net "s", 0 0, L_0x55af727c9790;  alias, 1 drivers
v0x55af727c5620_0 .net "y", 31 0, L_0x55af727dc200;  alias, 1 drivers
L_0x55af727dc200 .functor MUXZ 32, L_0x55af727db360, L_0x55af727dc020, L_0x55af727c9790, C4<>;
S_0x55af727c5720 .scope module, "wrmux" "mux2" 13 28, 17 2 0, S_0x55af727bf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x55af727c5900 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0x55af727c5a40_0 .net "d0", 4 0, L_0x55af727db820;  1 drivers
v0x55af727c5b40_0 .net "d1", 4 0, L_0x55af727db950;  1 drivers
v0x55af727c5c20_0 .net "s", 0 0, L_0x55af727c96f0;  alias, 1 drivers
v0x55af727c5d40_0 .net "y", 4 0, L_0x55af727db780;  alias, 1 drivers
L_0x55af727db780 .functor MUXZ 5, L_0x55af727db820, L_0x55af727db950, L_0x55af727c96f0, C4<>;
    .scope S_0x55af7279c820;
T_0 ;
    %wait E_0x55af7275b930;
    %load/vec4 v0x55af727bba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55af7279d0e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55af7277fa60_0;
    %assign/vec4 v0x55af7279d0e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55af7279d600;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55af727bbdf0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af727bbdf0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55af727bbc50_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55af727bbdf0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af727bbdf0_0, 0;
    %pushi/vec4 162, 0, 8;
    %assign/vec4 v0x55af727bbc50_0, 0;
    %delay 10, 0;
    %end;
    .thread T_1;
    .scope S_0x55af7279d600;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55af727bbb90_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af727bbb90_0, 0;
    %delay 5, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55af727bdca0;
T_3 ;
Ewait_0 .event/or E_0x55af727a65c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55af727be740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 511, 511, 9;
    %store/vec4 v0x55af727be440_0, 0, 9;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 386, 0, 9;
    %store/vec4 v0x55af727be440_0, 0, 9;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 328, 0, 9;
    %store/vec4 v0x55af727be440_0, 0, 9;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 80, 0, 9;
    %store/vec4 v0x55af727be440_0, 0, 9;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 33, 0, 9;
    %store/vec4 v0x55af727be440_0, 0, 9;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 320, 0, 9;
    %store/vec4 v0x55af727be440_0, 0, 9;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x55af727be440_0, 0, 9;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55af727bd6c0;
T_4 ;
Ewait_1 .event/or E_0x55af727a6580, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55af727bda50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x55af727bdb30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55af727bd950_0, 0, 3;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55af727bd950_0, 0, 3;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55af727bd950_0, 0, 3;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55af727bd950_0, 0, 3;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55af727bd950_0, 0, 3;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55af727bd950_0, 0, 3;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55af727bd950_0, 0, 3;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55af727bd950_0, 0, 3;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55af727c2180;
T_5 ;
    %wait E_0x55af727c24a0;
    %load/vec4 v0x55af727c27e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55af727c26e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55af727c2610_0;
    %assign/vec4 v0x55af727c26e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55af727c3060;
T_6 ;
    %wait E_0x55af727441d0;
    %load/vec4 v0x55af727c47e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55af727c46f0_0;
    %load/vec4 v0x55af727c4610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af727c4570, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55af727bf8d0;
T_7 ;
    %wait E_0x55af727bfb60;
    %load/vec4 v0x55af727bfdc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x55af727bfbe0_0;
    %load/vec4 v0x55af727bfce0_0;
    %and;
    %store/vec4 v0x55af727bfee0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x55af727bfbe0_0;
    %load/vec4 v0x55af727bfce0_0;
    %add;
    %store/vec4 v0x55af727bfee0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x55af727bfbe0_0;
    %load/vec4 v0x55af727bfce0_0;
    %inv;
    %and;
    %store/vec4 v0x55af727bfee0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x55af727bfbe0_0;
    %load/vec4 v0x55af727bfce0_0;
    %inv;
    %or;
    %store/vec4 v0x55af727bfee0_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x55af727bfbe0_0;
    %load/vec4 v0x55af727bfce0_0;
    %sub;
    %store/vec4 v0x55af727bfee0_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x55af727bfbe0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55af727bfee0_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55af727bcae0;
T_8 ;
    %vpi_call/w 8 8 "$readmemh", "memfile.dat", v0x55af727bcce0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55af727bc0a0;
T_9 ;
    %wait E_0x55af727441d0;
    %load/vec4 v0x55af727bc980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55af727bc8a0_0;
    %load/vec4 v0x55af727bc5d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af727bc320, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55af7279d8d0;
T_10 ;
    %vpi_call/w 5 12 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 5 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55af7279d8d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55af727c9480_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af727c9480_0, 0;
    %end;
    .thread T_10;
    .scope S_0x55af7279d8d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55af727c9260_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af727c9260_0, 0;
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55af7279d8d0;
T_12 ;
    %wait E_0x55af7275bd80;
    %load/vec4 v0x55af727c93e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55af727c9320_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x55af727c95b0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 5 24 "$display", "Simulation Succeeded" {0 0 0};
    %vpi_call/w 5 25 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55af727c9320_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call/w 5 27 "$display", "Simulation Failed" {0 0 0};
    %vpi_call/w 5 28 "$finish" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "../basic-blocks/r-flip-flop_tb.sv";
    "../basic-blocks/r-flip-flop.sv";
    "testbench.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "../mips.sv";
    "../controller.sv";
    "../aludec.sv";
    "../maindec.sv";
    "../datapath.sv";
    "../basic-blocks/alu.sv";
    "../basic-blocks/left-shift.sv";
    "../basic-blocks/adder.sv";
    "../basic-blocks/multiplexer.sv";
    "../basic-blocks/register-file.sv";
    "../basic-blocks/sign-ext.sv";
