 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 00:10:25 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_SYS_CNTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[1]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.09       0.49 f
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.08       0.58 r
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.07       0.65 f
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       0.65 f
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       0.65 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       0.65 f
  data arrival time                                                  0.65

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_RF/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][7]/CK (DFFRHQX8M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][7]/Q (DFFRHQX8M)                  0.33       0.33 f
  U0_RF/REG1[7] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.33 f
  U0_ALU/B[7] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.33 f
  U0_ALU/add_30/B[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       0.33 f
  U0_ALU/add_30/U1_7/CO (ADDFX2M)                         0.31       0.64 f
  U0_ALU/add_30/SUM[8] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       0.64 f
  U0_ALU/U83/Y (AOI21X2M)                                 0.14       0.77 r
  U0_ALU/U82/Y (AOI21X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U0_RF/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][7]/CK (DFFRHQX8M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][7]/Q (DFFRHQX8M)                  0.37       0.37 r
  U0_RF/REG1[7] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/B[7] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/div_42/b[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       0.37 r
  U0_ALU/div_42/U45/Y (INVX10M)                           0.07       0.44 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.26       0.69 f
  U0_ALU/div_42/quotient[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       0.69 f
  U0_ALU/U12/Y (NOR2X2M)                                  0.10       0.79 r
  U0_ALU/U168/Y (AOI211X2M)                               0.08       0.87 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_RF/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][6]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][6]/Q (DFFRHQX4M)                  0.27       0.27 r
  U0_RF/REG1[6] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.27 r
  U0_ALU/B[6] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.27 r
  U0_ALU/U3/Y (BUFX8M)                                    0.11       0.38 r
  U0_ALU/U157/Y (OAI222XLM)                               0.18       0.56 f
  U0_ALU/U89/Y (AOI211X2M)                                0.18       0.74 r
  U0_ALU/U88/Y (AOI31X2M)                                 0.11       0.86 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RF/Reg_File_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][4]/CK (DFFRHQX2M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][4]/Q (DFFRHQX2M)                  0.30       0.30 f
  U0_RF/REG1[4] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.30 f
  U0_ALU/B[4] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.30 f
  U0_ALU/U130/Y (INVXLM)                                  0.09       0.39 r
  U0_ALU/U129/Y (OAI222XLM)                               0.18       0.56 f
  U0_ALU/U81/Y (AOI211X2M)                                0.18       0.74 r
  U0_ALU/U79/Y (AOI31X2M)                                 0.11       0.86 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RF/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][2]/CK (DFFRHQX2M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][2]/Q (DFFRHQX2M)                  0.35       0.35 r
  U0_RF/REG1[2] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.35 r
  U0_ALU/B[2] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.35 r
  U0_ALU/U123/Y (OAI222XLM)                               0.22       0.57 f
  U0_ALU/U74/Y (AOI211X2M)                                0.18       0.75 r
  U0_ALU/U72/Y (AOI31X2M)                                 0.11       0.86 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CNTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[1]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.09       0.49 f
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.08       0.58 r
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.07       0.65 f
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       0.65 f
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       0.65 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.15       0.80 r
  U0_ALU/U23/Y (OAI2BB1X2M)                               0.07       0.87 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CNTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[1]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.09       0.49 f
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.08       0.58 r
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.07       0.65 f
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       0.65 f
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       0.65 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.15       0.80 r
  U0_ALU/U24/Y (OAI2BB1X2M)                               0.07       0.87 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CNTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[1]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.09       0.49 f
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.08       0.58 r
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.07       0.65 f
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       0.65 f
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       0.65 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.15       0.80 r
  U0_ALU/U27/Y (OAI2BB1X2M)                               0.07       0.87 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CNTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[1]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.09       0.49 f
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.08       0.58 r
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.07       0.65 f
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       0.65 f
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       0.65 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.15       0.80 r
  U0_ALU/U26/Y (OAI2BB1X2M)                               0.07       0.87 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CNTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[1]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.09       0.49 f
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.08       0.58 r
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.07       0.65 f
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       0.65 f
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       0.65 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.15       0.80 r
  U0_ALU/U25/Y (OAI2BB1X2M)                               0.07       0.87 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CNTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[1]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.09       0.49 f
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.08       0.58 r
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.07       0.65 f
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       0.65 f
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       0.65 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.15       0.80 r
  U0_ALU/U29/Y (OAI2BB1X2M)                               0.07       0.87 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CNTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[1]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.09       0.49 f
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.08       0.58 r
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.07       0.65 f
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       0.65 f
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       0.65 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.15       0.80 r
  U0_ALU/U28/Y (OAI2BB1X2M)                               0.07       0.87 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RF/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][5]/CK (DFFRHQX2M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][5]/Q (DFFRHQX2M)                  0.31       0.31 f
  U0_RF/REG1[5] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.31 f
  U0_ALU/B[5] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.31 f
  U0_ALU/U134/Y (INVXLM)                                  0.09       0.39 r
  U0_ALU/U133/Y (OAI222XLM)                               0.18       0.57 f
  U0_ALU/U98/Y (AOI211X2M)                                0.18       0.75 r
  U0_ALU/U95/Y (AOI31X2M)                                 0.11       0.86 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RF/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][7]/CK (DFFRHQX8M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][7]/Q (DFFRHQX8M)                  0.37       0.37 r
  U0_RF/REG1[7] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/B[7] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U166/Y (OAI222XLM)                               0.18       0.55 f
  U0_ALU/U87/Y (AOI221XLM)                                0.20       0.75 r
  U0_ALU/U85/Y (AOI31X2M)                                 0.12       0.87 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_RF/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RF/Reg_File_reg[0][1]/Q (DFFRQX2M)                   0.37       0.37 r
  U0_RF/REG0[1] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U122/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/U71/Y (MX2X2M)                                   0.17       0.80 r
  U0_ALU/U69/Y (AOI31X2M)                                 0.08       0.89 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       0.89 f
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_SYS_CNTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[1]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.09       0.49 f
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.08       0.58 r
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.07       0.65 f
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       0.65 f
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       0.65 f
  U0_ALU/U46/Y (INVX2M)                                   0.21       0.86 r
  U0_ALU/U76/Y (AOI31X2M)                                 0.06       0.92 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       0.92 f
  data arrival time                                                  0.92

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U0_SYS_CNTRL/address_save_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CNTRL/address_save_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/address_save_reg[1]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CNTRL/address_save_reg[1]/QN (DFFRX1M)           0.34       0.34 r
  U0_SYS_CNTRL/U87/Y (OAI2BB2X1M)                         0.10       0.44 f
  U0_SYS_CNTRL/address_save_reg[1]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CNTRL/address_save_reg[1]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CNTRL/address_save_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CNTRL/address_save_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/address_save_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CNTRL/address_save_reg[0]/QN (DFFRX1M)           0.34       0.34 r
  U0_SYS_CNTRL/U88/Y (OAI2BB2X1M)                         0.10       0.44 f
  U0_SYS_CNTRL/address_save_reg[0]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CNTRL/address_save_reg[0]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[3]/Q (DFFRQX2M)       0.39       0.39 r
  U0_ASYNC_FIFO/U1_FIFO_WR/U7/Y (XNOR2X2M)                0.05       0.45 f
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[3]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U1_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.45       0.45 f
  U1_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]/Q (DFFRQX2M)           0.45       0.45 f
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[1]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[0]/Q (DFFRQX2M)           0.45       0.45 f
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[0]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]/Q (DFFRQX2M)           0.45       0.45 f
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[3]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]/Q (DFFRQX2M)           0.45       0.45 f
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[2]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U0_DATA_SYNC/sync_reg_reg[1]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CNTRL/address_save_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CNTRL/address_save_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/address_save_reg[2]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CNTRL/address_save_reg[2]/QN (DFFRX1M)           0.35       0.35 r
  U0_SYS_CNTRL/U63/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CNTRL/address_save_reg[2]/D (DFFRX1M)            0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CNTRL/address_save_reg[2]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_DATA_SYNC/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/in_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[1]/Q (DFFRQX2M)               0.46       0.46 f
  U0_DATA_SYNC/in_flop_reg/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/in_flop_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_SYS_CNTRL/address_save_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CNTRL/address_save_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/address_save_reg[3]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CNTRL/address_save_reg[3]/QN (DFFRX1M)           0.37       0.37 r
  U0_SYS_CNTRL/U64/Y (OAI2BB2X1M)                         0.11       0.48 f
  U0_SYS_CNTRL/address_save_reg[3]/D (DFFRX1M)            0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CNTRL/address_save_reg[3]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wPTR_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[3]/Q (DFFRQX2M)       0.48       0.48 f
  U0_ASYNC_FIFO/U1_FIFO_WR/wPTR_reg[3]/D (DFFRQX2M)       0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_FIFO_WR/wPTR_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RF/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][6]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][6]/Q (DFFRHQX4M)                  0.27       0.27 r
  U0_RF/U239/Y (MX2XLM)                                   0.21       0.48 r
  U0_RF/Reg_File_reg[1][6]/D (DFFRHQX4M)                  0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RF/Reg_File_reg[1][6]/CK (DFFRHQX4M)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[2]/Q (DFFRQX2M)       0.45       0.45 r
  U0_ASYNC_FIFO/U1_FIFO_WR/U6/Y (XNOR2X2M)                0.06       0.51 f
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[2]/D (DFFRQX2M)       0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CNTRL/cs_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.42       0.42 r
  U0_SYS_CNTRL/U56/Y (OAI211X2M)                          0.11       0.53 f
  U0_SYS_CNTRL/cs_reg[2]/D (DFFRQX2M)                     0.00       0.53 f
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CNTRL/cs_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[0]/Q (DFFRQX2M)       0.47       0.47 r
  U0_ASYNC_FIFO/U1_FIFO_WR/U17/Y (XNOR2X2M)               0.07       0.54 f
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[0]/D (DFFRQX2M)       0.00       0.54 f
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_RF/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][7]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[0][7]/Q (DFFRHQX1M)                  0.30       0.30 r
  U0_RF/U240/Y (MX2XLM)                                   0.20       0.51 r
  U0_RF/Reg_File_reg[0][7]/D (DFFRHQX1M)                  0.00       0.51 r
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RF/Reg_File_reg[0][7]/CK (DFFRHQX1M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_RF/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][1]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][1]/Q (DFFRHQX4M)                  0.33       0.33 r
  U0_RF/U230/Y (MX2XLM)                                   0.23       0.56 r
  U0_RF/Reg_File_reg[1][1]/D (DFFRHQX4M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RF/Reg_File_reg[1][1]/CK (DFFRHQX4M)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_FIFO_WR/wPTR_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U1_FIFO_WR/wbin_reg[1]/Q (DFFRQX2M)       0.51       0.51 r
  U0_ASYNC_FIFO/U1_FIFO_WR/U16/Y (XNOR2X2M)               0.07       0.58 f
  U0_ASYNC_FIFO/U1_FIFO_WR/wPTR_reg[0]/D (DFFRQX2M)       0.00       0.58 f
  data arrival time                                                  0.58

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_FIFO_WR/wPTR_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U16/Y (OAI22X1M)
                                                          0.06       0.42 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_UART/U0_UART_RX/U0_FSM/cs_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_FSM/cs_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[2]/Q (DFFRQX2M)        0.46       0.46 r
  U0_UART/U0_UART_RX/U0_FSM/U21/Y (OAI21X2M)              0.08       0.54 f
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[1]/D (DFFRQX2M)        0.00       0.54 f
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U12/Y (OAI32X1M)
                                                          0.11       0.55 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[2]/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U15/Y (AOI21X2M)
                                                          0.05       0.41 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U13/Y (AOI21X2M)
                                                          0.07       0.47 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U12/Y (OAI31X1M)
                                                          0.09       0.56 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT_reg/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U21/Y (NOR2X2M)
                                                          0.06       0.56 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT_reg/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT (UART_RX_DATA_SAMPLING)
                                                          0.00       0.42 r
  U0_UART/U0_UART_RX/U0_STP_CHK/SAMPLED_BIT (UART_RX_STP_CHK)
                                                          0.00       0.42 r
  U0_UART/U0_UART_RX/U0_STP_CHK/U2/Y (OAI2BB2X1M)         0.11       0.52 f
  U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR_reg/D (DFFRHQX8M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR_reg/CK (DFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/U0_UART_RX/U0_PAR_CHK/par_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_PAR_CHK/PAR_ERR_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_PAR_CHK/par_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/U0_UART_RX/U0_PAR_CHK/par_reg/Q (DFFRQX2M)      0.37       0.37 r
  U0_UART/U0_UART_RX/U0_PAR_CHK/U9/Y (XNOR2X2M)           0.05       0.42 f
  U0_UART/U0_UART_RX/U0_PAR_CHK/U8/Y (OAI2BB2X1M)         0.15       0.57 r
  U0_UART/U0_UART_RX/U0_PAR_CHK/PAR_ERR_reg/D (DFFRHQX8M)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_PAR_CHK/PAR_ERR_reg/CK (DFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U15/Y (OAI22X1M)
                                                          0.11       0.58 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[1]/D (DFFRQX2M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U11/Y (OAI32X1M)
                                                          0.12       0.60 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[0]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U14/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U8/Y (OAI22X1M)      0.06       0.60 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U17/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U3/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U19/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U7/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U18/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U6/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U16/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U5/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U15/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U4/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U19/Y (INVX2M)      0.07       0.55 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U5/Y (OAI32X1M)     0.09       0.63 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[0]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U18/Y (INVX2M)      0.07       0.55 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U6/Y (OAI32X1M)     0.09       0.64 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[1]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U17/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U11/Y (OAI2BB2X1M)
                                                          0.09       0.64 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U13/Y (INVX2M)       0.07       0.56 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U12/Y (OAI2BB2X1M)
                                                          0.09       0.65 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[3]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U19/Y (INVX2M)
                                                          0.08       0.58 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U17/Y (OAI2BB2X1M)
                                                          0.08       0.65 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[3]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_FSM/BUSY_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]/Q (DFFRQX2M)        0.40       0.40 r
  U0_UART/U0_UART_TX/U0_FSM/U13/Y (OAI21X2M)              0.07       0.47 f
  U0_UART/U0_UART_TX/U0_FSM/BUSY_reg/D (DFFRQX2M)         0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_FSM/BUSY_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U11/Y (OAI32X1M)       0.09       0.48 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_TX/U0_FSM/cs_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_FSM/cs_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[2]/Q (DFFRQX2M)        0.41       0.41 r
  U0_UART/U0_UART_TX/U0_FSM/U12/Y (OAI21X2M)              0.07       0.49 f
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[1]/D (DFFRQX2M)        0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_TX/U0_FSM/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[1]/Q (DFFRQX2M)        0.40       0.40 r
  U0_UART/U0_UART_TX/U0_FSM/U5/Y (OAI22X1M)               0.09       0.49 f
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]/D (DFFRQX2M)        0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U14/Y (AOI2BB2XLM)     0.09       0.48 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/busy_reg/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/busy_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[1]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U7/Y (OAI32X1M)        0.10       0.49 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U13/Y (OAI2BB2X1M)     0.09       0.49 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_MUX/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[0]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/SER_OUT (UART_TX_SERIALIZER)
                                                          0.00       0.37 r
  U0_UART/U0_UART_TX/U0_MUX/IN2 (UART_TX_MUX)             0.00       0.37 r
  U0_UART/U0_UART_TX/U0_MUX/U5/Y (AOI22X1M)               0.08       0.44 f
  U0_UART/U0_UART_TX/U0_MUX/U3/Y (OAI2B2X1M)              0.13       0.58 r
  U0_UART/U0_UART_TX/U0_MUX/TX_OUT_reg/D (DFFRHQX8M)      0.00       0.58 r
  data arrival time                                                  0.58

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_MUX/TX_OUT_reg/CK (DFFRHQX8M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_FSM/cs_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]/Q (DFFRQX2M)        0.40       0.40 r
  U0_UART/U0_UART_TX/U0_FSM/U16/Y (INVX2M)                0.06       0.46 f
  U0_UART/U0_UART_TX/U0_FSM/U15/Y (AOI2B1X1M)             0.09       0.55 r
  U0_UART/U0_UART_TX/U0_FSM/U14/Y (NOR2BX2M)              0.05       0.60 f
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[2]/D (DFFRQX2M)        0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U29/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U27/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U25/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U23/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U21/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U19/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U18/Y (AOI22X1M)       0.10       0.56 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U17/Y (OAI2BB1X2M)     0.06       0.62 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[6]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U9/Y (AO2B2X2M)       0.13       0.50 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[1]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U4/Y (AO2B2X2M)       0.13       0.50 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[5]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U8/Y (AO2B2X2M)       0.13       0.50 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[0]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U3/Y (AO2B2X2M)       0.13       0.50 r
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/Q (DFFRQX2M)       0.39       0.39 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U7/Y (XNOR2X2M)                0.05       0.45 f
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.45       0.45 f
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[3]/Q (DFFRQX2M)           0.45       0.45 f
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[3]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[2]/Q (DFFRQX2M)           0.45       0.45 f
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[2]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]/Q (DFFRQX2M)           0.45       0.45 f
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[1]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[0]/Q (DFFRQX2M)           0.45       0.45 f
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[0]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U9/Y (XNOR2X2M)                0.06       0.46 f
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/D (DFFRQX2M)       0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/U0_UART_TX/U0_FSM/BUSY_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_FSM/BUSY_reg/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_FSM/BUSY_reg/Q (DFFRQX2M)         0.46       0.46 f
  U0_UART/U0_UART_TX/U0_FSM/BUSY (UART_TX_FSM)            0.00       0.46 f
  U0_UART/U0_UART_TX/BUSY (UART_TX)                       0.00       0.46 f
  U0_UART/TX_OUT_V (UART_DATA_WIDTH8)                     0.00       0.46 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.46 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/Q (DFFRQX2M)       0.48       0.48 f
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/D (DFFRQX2M)       0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_CLKDIV/DIV_CLK_O_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/DIV_CLK_O_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/DIV_CLK_O_reg/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLKDIV/DIV_CLK_O_reg/Q (DFFRQX2M)                    0.39       0.39 r
  U0_CLKDIV/U20/Y (INVX2M)                                0.06       0.45 f
  U0_CLKDIV/U5/Y (XNOR2X2M)                               0.11       0.56 f
  U0_CLKDIV/DIV_CLK_O_reg/D (DFFRQX2M)                    0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLKDIV/DIV_CLK_O_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U1_CLKDIV/DIV_CLK_O_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/DIV_CLK_O_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/DIV_CLK_O_reg/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLKDIV/DIV_CLK_O_reg/Q (DFFRQX2M)                    0.39       0.39 r
  U1_CLKDIV/U22/Y (INVX2M)                                0.06       0.45 f
  U1_CLKDIV/U5/Y (XNOR2X2M)                               0.11       0.56 f
  U1_CLKDIV/DIV_CLK_O_reg/D (DFFRQX2M)                    0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLKDIV/DIV_CLK_O_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/Q (DFFRQX2M)       0.39       0.39 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U20/Y (CLKXOR2X2M)             0.20       0.60 f
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[2]/D (DFFRQX2M)       0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U16/Y (INVX2M)                 0.07       0.47 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U18/Y (XNOR2X2M)               0.15       0.62 f
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[0]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_CLKDIV/bit_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[7]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[7]/Q (DFFRQX2M)                 0.39       0.39 r
  U0_CLKDIV/U17/Y (AO22X1M)                               0.14       0.53 r
  U0_CLKDIV/bit_count_reg[7]/D (DFFRQX2M)                 0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLKDIV/bit_count_reg[7]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U1_CLKDIV/bit_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[7]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[7]/Q (DFFRQX2M)                 0.39       0.39 r
  U1_CLKDIV/U19/Y (AO22X1M)                               0.14       0.53 r
  U1_CLKDIV/bit_count_reg[7]/D (DFFRQX2M)                 0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLKDIV/bit_count_reg[7]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_CLKDIV/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[2]/Q (DFFRQX2M)                 0.40       0.40 r
  U0_CLKDIV/U12/Y (AO22X1M)                               0.15       0.55 r
  U0_CLKDIV/bit_count_reg[2]/D (DFFRQX2M)                 0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLKDIV/bit_count_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_CLKDIV/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[2]/Q (DFFRQX2M)                 0.40       0.40 r
  U1_CLKDIV/U14/Y (AO22X1M)                               0.15       0.55 r
  U1_CLKDIV/bit_count_reg[2]/D (DFFRQX2M)                 0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLKDIV/bit_count_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_CLKDIV/bit_count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[4]/Q (DFFRQX2M)                 0.40       0.40 r
  U0_CLKDIV/U14/Y (AO22X1M)                               0.15       0.55 r
  U0_CLKDIV/bit_count_reg[4]/D (DFFRQX2M)                 0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLKDIV/bit_count_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_CLKDIV/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[3]/Q (DFFRQX2M)                 0.40       0.40 r
  U0_CLKDIV/U13/Y (AO22X1M)                               0.15       0.55 r
  U0_CLKDIV/bit_count_reg[3]/D (DFFRQX2M)                 0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLKDIV/bit_count_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


1
