// Seed: 2376602322
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  if (1 + id_4) begin : LABEL_0
    begin : LABEL_0
      assign id_1 = 1;
    end
  end else uwire id_14, id_15;
  id_16(
      1'b0, 1 && ~id_15, 1, id_3, 1'd0, id_4, 1, ((-1)), -1 - 1, 1, 1, 1, id_15 - ""
  );
endmodule
module module_1 #(
    parameter id_12 = 32'd15,
    parameter id_13 = 32'd35,
    parameter id_14 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  defparam id_12 = -1, id_13 = id_10, id_14 = id_10;
  and primCall (id_4, id_9, id_2, id_14, id_10, id_12, id_3, id_13, id_11);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_9,
      id_9,
      id_9,
      id_6,
      id_5,
      id_4,
      id_2,
      id_11,
      id_2,
      id_4
  );
endmodule
