<html><head><title>Icestorm: STP (pre-index, S) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STP (pre-index, S)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stp s0, s1, [x6, #0x10]!
  nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 7 nops): 2.000</p><p>Issues: 3.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>9006</td><td>4238</td><td>3043</td><td>1015</td><td>1014</td><td>1014</td><td>1014</td><td>1014</td><td>1000</td><td>3000</td><td>8773</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2431</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8762</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2325</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8770</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8816</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8775</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8762</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8806</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8762</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8798</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8762</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 3->3</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stp s0, s1, [x6, #0x10]!</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1379</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20224</td><td>15038</td><td>30900</td><td>10412</td><td>10308</td><td>10180</td><td>10411</td><td>10308</td><td>10002</td><td>38276</td><td>194183</td><td>40030</td><td>30116</td><td>200</td><td>10007</td><td>10007</td><td>200</td><td>20014</td><td>20014</td><td>10006</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11372</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35749</td><td>193796</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11371</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35746</td><td>194410</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11367</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35745</td><td>194428</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11412</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35748</td><td>193600</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11376</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35746</td><td>194032</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11399</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35746</td><td>193798</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11379</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35747</td><td>194824</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11391</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35745</td><td>194086</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11390</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35748</td><td>194662</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1384</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20044</td><td>14977</td><td>30813</td><td>10322</td><td>10311</td><td>10180</td><td>10323</td><td>10313</td><td>10001</td><td>35287</td><td>194310</td><td>40026</td><td>30023</td><td>20</td><td>10006</td><td>10006</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11384</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35623</td><td>193590</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11360</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35623</td><td>193842</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11386</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35624</td><td>194022</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11380</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35616</td><td>195255</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11478</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35628</td><td>194328</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11632</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35623</td><td>194617</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11367</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35590</td><td>193841</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11445</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35624</td><td>193860</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11366</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35625</td><td>194112</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  stp s0, s1, [x6, #0x10]!
  stp s0, s1, [x7, #0x10]!
  stp s0, s1, [x8, #0x10]!
  stp s0, s1, [x9, #0x10]!
  stp s0, s1, [x10, #0x10]!
  stp s0, s1, [x11, #0x10]!
  stp s0, s1, [x12, #0x10]!
  stp s0, s1, [x13, #0x10]!</pre><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160224</td><td>82071</td><td>240893</td><td>80407</td><td>80306</td><td>80180</td><td>80408</td><td>80308</td><td>80002</td><td>240318</td><td>1360265</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360265</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80032</td><td>240408</td><td>1361076</td><td>320146</td><td>240204</td><td>200</td><td>80036</td><td>80036</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360265</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360265</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360265</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160072</td><td>160072</td><td>80035</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80058</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80003</td><td>240321</td><td>1360519</td><td>320030</td><td>240117</td><td>200</td><td>80007</td><td>80007</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360216</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360265</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360543</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160044</td><td>82053</td><td>240817</td><td>80324</td><td>80313</td><td>80180</td><td>80325</td><td>80315</td><td>80002</td><td>240048</td><td>1360211</td><td>320026</td><td>240024</td><td>20</td><td>80006</td><td>80006</td><td>20</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80045</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360057</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80045</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360057</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80045</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360057</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80045</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80032</td><td>240138</td><td>1361039</td><td>320146</td><td>240114</td><td>20</td><td>80036</td><td>80036</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80045</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360057</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80045</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360057</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160025</td><td>80154</td><td>240097</td><td>80045</td><td>80034</td><td>80018</td><td>80046</td><td>80036</td><td>80000</td><td>240030</td><td>1360057</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80045</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360057</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80045</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360057</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>