$date
	Sun Oct 23 04:13:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#552457
b11000 !
1"
#552458
b11000 &
b11000 %
1$
#552459
0"
#552462
b1100 &
b1100 %
#552466
b110 &
b110 %
#552470
b11 &
b11 %
#552474
b1010 &
b1010 %
#552478
b101 &
b101 %
#552482
b10000 &
b10000 %
#552486
b1000 &
b1000 %
#552490
b100 &
b100 %
#552494
b10 &
b10 %
#552498
b1 &
b1 %
1#
#552502
b0 &
0#
b0 %
0$
#1575341
b10111 !
1"
#1575342
b10111 &
b10111 %
1$
#1575343
0"
#1575346
b1000110 &
b1000110 %
#1575350
b100011 &
b100011 %
#1575354
b1101010 &
b1101010 %
#1575358
b110101 &
b110101 %
#1575362
b10100000 &
b10100000 %
#1575366
b1010000 &
b1010000 %
#1575370
b101000 &
b101000 %
#1575374
b10100 &
b10100 %
#1575378
b1010 &
b1010 %
#1575382
b101 &
b101 %
#1575386
b10000 &
b10000 %
#1575390
b1000 &
b1000 %
#1575394
b100 &
b100 %
#1575398
b10 &
b10 %
#1575402
b1 &
b1 %
1#
#1575406
b0 &
0#
b0 %
0$
#2631204
b1101 !
1"
#2631206
b1101 &
b1101 %
1$
#2631207
0"
#2631210
b101000 &
b101000 %
#2631214
b10100 &
b10100 %
#2631218
b1010 &
b1010 %
#2631222
b101 &
b101 %
#2631226
b10000 &
b10000 %
#2631230
b1000 &
b1000 %
#2631234
b100 &
b100 %
#2631238
b10 &
b10 %
#2631242
b1 &
b1 %
1#
#2631246
b0 &
0#
b0 %
0$
#4500012
