 
cpldfit:  version J.36                              Xilinx Inc.
                                  Fitter Report
Design Name: TRAFFIC_lights                      Date:  1-19-2016, 10:07AM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
27 /36  ( 75%) 98  /180  ( 54%) 27 /108 ( 25%)   18 /36  ( 50%) 10 /34  ( 29%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          11/18        8/54       20/90       4/17
FB2          16/18       19/54       78/90       4/17
             -----       -----       -----      -----    
             27/36       27/108      98/180      8/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    1           1    |  I/O              :     8      28
Output        :    8           8    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     10          10

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 27 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                    Pts   Inps          No.  Type    Use     Mode Rate State
lights<2>               2     4     FB1_2   41   I/O     O       LOW  FAST RESET
lights<3>               2     4     FB1_8   3    I/O     O       LOW  FAST RESET
lights<5>               2     4     FB1_12  8    I/O     O       LOW  FAST RESET
lights<7>               2     4     FB1_16  16   I/O     O       LOW  FAST RESET
lights<0>               2     3     FB2_2   38   I/O     O       LOW  FAST RESET
lights<1>               2     4     FB2_8   31   I/O     O       LOW  FAST RESET
lights<4>               2     2     FB2_12  27   I/O     O       LOW  FAST RESET
lights<6>               2     4     FB2_16  20   I/O     O       LOW  FAST RESET

** 19 Buried Nodes **

Signal                  Total Total Loc     Pwr  Reg Init
Name                    Pts   Inps          Mode State
lights_3/lights_3_RSTF  1     2     FB1_10  LOW  
lights_1/lights_1_RSTF  1     2     FB1_11  LOW  
prevState<2>            2     2     FB1_13  LOW  RESET
prevState<1>            2     2     FB1_14  LOW  RESET
prevState<0>            2     2     FB1_15  LOW  RESET
lights_7/lights_7_RSTF  2     3     FB1_17  LOW  
lights_6/lights_6_RSTF  2     3     FB1_18  LOW  
state<0>                14    10    FB2_1   LOW  RESET
lights_5/lights_5_RSTF  2     3     FB2_3   LOW  
lights_4/lights_4_SETF  2     5     FB2_4   LOW  
lights_4/lights_4_RSTF  2     3     FB2_5   LOW  
cnt<3>                  6     8     FB2_6   LOW  RESET
state<1>                7     9     FB2_7   LOW  RESET
lights_2/lights_2_RSTF  2     3     FB2_9   LOW  
cnt<2>                  7     11    FB2_10  LOW  RESET
state<2>                8     9     FB2_11  LOW  RESET
cnt<0>                  8     11    FB2_14  LOW  RESET
cnt<1>                  10    10    FB2_15  LOW  RESET
lights_0/lights_0_SETF  2     3     FB2_17  LOW  

** 2 Inputs **

Signal                  Loc     Pin  Pin     Pin     
Name                            No.  Type    Use     
clk                     FB1_3   43~  GCK/I/O GCK
emg                     FB2_5   34   GTS/I/O I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     
lights<2>             2       0     0   3     FB1_2   41    I/O     O
(unused)              0       0     0   5     FB1_3   43    GCK/I/O GCK
(unused)              0       0     0   5     FB1_4   42    I/O     
(unused)              0       0     0   5     FB1_5   44    GCK/I/O 
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
lights<3>             2       0     0   3     FB1_8   3     I/O     O
(unused)              0       0     0   5     FB1_9   5     I/O     
lights_3/lights_3_RSTF
                      1       0     0   4     FB1_10  6     I/O     (b)
lights_1/lights_1_RSTF
                      1       0     0   4     FB1_11  7     I/O     (b)
lights<5>             2       0     0   3     FB1_12  8     I/O     O
prevState<2>          2       0     0   3     FB1_13  12    I/O     (b)
prevState<1>          2       0     0   3     FB1_14  13    I/O     (b)
prevState<0>          2       0     0   3     FB1_15  14    I/O     (b)
lights<7>             2       0     0   3     FB1_16  16    I/O     O
lights_7/lights_7_RSTF
                      2       0     0   3     FB1_17  18    I/O     (b)
lights_6/lights_6_RSTF
                      2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: emg                      4: lights_5/lights_5_RSTF   7: state<1> 
  2: lights_2/lights_2_RSTF   5: lights_7/lights_7_RSTF   8: state<2> 
  3: lights_3/lights_3_RSTF   6: state<0>               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
lights<2>            .X...XXX................................ 4
lights<3>            ..X..XXX................................ 4
lights_3/lights_3_RSTF 
                     .....XX................................. 2
lights_1/lights_1_RSTF 
                     .....X.X................................ 2
lights<5>            ...X.XXX................................ 4
prevState<2>         X......X................................ 2
prevState<1>         X.....X................................. 2
prevState<0>         X....X.................................. 2
lights<7>            ....XXXX................................ 4
lights_7/lights_7_RSTF 
                     .....XXX................................ 3
lights_6/lights_6_RSTF 
                     .....XXX................................ 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               19/35
Number of signals used by logic mapping into function block:  19
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
state<0>             14       9<-   0   0     FB2_1   39    I/O     (b)
lights<0>             2       0   /\2   1     FB2_2   38    I/O     O
lights_5/lights_5_RSTF
                      2       0     0   3     FB2_3   36    GTS/I/O (b)
lights_4/lights_4_SETF
                      2       0     0   3     FB2_4   37    I/O     (b)
lights_4/lights_4_RSTF
                      2       0   \/3   0     FB2_5   34    GTS/I/O I
cnt<3>                6       3<- \/2   0     FB2_6   33    GSR/I/O (b)
state<1>              7       2<-   0   0     FB2_7   32    I/O     (b)
lights<1>             2       0   \/2   1     FB2_8   31    I/O     O
lights_2/lights_2_RSTF
                      2       2<- \/5   0     FB2_9   30    I/O     (b)
cnt<2>                7       5<- \/3   0     FB2_10  29    I/O     (b)
state<2>              8       3<-   0   0     FB2_11  28    I/O     (b)
lights<4>             2       0   \/1   2     FB2_12  27    I/O     O
(unused)              0       0   \/5   0     FB2_13  23    I/O     (b)
cnt<0>                8       6<- \/3   0     FB2_14  22    I/O     (b)
cnt<1>               10       5<-   0   0     FB2_15  21    I/O     (b)
lights<6>             2       0   /\2   1     FB2_16  20    I/O     O
lights_0/lights_0_SETF
                      2       0   \/2   1     FB2_17  19    I/O     (b)
(unused)              0       0   \/5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: cnt<0>                   8: lights_3/lights_3_RSTF  14: prevState<0> 
  2: cnt<1>                   9: lights_4/lights_4_RSTF  15: prevState<1> 
  3: cnt<2>                  10: lights_4/lights_4_SETF  16: prevState<2> 
  4: cnt<3>                  11: lights_5/lights_5_RSTF  17: state<0> 
  5: emg                     12: lights_6/lights_6_RSTF  18: state<1> 
  6: lights_0/lights_0_SETF  13: lights_7/lights_7_RSTF  19: state<2> 
  7: lights_1/lights_1_RSTF 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
state<0>             XXXXX....X...X..XXX..................... 10
lights<0>            .....X...........XX..................... 3
lights_5/lights_5_RSTF 
                     ................XXX..................... 3
lights_4/lights_4_SETF 
                     .......XX.......XXX..................... 5
lights_4/lights_4_RSTF 
                     ................XXX..................... 3
cnt<3>               XXXXX...........XXX..................... 8
state<1>             XXXXX.........X.XXX..................... 9
lights<1>            ......X.........XXX..................... 4
lights_2/lights_2_RSTF 
                     ................XXX..................... 3
cnt<2>               XXXXX.X..XX.X....XX..................... 11
state<2>             XXXXX..........XXXX..................... 9
lights<4>            ........XX.............................. 2
cnt<0>               XXXXX.X..X..X...XXX..................... 11
cnt<1>               XXXXX.X.....X...XXX..................... 10
lights<6>            ...........X....XXX..................... 4
lights_0/lights_0_SETF 
                     ................XXX..................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********





FDCPE_cnt0: FDCPE port map (cnt(0),cnt_D(0),clk,'0','0',NOT emg);
cnt_D(0) <= ((EXP4_.EXP)
	OR (NOT cnt(0) AND NOT cnt(2) AND NOT cnt(3) AND NOT state(2)));

FDCPE_cnt1: FDCPE port map (cnt(1),cnt_D(1),clk,'0','0',NOT emg);
cnt_D(1) <= ((cnt(0).EXP)
	OR (lights_6.EXP)
	OR (cnt(1) AND state(2) AND state(1))
	OR (cnt(0) AND NOT cnt(1) AND NOT cnt(2) AND NOT cnt(3) AND NOT state(2))
	OR (cnt(0) AND NOT cnt(1) AND NOT cnt(2) AND NOT cnt(3) AND NOT state(1))
	OR (NOT cnt(0) AND cnt(1) AND NOT cnt(2) AND NOT cnt(3) AND NOT state(2)));

FDCPE_cnt2: FDCPE port map (cnt(2),cnt_D(2),clk,'0','0',NOT emg);
cnt_D(2) <= ((lights_2/lights_2_RSTF.EXP)
	OR (cnt(2) AND state(2) AND state(1)));

FDCPE_cnt3: FDCPE port map (cnt(3),cnt_D(3),clk,'0','0',NOT emg);
cnt_D(3) <= ((lights_4/lights_4_RSTF.EXP)
	OR (cnt(3) AND state(2) AND state(1))
	OR (NOT cnt(1) AND NOT cnt(2) AND cnt(3) AND state(2) AND NOT state(0)));

FDCPE_lights0: FDCPE port map (lights(0),'0','0',lights_CLR(0),NOT lights_0/lights_0_SETF);
lights_CLR(0) <= (state(2) AND NOT state(1));

FDCPE_lights1: FDCPE port map (lights(1),'0','0',NOT lights_1/lights_1_RSTF,lights_PRE(1));
lights_PRE(1) <= (state(2) AND NOT state(1) AND state(0));

FDCPE_lights2: FDCPE port map (lights(2),'0','0',NOT lights_2/lights_2_RSTF,lights_PRE(2));
lights_PRE(2) <= (state(2) AND NOT state(1) AND NOT state(0));

FDCPE_lights3: FDCPE port map (lights(3),'0','0',NOT lights_3/lights_3_RSTF,lights_PRE(3));
lights_PRE(3) <= (NOT state(2) AND state(1) AND state(0));

FDCPE_lights4: FDCPE port map (lights(4),'0','0',lights_4/lights_4_RSTF,lights_4/lights_4_SETF);

FDCPE_lights5: FDCPE port map (lights(5),'0','0',NOT lights_5/lights_5_RSTF,lights_PRE(5));
lights_PRE(5) <= (NOT state(2) AND state(1) AND NOT state(0));

FDCPE_lights6: FDCPE port map (lights(6),'0','0',NOT lights_6/lights_6_RSTF,lights_PRE(6));
lights_PRE(6) <= (NOT state(2) AND NOT state(1) AND state(0));

FDCPE_lights7: FDCPE port map (lights(7),'0','0',NOT lights_7/lights_7_RSTF,lights_PRE(7));
lights_PRE(7) <= (NOT state(2) AND NOT state(1) AND NOT state(0));


lights_0/lights_0_SETF <= ((state(2) AND NOT state(1))
	OR (state(2) AND state(0)));


lights_1/lights_1_RSTF <= (state(2) AND state(0));


lights_2/lights_2_RSTF <= lights_1.EXP;


lights_3/lights_3_RSTF <= (state(1) AND state(0));


lights_4/lights_4_RSTF <= ((NOT state(2) AND state(1) AND NOT state(0))
	OR (NOT state(2) AND NOT state(1) AND state(0)));


lights_4/lights_4_SETF <= ((NOT lights_3/lights_3_RSTF AND NOT lights_4/lights_4_RSTF)
	OR (NOT state(2) AND state(1) AND state(0)));


lights_5/lights_5_RSTF <= ((state(2) AND state(1) AND state(0))
	OR (NOT state(2) AND state(1) AND NOT state(0)));


lights_6/lights_6_RSTF <= ((state(2) AND state(1) AND state(0))
	OR (NOT state(2) AND NOT state(1) AND state(0)));


lights_7/lights_7_RSTF <= ((state(2) AND state(1) AND state(0))
	OR (NOT state(2) AND NOT state(1) AND NOT state(0)));

FDCPE_prevState0: FDCPE port map (prevState(0),state(0),clk,'0','0',emg);

FDCPE_prevState1: FDCPE port map (prevState(1),state(1),clk,'0','0',emg);

FDCPE_prevState2: FDCPE port map (prevState(2),state(2),clk,'0','0',emg);

FDCPE_state0: FDCPE port map (state(0),state_D(0),clk,'0','0');
state_D(0) <= ((lights_0.EXP)
	OR (EXP5_.EXP)
	OR (NOT emg AND cnt(3) AND NOT state(2) AND NOT state(0))
	OR (NOT emg AND cnt(1) AND cnt(2) AND NOT state(2) AND NOT state(0))
	OR (NOT emg AND cnt(1) AND cnt(3) AND NOT state(1) AND NOT state(0))
	OR (NOT emg AND cnt(2) AND cnt(3) AND NOT state(1) AND NOT state(0))
	OR (NOT emg AND NOT cnt(2) AND NOT cnt(3) AND NOT state(2) AND state(0)));

FDCPE_state1: FDCPE port map (state(1),state_D(1),clk,'0','0');
state_D(1) <= ((emg)
	OR (cnt(3).EXP)
	OR (prevState(1) AND state(1) AND NOT state(0))
	OR (NOT state(2) AND state(1) AND NOT state(0))
	OR (NOT cnt(2) AND NOT cnt(3) AND NOT state(2) AND state(1))
	OR (cnt(2) AND cnt(3) AND NOT state(2) AND NOT state(1) AND 
	state(0)));

FDCPE_state2: FDCPE port map (state(2),state_D(2),clk,'0','0');
state_D(2) <= ((emg)
	OR (cnt(2).EXP)
	OR (prevState(2) AND state(2) AND NOT state(0))
	OR (state(2) AND NOT state(1) AND NOT state(0))
	OR (cnt(3) AND NOT state(2) AND state(1) AND state(0))
	OR (cnt(0) AND cnt(2) AND NOT state(2) AND state(1) AND 
	state(0)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 KPR                              24 TDO                           
  3 lights<3>                        25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 lights<4>                     
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 lights<5>                        30 KPR                           
  9 TDI                              31 lights<1>                     
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 KPR                              34 emg                           
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 lights<7>                        38 lights<0>                     
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 lights<2>                     
 20 lights<6>                        42 KPR                           
 21 KPR                              43 clk                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
