D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath_tb.sv {2 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath_tb
** Warning: D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath_tb.sv(414): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	datapath_tb

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/shifter.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/shifter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/regfile.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/shifter_tb.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/shifter_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter_tb

Top level modules:
	shifter_tb

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module StateController

Top level modules:
	StateController

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/lab6_autograder_check.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/lab6_autograder_check.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab6_check

Top level modules:
	lab6_check

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/lab6_top.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/lab6_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab6_top
-- Compiling module input_iface
-- Compiling module vDFF
-- Compiling module sseg

Top level modules:
	lab6_top

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/instructionDecoder.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/instructionDecoder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module InstructionDecoder

Top level modules:
	InstructionDecoder

} {} {}} D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/alu.sv {1 {vlog -work work -sv -stats=none D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}}
