$comment
	File created using the following command:
		vcd file comparador.msim.vcd -direction
$end
$date
	Sun May 22 13:13:30 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module comparador_vhd_vec_tst $end
$var wire 1 ! A [1] $end
$var wire 1 " A [0] $end
$var wire 1 # B [1] $end
$var wire 1 $ B [0] $end
$var wire 1 % igual $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_A [1] $end
$var wire 1 0 ww_A [0] $end
$var wire 1 1 ww_B [1] $end
$var wire 1 2 ww_B [0] $end
$var wire 1 3 ww_igual $end
$var wire 1 4 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 5 \B[0]~input_o\ $end
$var wire 1 6 \A[0]~input_o\ $end
$var wire 1 7 \B[1]~input_o\ $end
$var wire 1 8 \A[1]~input_o\ $end
$var wire 1 9 \Equal0~0_combout\ $end
$var wire 1 : \ALT_INV_B[1]~input_o\ $end
$var wire 1 ; \ALT_INV_A[1]~input_o\ $end
$var wire 1 < \ALT_INV_B[0]~input_o\ $end
$var wire 1 = \ALT_INV_A[0]~input_o\ $end
$var wire 1 > \ALT_INV_Equal0~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0&
1'
x(
1)
1*
1+
1,
1-
1.
13
x4
05
06
07
08
09
1:
1;
1<
1=
1>
0!
0"
0#
0$
0/
00
01
02
$end
#20000
1#
1$
12
11
17
15
0<
0:
19
0>
03
0%
#40000
1!
1"
10
1/
18
16
0=
0;
09
1>
13
1%
#60000
0#
0$
02
01
07
05
1<
1:
19
0>
03
0%
#80000
0!
0"
00
0/
08
06
1=
1;
09
1>
13
1%
#100000
1#
11
17
0:
19
0>
03
0%
#120000
1!
1/
18
0;
09
1>
13
1%
#140000
0#
01
07
1:
19
0>
03
0%
#160000
0!
0/
08
1;
09
1>
13
1%
#200000
1"
1$
10
12
15
16
0=
0<
#240000
0"
0$
00
02
05
06
1=
1<
#1000000
