Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 15:06:16 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_watch_timing_summary_routed.rpt -pb uart_watch_timing_summary_routed.pb -rpx uart_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_Stopwatch_BD/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_Stopwatch_BD/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Watch/U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.148        0.000                      0                  250        0.186        0.000                      0                  250        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.148        0.000                      0                  250        0.186        0.000                      0                  250        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.087ns (22.538%)  route 3.736ns (77.462%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.631     5.152    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X65Y15         FDCE                                         r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.419     5.571 f  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.292     6.864    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg_n_0_[16]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.296     7.160 r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.731    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.855 r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     8.409    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.533 f  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.319     9.851    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X65Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.975    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X65Y16         FDCE                                         r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.853    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X65Y16         FDCE                                         r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.031    15.123    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.115ns (22.985%)  route 3.736ns (77.015%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.631     5.152    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X65Y15         FDCE                                         r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.419     5.571 f  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.292     6.864    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg_n_0_[16]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.296     7.160 r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.731    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.855 r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     8.409    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.533 f  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.319     9.851    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X65Y16         LUT2 (Prop_lut2_I0_O)        0.152    10.003 r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000    10.003    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]
    SLICE_X65Y16         FDCE                                         r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.853    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X65Y16         FDCE                                         r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.075    15.167    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.918ns (21.153%)  route 3.422ns (78.847%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.150    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.841     6.510    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[5]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2/O
                         net (fo=3, routed)           0.667     7.301    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.425 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.327     8.752    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.904 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.586     9.490    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X58Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.507    14.848    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X58Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_CE)      -0.413    14.674    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.918ns (21.153%)  route 3.422ns (78.847%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.150    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.841     6.510    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[5]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2/O
                         net (fo=3, routed)           0.667     7.301    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.425 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.327     8.752    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.904 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.586     9.490    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X58Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.507    14.848    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X58Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_CE)      -0.413    14.674    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.918ns (21.153%)  route 3.422ns (78.847%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.150    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.841     6.510    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[5]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2/O
                         net (fo=3, routed)           0.667     7.301    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.425 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.327     8.752    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.904 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.586     9.490    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X58Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.507    14.848    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X58Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_CE)      -0.413    14.674    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.918ns (21.153%)  route 3.422ns (78.847%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.150    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.841     6.510    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[5]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2/O
                         net (fo=3, routed)           0.667     7.301    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.425 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.327     8.752    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.904 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.586     9.490    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X58Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.507    14.848    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X58Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_CE)      -0.413    14.674    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.918ns (21.220%)  route 3.408ns (78.780%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.150    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.841     6.510    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[5]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2/O
                         net (fo=3, routed)           0.667     7.301    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.425 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.327     8.752    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.904 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.573     9.476    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X59Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.507    14.848    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X59Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDCE (Setup_fdce_C_CE)      -0.413    14.674    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.890ns (20.614%)  route 3.428ns (79.386%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.150    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.841     6.510    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[5]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2/O
                         net (fo=3, routed)           0.667     7.301    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.425 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.327     8.752    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.876 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.592     9.468    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/E[0]
    SLICE_X57Y18         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.443    14.784    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X57Y18         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X57Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.804    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.918ns (22.314%)  route 3.196ns (77.686%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.150    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.841     6.510    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[5]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2/O
                         net (fo=3, routed)           0.667     7.301    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_2_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.425 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.327     8.752    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.904 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.361     9.264    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X56Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.442    14.783    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDCE (Setup_fdce_C_CE)      -0.377    14.631    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.087ns (23.625%)  route 3.514ns (76.375%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.631     5.152    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X65Y15         FDCE                                         r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.419     5.571 f  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.292     6.864    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg_n_0_[16]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.296     7.160 r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.731    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.855 r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     8.409    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.533 f  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.097     9.629    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X65Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.753 r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.753    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter[14]
    SLICE_X65Y16         FDCE                                         r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.853    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X65Y16         FDCE                                         r  U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.029    15.121    U_Watch/U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.589     1.472    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X61Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.133     1.746    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[4]
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__1_n_0
    SLICE_X60Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.857     1.984    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.120     1.605    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_UART/U_UART/U_Tx/tick_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.516%)  route 0.162ns (46.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.566     1.449    U_UART/U_UART/U_Tx/CLK
    SLICE_X57Y10         FDCE                                         r  U_UART/U_UART/U_Tx/tick_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.141     1.590 f  U_UART/U_UART/U_Tx/tick_count_reg[4]/Q
                         net (fo=7, routed)           0.162     1.752    U_UART/U_UART/U_Tx/sel0[8]
    SLICE_X56Y9          LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  U_UART/U_UART/U_Tx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    U_UART/U_UART/U_Tx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y9          FDCE                                         r  U_UART/U_UART/U_Tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.836     1.963    U_UART/U_UART/U_Tx/CLK
    SLICE_X56Y9          FDCE                                         r  U_UART/U_UART/U_Tx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y9          FDCE (Hold_fdce_C_D)         0.121     1.587    U_UART/U_UART/U_Tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.563     1.446    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X57Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/Q
                         net (fo=11, routed)          0.098     1.672    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/stopwatch_sec[3]
    SLICE_X57Y16         LUT6 (Prop_lut6_I2_O)        0.099     1.771 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.771    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2__0_n_0
    SLICE_X57Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.957    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X57Y16         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.092     1.538    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_UART/U_UART/U_Rx/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_cmdBox/U_CU/cmd_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.741%)  route 0.197ns (58.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.445    U_UART/U_UART/U_Rx/CLK
    SLICE_X53Y13         FDCE                                         r  U_UART/U_UART/U_Rx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART/U_UART/U_Rx/data_reg[3]/Q
                         net (fo=7, routed)           0.197     1.783    U_Watch/U_cmdBox/U_CU/D[3]
    SLICE_X55Y15         FDCE                                         r  U_Watch/U_cmdBox/U_CU/cmd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.831     1.958    U_Watch/U_cmdBox/U_CU/CLK
    SLICE_X55Y15         FDCE                                         r  U_Watch/U_cmdBox/U_CU/cmd_reg_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X55Y15         FDCE (Hold_fdce_C_D)         0.070     1.550    U_Watch/U_cmdBox/U_CU/cmd_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_UART/U_UART/U_Tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Tx/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.270%)  route 0.140ns (39.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.450    U_UART/U_UART/U_Tx/CLK
    SLICE_X56Y9          FDCE                                         r  U_UART/U_UART/U_Tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_UART/U_UART/U_Tx/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.140     1.754    U_UART/U_UART/U_Tx/FSM_sequential_state_reg_n_0_[0]
    SLICE_X57Y9          LUT5 (Prop_lut5_I4_O)        0.048     1.802 r  U_UART/U_UART/U_Tx/data_count[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.802    U_UART/U_UART/U_Tx/data_count[3]_i_2__0_n_0
    SLICE_X57Y9          FDCE                                         r  U_UART/U_UART/U_Tx/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.836     1.963    U_UART/U_UART/U_Tx/CLK
    SLICE_X57Y9          FDCE                                         r  U_UART/U_UART/U_Tx/data_count_reg[3]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X57Y9          FDCE (Hold_fdce_C_D)         0.105     1.568    U_UART/U_UART/U_Tx/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_UART/U_UART/U_Tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Tx/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.212%)  route 0.141ns (39.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.450    U_UART/U_UART/U_Tx/CLK
    SLICE_X56Y9          FDCE                                         r  U_UART/U_UART/U_Tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_UART/U_UART/U_Tx/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.141     1.755    U_UART/U_UART/U_Tx/FSM_sequential_state_reg_n_0_[0]
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.049     1.804 r  U_UART/U_UART/U_Tx/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_UART/U_UART/U_Tx/data_count[2]_i_1_n_0
    SLICE_X57Y9          FDCE                                         r  U_UART/U_UART/U_Tx/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.836     1.963    U_UART/U_UART/U_Tx/CLK
    SLICE_X57Y9          FDCE                                         r  U_UART/U_UART/U_Tx/data_count_reg[2]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X57Y9          FDCE (Hold_fdce_C_D)         0.107     1.570    U_UART/U_UART/U_Tx/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.509%)  route 0.155ns (45.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.586     1.469    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X58Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.155     1.765    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/stopwatch_min[1]
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0_n_0
    SLICE_X59Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X59Y19         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.091     1.573    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_UART/U_UART/U_Tx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Tx/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.566     1.449    U_UART/U_UART/U_Tx/CLK
    SLICE_X56Y10         FDCE                                         r  U_UART/U_UART/U_Tx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.164     1.613 f  U_UART/U_UART/U_Tx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.149     1.762    U_UART/U_UART/U_Tx/sel0[4]
    SLICE_X56Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  U_UART/U_UART/U_Tx/tick_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    U_UART/U_UART/U_Tx/tick_count[0]_i_1__0_n_0
    SLICE_X56Y10         FDCE                                         r  U_UART/U_UART/U_Tx/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.835     1.962    U_UART/U_UART/U_Tx/CLK
    SLICE_X56Y10         FDCE                                         r  U_UART/U_UART/U_Tx/tick_count_reg[0]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.121     1.570    U_UART/U_UART/U_Tx/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_UART/U_UART/U_Tx/tick_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Tx/tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.907%)  route 0.134ns (39.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.566     1.449    U_UART/U_UART/U_Tx/CLK
    SLICE_X56Y10         FDCE                                         r  U_UART/U_UART/U_Tx/tick_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_UART/U_UART/U_Tx/tick_count_reg[3]/Q
                         net (fo=7, routed)           0.134     1.747    U_UART/U_UART/U_Tx/sel0[7]
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.045     1.792 r  U_UART/U_UART/U_Tx/tick_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.792    U_UART/U_UART/U_Tx/tick_count[4]_i_2_n_0
    SLICE_X57Y10         FDCE                                         r  U_UART/U_UART/U_Tx/tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.835     1.962    U_UART/U_UART/U_Tx/CLK
    SLICE_X57Y10         FDCE                                         r  U_UART/U_UART/U_Tx/tick_count_reg[4]/C
                         clock pessimism             -0.500     1.462    
    SLICE_X57Y10         FDCE (Hold_fdce_C_D)         0.091     1.553    U_UART/U_UART/U_Tx/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_UART/U_UART/U_btn_Debounce/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_btn_Debounce/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.080%)  route 0.115ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.566     1.449    U_UART/U_UART/U_btn_Debounce/CLK
    SLICE_X56Y11         FDCE                                         r  U_UART/U_UART/U_btn_Debounce/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  U_UART/U_UART/U_btn_Debounce/count_reg_reg[8]/Q
                         net (fo=5, routed)           0.115     1.712    U_UART/U_UART/U_btn_Debounce/count_reg[8]
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.098     1.810 r  U_UART/U_UART/U_btn_Debounce/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U_UART/U_UART/U_btn_Debounce/count_next[9]
    SLICE_X56Y11         FDCE                                         r  U_UART/U_UART/U_btn_Debounce/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.835     1.962    U_UART/U_UART/U_btn_Debounce/CLK
    SLICE_X56Y11         FDCE                                         r  U_UART/U_UART/U_btn_Debounce/count_reg_reg[9]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y11         FDCE (Hold_fdce_C_D)         0.121     1.570    U_UART/U_UART/U_btn_Debounce/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   U_UART/U_UART/U_Rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   U_UART/U_UART/U_Rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   U_UART/U_UART/U_Rx/tick_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   U_UART/U_UART/U_Rx/tick_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   U_UART/U_UART/U_Rx/tick_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   U_UART/U_UART/U_Rx/tick_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    U_UART/U_UART/U_Tx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    U_UART/U_UART/U_Tx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y9    U_UART/U_UART/U_Tx/data_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   U_Watch/U_Stopwatch_BD/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   U_Watch/U_Stopwatch_BD/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_Watch/U_Stopwatch_BD/U_BTN_Debounce_CLEAR/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   U_Watch/U_Stopwatch_BD/U_BTN_Debounce_CLEAR/r_1khz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Watch/U_cmdBox/U_CU/cmd_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_UART/U_UART/U_Tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_UART/U_UART/U_Tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    U_UART/U_UART/U_Tx/data_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_UART/U_UART/U_btn_Debounce/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    U_UART/U_UART/U_btn_Debounce/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    U_UART/U_UART/U_btn_Debounce/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    U_UART/U_UART/U_btn_Debounce/count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_UART/U_UART/U_btn_Debounce/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_UART/U_UART/U_btn_Debounce/count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_UART/U_UART/U_btn_Debounce/count_reg_reg[6]/C



