decode: 00000000000000000000000000000000
ALU: out_res =                    0, out_nzcv =  0, out_cond_val = 0
core: out_src1 = r 0, out_src2 = r 0
opcode: 33
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  0
(regfile) Resetting
decode: 00000000000000000000000000000000
core: out_src1 = r 0, out_src2 = r 0
opcode: 33
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  0
(regfile) Resetting
(regfile) Resetting
(rob) Resetting
decode: 00000000000000000000000000000000
core: out_src1 = r 0, out_src2 = r 0
opcode: 33
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  0
(regfile) Resetting
decode: 00000000000000000000000000000000
core: out_src1 = r 0, out_src2 = r 0
opcode: 33
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  0
(regfile) Resetting
decode: 00000000000000000000000000000000
core: out_src1 = r 0, out_src2 = r 0
opcode: 33
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  0
(regfile) Resetting
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
(reservation_stations) instantiating RS[0]
RS[0] op1: 0, op2: 0, dst: 0, valid1: 0, valid2: 0, set_nzcv: 0
(reservation_stations) FU consumed RS[0]
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
(rob) [in_fu_done] FU complete. Modifying values:
	in_fu_dst_rob_index:  0, in_fu_value:                    0
(reservation_stations) not mispredicted
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
(rob) Commiting to regfile
	commit_ptr: 0, rob[cptr].gpr_index:                    0, rob[cptr].value: 0, rob[cptr].set_nzcv:  0, rob[cptr].nzcv
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 10010001001111111111110000100001
core: out_src1 = r 1, out_src2 = r 0
opcode: 12
immediate:                 4095
fu: 0
src1:  1
src2:  0
dst:  1
(regfile) Dispatch read GPR[1] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(reservation_stations) instantiating RS[1]
RS[1] op1: 0, op2: 0, dst: 0, valid1: 0, valid2: 0, set_nzcv: 0
(reservation_stations) FU consumed RS[0]
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(rob) [in_fu_done] FU complete. Modifying values:
	in_fu_dst_rob_index:  0, in_fu_value:                    0
(reservation_stations) not mispredicted
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(rob) Commiting to regfile
	commit_ptr: 0, rob[cptr].gpr_index:                    0, rob[cptr].value: 0, rob[cptr].set_nzcv:  0, rob[cptr].nzcv
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(reservation_stations) instantiating RS[2]
RS[2] op1: 0, op2: 0, dst: 0, valid1: 0, valid2: 0, set_nzcv: 0
(reservation_stations) FU consumed RS[0]
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(rob) [in_fu_done] FU complete. Modifying values:
	in_fu_dst_rob_index:  0, in_fu_value:                    0
(reservation_stations) not mispredicted
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(rob) Commiting to regfile
	commit_ptr: 0, rob[cptr].gpr_index:                    0, rob[cptr].value: 0, rob[cptr].set_nzcv:  0, rob[cptr].nzcv
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(reservation_stations) instantiating RS[3]
RS[3] op1: 0, op2: 0, dst: 0, valid1: 0, valid2: 0, set_nzcv: 0
(reservation_stations) FU consumed RS[0]
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(rob) [in_fu_done] FU complete. Modifying values:
	in_fu_dst_rob_index:  0, in_fu_value:                    0
(reservation_stations) not mispredicted
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(rob) Commiting to regfile
	commit_ptr: 0, rob[cptr].gpr_index:                    0, rob[cptr].value: 0, rob[cptr].set_nzcv:  0, rob[cptr].nzcv
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
(reservation_stations) instantiating RS[3]
RS[3] op1: 0, op2: 0, dst: 0, valid1: 0, valid2: 0, set_nzcv: 0
(reservation_stations) FU consumed RS[0]
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
decode: 11010101000000110010000000011111
core: out_src1 = r 0, out_src2 = r 0
opcode: 31
immediate:                    0
fu: 0
src1:  0
src2:  0
dst:  1
(regfile) Dispatch read GPR[0] = 0
(regfile) Dispatch read GPR[0] = 0
(regfile) Committing to GPR[0] = 0
- S i m u l a t i o n   R e p o r t: Verilator 5.024 2024-04-05
- Verilator: end at 52ps; walltime 0.001 s; speed 0.000 s/s
- Verilator: cpu 0.000 s on 1 threads; alloced 153 MB
