// Auto-generated by OpenLane
module Pipeline_top(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input rst
);
endmodule
