/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [30:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [45:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [21:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = celloutsig_0_14z[9] ? celloutsig_0_18z : celloutsig_0_20z;
  assign celloutsig_1_6z = ~(celloutsig_1_5z[6] | celloutsig_1_2z);
  assign celloutsig_1_12z = ~(celloutsig_1_11z | celloutsig_1_7z);
  assign celloutsig_0_24z = ~(celloutsig_0_14z[19] | celloutsig_0_13z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[0] | celloutsig_0_1z) & celloutsig_0_0z[5]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[0] | celloutsig_0_6z[0]) & _00_);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & in_data[146]);
  assign celloutsig_1_18z = celloutsig_1_12z ^ celloutsig_1_7z;
  assign celloutsig_0_10z = _01_ ^ celloutsig_0_2z[2];
  assign celloutsig_0_20z = celloutsig_0_19z[1] ^ celloutsig_0_7z[1];
  reg [4:0] _13_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _13_ <= 5'h00;
    else _13_ <= celloutsig_0_4z[5:1];
  assign { _02_[4:2], _01_, _00_ } = _13_;
  reg [3:0] _14_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 4'h0;
    else _14_ <= { celloutsig_0_10z, celloutsig_0_15z };
  assign out_data[3:0] = _14_;
  assign celloutsig_1_1z = in_data[162:154] >= in_data[164:156];
  assign celloutsig_1_8z = { celloutsig_1_5z[6:5], celloutsig_1_0z } > { in_data[149], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[131:123] > in_data[137:129];
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } !== in_data[126:124];
  assign celloutsig_1_11z = celloutsig_1_5z[19:5] !== { in_data[130:117], celloutsig_1_3z };
  assign celloutsig_1_19z = { in_data[141], celloutsig_1_13z, celloutsig_1_1z } !== { celloutsig_1_15z[12:11], celloutsig_1_8z };
  assign celloutsig_0_13z = celloutsig_0_12z[5:0] !== { celloutsig_0_12z[2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_18z = { _02_[4:3], celloutsig_0_15z } !== celloutsig_0_17z[4:0];
  assign celloutsig_1_3z = { in_data[162], celloutsig_1_0z } !== { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_0z = ~ in_data[62:56];
  assign celloutsig_0_6z = ~ celloutsig_0_0z[4:0];
  assign celloutsig_0_15z = ~ { celloutsig_0_2z[2:1], celloutsig_0_13z };
  assign celloutsig_0_19z = ~ celloutsig_0_0z[6:4];
  assign celloutsig_0_1z = | { in_data[15:3], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[162:143] >> in_data[176:157];
  assign celloutsig_0_4z = { in_data[38], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } >> { in_data[18:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[125:116], celloutsig_1_2z } >> in_data[190:180];
  assign celloutsig_1_14z = in_data[170:165] >> { in_data[175:172], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z } >> { in_data[147:146], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_0_7z = celloutsig_0_4z[20:18] >> { celloutsig_0_3z[6], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z } >> { celloutsig_0_4z[13:12], celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_0z[2:1], celloutsig_0_1z } >> celloutsig_0_0z[6:4];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } <<< in_data[147:139];
  assign celloutsig_0_14z = { celloutsig_0_6z[2:1], celloutsig_0_2z, celloutsig_0_11z[7:3], celloutsig_0_11z[7:5], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_10z } - in_data[76:46];
  assign celloutsig_0_17z = { celloutsig_0_11z[5:3], celloutsig_0_11z[7:5], celloutsig_0_13z, celloutsig_0_1z } - { celloutsig_0_4z[3], celloutsig_0_9z, _02_[4:2], _01_, _00_, celloutsig_0_1z };
  assign celloutsig_0_3z = { celloutsig_0_0z[4:0], celloutsig_0_2z } - in_data[84:77];
  assign celloutsig_1_13z = ~((celloutsig_1_2z & celloutsig_1_12z) | (celloutsig_1_1z & celloutsig_1_7z));
  assign { celloutsig_0_11z[4:3], celloutsig_0_11z[7:5] } = ~ celloutsig_0_6z;
  assign { out_data[37:36], out_data[40:38], out_data[41], out_data[32], out_data[63:42] } = ~ { celloutsig_0_11z[4:3], celloutsig_0_11z[7:5], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_14z[27:6] };
  assign _02_[1:0] = { _01_, _00_ };
  assign celloutsig_0_11z[2:0] = celloutsig_0_11z[7:5];
  assign { out_data[128], out_data[96], out_data[35:33] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[40:38] };
endmodule
