{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770754714964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770754714978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 15:18:34 2026 " "Processing started: Tue Feb 10 15:18:34 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770754714978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770754714978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770754714978 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770754716951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitCounter-rtl " "Found design unit 1: threeBitCounter-rtl" {  } { { "threeBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718250 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitCounter " "Found entity 1: threeBitCounter" {  } { { "threeBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitCounter-rtl " "Found design unit 1: fourBitCounter-rtl" {  } { { "fourBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718303 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitCounter " "Found entity 1: fourBitCounter" {  } { { "fourBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp8Bit-rtl " "Found design unit 1: twosComp8Bit-rtl" {  } { { "twosComp8Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718339 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp8Bit " "Found entity 1: twosComp8Bit" {  } { { "twosComp8Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718390 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_1bit-rtl " "Found design unit 1: mux2to1_1bit-rtl" {  } { { "mux2to1_1bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718420 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Found entity 1: mux2to1_1bit" {  } { { "mux2to1_1bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718461 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitShiftRegister-rtl " "Found design unit 1: eightBitShiftRegister-rtl" {  } { { "eightBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitShiftRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718492 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitShiftRegister " "Found entity 1: eightBitShiftRegister" {  } { { "eightBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitShiftRegister-rtl " "Found design unit 1: nineBitShiftRegister-rtl" {  } { { "nineBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitShiftRegister.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718521 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitShiftRegister " "Found entity 1: nineBitShiftRegister" {  } { { "nineBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ceg3156_lab1_fpadder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ceg3156_lab1_fpadder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAdder_Control-rtl " "Found design unit 1: FPAdder_Control-rtl" {  } { { "FPAdder_Control.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718573 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAdder_Control " "Found entity 1: FPAdder_Control" {  } { { "FPAdder_Control.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAdder_Data-rtl " "Found design unit 1: FPAdder_Data-rtl" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718604 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAdder_Data " "Found entity 1: FPAdder_Data" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitAdder-rtl " "Found design unit 1: sevenBitAdder-rtl" {  } { { "sevenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718643 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitAdder " "Found entity 1: sevenBitAdder" {  } { { "sevenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp7Bit-rtl " "Found design unit 1: twosComp7Bit-rtl" {  } { { "twosComp7Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp7Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718671 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp7Bit " "Found entity 1: twosComp7Bit" {  } { { "twosComp7Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp7Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_8bit-structural " "Found design unit 1: mux2to1_8bit-structural" {  } { { "mux2to1_8bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718713 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Found entity 1: mux2to1_8bit" {  } { { "mux2to1_8bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718713 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "gen_RightShiftRegister.vhd " "Can't analyze file -- file gen_RightShiftRegister.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1770754718754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitAdder-rtl " "Found design unit 1: nineBitAdder-rtl" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718795 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitAdder " "Found entity 1: nineBitAdder" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718795 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux2to1_Nbit.vhd " "Can't analyze file -- file mux2to1_Nbit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1770754718833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitRegister-rtl " "Found design unit 1: sevenBitRegister-rtl" {  } { { "sevenBitRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718905 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitRegister " "Found entity 1: sevenBitRegister" {  } { { "sevenBitRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-rtl " "Found design unit 1: eightBitAdder-rtl" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718950 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754718950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754718950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_7bit-structural " "Found design unit 1: mux2to1_7bit-structural" {  } { { "mux2to1_7bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_7bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719035 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_7bit " "Found entity 1: mux2to1_7bit" {  } { { "mux2to1_7bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_7bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp10Bit-rtl " "Found design unit 1: twosComp10Bit-rtl" {  } { { "twosComp10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719063 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp10Bit " "Found entity 1: twosComp10Bit" {  } { { "twosComp10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_10bit-structural " "Found design unit 1: mux2to1_10bit-structural" {  } { { "mux2to1_10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_10bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719093 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_10bit " "Found entity 1: mux2to1_10bit" {  } { { "mux2to1_10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_10bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tenbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tenBitAdder-rtl " "Found design unit 1: tenBitAdder-rtl" {  } { { "tenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/tenBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719130 ""} { "Info" "ISGN_ENTITY_NAME" "1 tenBitAdder " "Found entity 1: tenBitAdder" {  } { { "tenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/tenBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp10bit_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp10bit_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp10Bit_A-rtl " "Found design unit 1: twosComp10Bit_A-rtl" {  } { { "twosComp10bit_A.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719171 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp10Bit_A " "Found entity 1: twosComp10Bit_A" {  } { { "twosComp10bit_A.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp10bit_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp10bit_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp10Bit_B-rtl " "Found design unit 1: twosComp10Bit_B-rtl" {  } { { "twosComp10bit_B.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719203 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp10Bit_B " "Found entity 1: twosComp10Bit_B" {  } { { "twosComp10bit_B.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitComparator-rtl " "Found design unit 1: sevenBitComparator-rtl" {  } { { "sevenBitComparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719227 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitComparator " "Found entity 1: sevenBitComparator" {  } { { "sevenBitComparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitDownCounter-rtl " "Found design unit 1: fourBitDownCounter-rtl" {  } { { "fourBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719352 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitDownCounter " "Found entity 1: fourBitDownCounter" {  } { { "fourBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitDownCounter-rtl " "Found design unit 1: threeBitDownCounter-rtl" {  } { { "threeBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719423 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitDownCounter " "Found entity 1: threeBitDownCounter" {  } { { "threeBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitDownCounter-rtl " "Found design unit 1: sevenBitDownCounter-rtl" {  } { { "sevenBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719456 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitDownCounter " "Found entity 1: sevenBitDownCounter" {  } { { "sevenBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitupcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitupcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitUpCounter-rtl " "Found design unit 1: sevenBitUpCounter-rtl" {  } { { "sevenBitUpCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719487 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitUpCounter " "Found entity 1: sevenBitUpCounter" {  } { { "sevenBitUpCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAdder_Top-rtl " "Found design unit 1: FPAdder_Top-rtl" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719508 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAdder_Top " "Found entity 1: FPAdder_Top" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770754719508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770754719508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPAdder_Top " "Elaborating entity \"FPAdder_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770754719696 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_clear5 FPAdder_Top.vhd(36) " "VHDL Signal Declaration warning at FPAdder_Top.vhd(36): used implicit default value for signal \"int_clear5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770754719719 "|FPAdder_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAdder_Data FPAdder_Data:Datapath " "Elaborating entity \"FPAdder_Data\" for hierarchy \"FPAdder_Data:Datapath\"" {  } { { "FPAdder_Top.vhd" "Datapath" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754719722 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflowFlag FPAdder_Data.vhd(18) " "Verilog HDL or VHDL warning at FPAdder_Data.vhd(18): object \"overflowFlag\" assigned a value but never read" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770754719744 "|FPAdder_Top|FPAdder_Data:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitRegister FPAdder_Data:Datapath\|sevenBitRegister:expoAReg " "Elaborating entity \"sevenBitRegister\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitRegister:expoAReg\"" {  } { { "FPAdder_Data.vhd" "expoAReg" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754719747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue sevenBitRegister.vhd(14) " "Verilog HDL or VHDL warning at sevenBitRegister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "sevenBitRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770754719769 "|FPAdder_Top|FPAdder_Data:Datapath|sevenBitRegister:expoAReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 FPAdder_Data:Datapath\|sevenBitRegister:expoAReg\|enARdFF_2:b6 " "Elaborating entity \"enARdFF_2\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitRegister:expoAReg\|enARdFF_2:b6\"" {  } { { "sevenBitRegister.vhd" "b6" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754719772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp8Bit FPAdder_Data:Datapath\|twosComp8Bit:expoAComp " "Elaborating entity \"twosComp8Bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\"" {  } { { "FPAdder_Data.vhd" "expoAComp" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754719839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_8bit FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out " "Elaborating entity \"mux2to1_8bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out\"" {  } { { "twosComp8Bit.vhd" "select_out" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754719864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_1bit FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out\|mux2to1_1bit:mux0 " "Elaborating entity \"mux2to1_1bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out\|mux2to1_1bit:mux0\"" {  } { { "mux2to1_8bit.vhd" "mux0" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754719892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder FPAdder_Data:Datapath\|eightBitAdder:expoAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"FPAdder_Data:Datapath\|eightBitAdder:expoAdder\"" {  } { { "FPAdder_Data.vhd" "expoAdder" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754719947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitDownCounter FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount " "Elaborating entity \"sevenBitDownCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\"" {  } { { "FPAdder_Data.vhd" "sevenDownCount" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754719977 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fourBitZeroFlag sevenBitDownCounter.vhd(27) " "Verilog HDL or VHDL warning at sevenBitDownCounter.vhd(27): object \"fourBitZeroFlag\" assigned a value but never read" {  } { { "sevenBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770754719999 "|FPAdder_Top|FPAdder_Data:Datapath|sevenBitDownCounter:sevenDownCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitDownCounter FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|threeBitDownCounter:LSB3Bit " "Elaborating entity \"threeBitDownCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|threeBitDownCounter:LSB3Bit\"" {  } { { "sevenBitDownCounter.vhd" "LSB3Bit" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitDownCounter FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|fourBitDownCounter:MSB4Bit " "Elaborating entity \"fourBitDownCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|fourBitDownCounter:MSB4Bit\"" {  } { { "sevenBitDownCounter.vhd" "MSB4Bit" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitComparator FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP " "Elaborating entity \"sevenBitComparator\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP\"" {  } { { "FPAdder_Data.vhd" "notless9CMP" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP\|oneBitComparator:comp6 " "Elaborating entity \"oneBitComparator\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP\|oneBitComparator:comp6\"" {  } { { "sevenBitComparator.vhd" "comp6" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_7bit FPAdder_Data:Datapath\|mux2to1_7bit:expoMux " "Elaborating entity \"mux2to1_7bit\" for hierarchy \"FPAdder_Data:Datapath\|mux2to1_7bit:expoMux\"" {  } { { "FPAdder_Data.vhd" "expoMux" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitUpCounter FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount " "Elaborating entity \"sevenBitUpCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\"" {  } { { "FPAdder_Data.vhd" "sevenUpCount" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitCounter FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|threeBitCounter:LSBthree " "Elaborating entity \"threeBitCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|threeBitCounter:LSBthree\"" {  } { { "sevenBitUpCounter.vhd" "LSBthree" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitCounter FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|fourBitCounter:MSBfour " "Elaborating entity \"fourBitCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|fourBitCounter:MSBfour\"" {  } { { "sevenBitUpCounter.vhd" "MSBfour" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineBitShiftRegister FPAdder_Data:Datapath\|nineBitShiftRegister:mantAReg " "Elaborating entity \"nineBitShiftRegister\" for hierarchy \"FPAdder_Data:Datapath\|nineBitShiftRegister:mantAReg\"" {  } { { "FPAdder_Data.vhd" "mantAReg" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp10Bit_A FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp " "Elaborating entity \"twosComp10Bit_A\" for hierarchy \"FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp\"" {  } { { "FPAdder_Data.vhd" "mantAComp" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_10bit FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp\|mux2to1_10bit:select_out " "Elaborating entity \"mux2to1_10bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp\|mux2to1_10bit:select_out\"" {  } { { "twosComp10bit_A.vhd" "select_out" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp10Bit_B FPAdder_Data:Datapath\|twosComp10Bit_B:mantBComp " "Elaborating entity \"twosComp10Bit_B\" for hierarchy \"FPAdder_Data:Datapath\|twosComp10Bit_B:mantBComp\"" {  } { { "FPAdder_Data.vhd" "mantBComp" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenBitAdder FPAdder_Data:Datapath\|tenBitAdder:mantAdder " "Elaborating entity \"tenBitAdder\" for hierarchy \"FPAdder_Data:Datapath\|tenBitAdder:mantAdder\"" {  } { { "FPAdder_Data.vhd" "mantAdder" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAdder_Control FPAdder_Control:Controlpath " "Elaborating entity \"FPAdder_Control\" for hierarchy \"FPAdder_Control:Controlpath\"" {  } { { "FPAdder_Top.vhd" "Controlpath" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770754720647 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Load6 FPAdder_Control.vhd(7) " "VHDL Signal Declaration warning at FPAdder_Control.vhd(7): used implicit default value for signal \"Load6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPAdder_Control.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770754720672 "|FPAdder_Top|FPAdder_Control:Controlpath"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ExponentOut\[0\] GND " "Pin \"ExponentOut\[0\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|ExponentOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExponentOut\[1\] GND " "Pin \"ExponentOut\[1\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|ExponentOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExponentOut\[2\] GND " "Pin \"ExponentOut\[2\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|ExponentOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[0\] GND " "Pin \"MantissaOut\[0\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|MantissaOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[1\] GND " "Pin \"MantissaOut\[1\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|MantissaOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[2\] GND " "Pin \"MantissaOut\[2\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|MantissaOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[3\] GND " "Pin \"MantissaOut\[3\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|MantissaOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[4\] GND " "Pin \"MantissaOut\[4\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|MantissaOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[5\] GND " "Pin \"MantissaOut\[5\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|MantissaOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[6\] GND " "Pin \"MantissaOut\[6\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|MantissaOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[7\] GND " "Pin \"MantissaOut\[7\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770754722397 "|FPAdder_Top|MantissaOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770754722397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770754722516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770754724936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754724936 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[0\] " "No output dependent on input pin \"ExponentA\[0\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[1\] " "No output dependent on input pin \"ExponentA\[1\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[2\] " "No output dependent on input pin \"ExponentA\[2\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[3\] " "No output dependent on input pin \"ExponentA\[3\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[4\] " "No output dependent on input pin \"ExponentA\[4\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[5\] " "No output dependent on input pin \"ExponentA\[5\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[6\] " "No output dependent on input pin \"ExponentA\[6\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[0\] " "No output dependent on input pin \"ExponentB\[0\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[1\] " "No output dependent on input pin \"ExponentB\[1\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[2\] " "No output dependent on input pin \"ExponentB\[2\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[3\] " "No output dependent on input pin \"ExponentB\[3\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[4\] " "No output dependent on input pin \"ExponentB\[4\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[5\] " "No output dependent on input pin \"ExponentB\[5\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[6\] " "No output dependent on input pin \"ExponentB\[6\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|ExponentB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[0\] " "No output dependent on input pin \"MantissaA\[0\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[1\] " "No output dependent on input pin \"MantissaA\[1\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[2\] " "No output dependent on input pin \"MantissaA\[2\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[3\] " "No output dependent on input pin \"MantissaA\[3\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[4\] " "No output dependent on input pin \"MantissaA\[4\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[5\] " "No output dependent on input pin \"MantissaA\[5\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[6\] " "No output dependent on input pin \"MantissaA\[6\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[7\] " "No output dependent on input pin \"MantissaA\[7\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[0\] " "No output dependent on input pin \"MantissaB\[0\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[1\] " "No output dependent on input pin \"MantissaB\[1\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[2\] " "No output dependent on input pin \"MantissaB\[2\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[3\] " "No output dependent on input pin \"MantissaB\[3\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[4\] " "No output dependent on input pin \"MantissaB\[4\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[5\] " "No output dependent on input pin \"MantissaB\[5\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[6\] " "No output dependent on input pin \"MantissaB\[6\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[7\] " "No output dependent on input pin \"MantissaB\[7\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770754725437 "|FPAdder_Top|MantissaB[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1770754725437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770754725440 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770754725440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770754725440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770754725440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770754725604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 15:18:45 2026 " "Processing ended: Tue Feb 10 15:18:45 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770754725604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770754725604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770754725604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770754725604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770754728250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770754728255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 15:18:46 2026 " "Processing started: Tue Feb 10 15:18:46 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770754728255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770754728255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770754728255 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770754728664 ""}
{ "Info" "0" "" "Project  = CEG3156_Lab1_FPAdder" {  } {  } 0 0 "Project  = CEG3156_Lab1_FPAdder" 0 0 "Fitter" 0 0 1770754728665 ""}
{ "Info" "0" "" "Revision = CEG3156_Lab1_FPAdder" {  } {  } 0 0 "Revision = CEG3156_Lab1_FPAdder" 0 0 "Fitter" 0 0 1770754728665 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1770754728937 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CEG3156_Lab1_FPAdder EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CEG3156_Lab1_FPAdder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770754728962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770754729028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770754729028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770754729028 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770754729200 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770754729217 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770754729978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770754729978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770754729978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770754729978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770754729978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770754729978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770754729978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770754729978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770754729978 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770754729978 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770754729980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770754729980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770754729980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770754729980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770754729980 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770754729980 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770754729982 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[0\] " "Pin ExponentA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentA[0] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[1\] " "Pin ExponentA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentA[1] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[2\] " "Pin ExponentA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentA[2] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[3\] " "Pin ExponentA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentA[3] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[4\] " "Pin ExponentA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentA[4] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[5\] " "Pin ExponentA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentA[5] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[6\] " "Pin ExponentA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentA[6] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[0\] " "Pin ExponentB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentB[0] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[1\] " "Pin ExponentB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentB[1] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[2\] " "Pin ExponentB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentB[2] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[3\] " "Pin ExponentB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentB[3] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[4\] " "Pin ExponentB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentB[4] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[5\] " "Pin ExponentB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentB[5] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[6\] " "Pin ExponentB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentB[6] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[0\] " "Pin MantissaA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaA[0] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[1\] " "Pin MantissaA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaA[1] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[2\] " "Pin MantissaA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaA[2] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[3\] " "Pin MantissaA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaA[3] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[4\] " "Pin MantissaA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaA[4] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[5\] " "Pin MantissaA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaA[5] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[6\] " "Pin MantissaA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaA[6] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[7\] " "Pin MantissaA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaA[7] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[0\] " "Pin MantissaB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaB[0] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[1\] " "Pin MantissaB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaB[1] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[2\] " "Pin MantissaB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaB[2] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[3\] " "Pin MantissaB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaB[3] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[4\] " "Pin MantissaB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaB[4] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[5\] " "Pin MantissaB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaB[5] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[6\] " "Pin MantissaB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaB[6] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[7\] " "Pin MantissaB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaB[7] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignOut " "Pin SignOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignOut } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[0\] " "Pin ExponentOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentOut[0] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[1\] " "Pin ExponentOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentOut[1] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[2\] " "Pin ExponentOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentOut[2] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[3\] " "Pin ExponentOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentOut[3] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[4\] " "Pin ExponentOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentOut[4] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[5\] " "Pin ExponentOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentOut[5] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[6\] " "Pin ExponentOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ExponentOut[6] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[0\] " "Pin MantissaOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaOut[0] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[1\] " "Pin MantissaOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaOut[1] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[2\] " "Pin MantissaOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaOut[2] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[3\] " "Pin MantissaOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaOut[3] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[4\] " "Pin MantissaOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaOut[4] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[5\] " "Pin MantissaOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaOut[5] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[6\] " "Pin MantissaOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaOut[6] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[7\] " "Pin MantissaOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MantissaOut[7] } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignA " "Pin SignA not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignA } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignB " "Pin SignB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignB } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GClock } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GReset } } } { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770754731285 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1770754731285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3156_Lab1_FPAdder.sdc " "Synopsys Design Constraints File file not found: 'CEG3156_Lab1_FPAdder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1770754731698 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1770754731699 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1770754731700 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1770754731700 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1770754731700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770754731716 ""}  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770754731716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GReset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GReset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770754731716 ""}  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770754731716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770754732197 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770754732197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770754732198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770754732198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770754732199 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770754732199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770754732199 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770754732199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770754732205 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1770754732206 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770754732206 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 2.5V 32 16 0 " "Number of I/O pins in group: 48 (unused VREF, 2.5V VCCIO, 32 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1770754732208 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1770754732208 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770754732208 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770754732209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770754732209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770754732209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770754732209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770754732209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770754732209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770754732209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770754732209 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1770754732209 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770754732209 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770754732240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770754737326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770754737486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770754737493 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770754738981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770754738982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770754739568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "H:/CEG3156_Lab_1_FPAdder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1770754741781 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770754741781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770754742887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1770754742889 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770754742889 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1770754742904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770754743091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770754743379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770754743563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770754743826 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770754744144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/CEG3156_Lab_1_FPAdder/output_files/CEG3156_Lab1_FPAdder.fit.smsg " "Generated suppressed messages file H:/CEG3156_Lab_1_FPAdder/output_files/CEG3156_Lab1_FPAdder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770754745666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770754747750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 15:19:07 2026 " "Processing ended: Tue Feb 10 15:19:07 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770754747750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770754747750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770754747750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770754747750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770754749860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770754749868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 15:19:09 2026 " "Processing started: Tue Feb 10 15:19:09 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770754749868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770754749868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770754749868 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1770754753402 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770754753525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770754755143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 15:19:15 2026 " "Processing ended: Tue Feb 10 15:19:15 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770754755143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770754755143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770754755143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770754755143 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770754756132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770754757657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770754757662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 15:19:16 2026 " "Processing started: Tue Feb 10 15:19:16 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770754757662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770754757662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder " "Command: quartus_sta CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770754757662 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1770754758091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770754758800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770754758800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770754758875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770754758875 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3156_Lab1_FPAdder.sdc " "Synopsys Design Constraints File file not found: 'CEG3156_Lab1_FPAdder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1770754759413 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1770754759413 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1770754759414 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1770754759414 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1770754759789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1770754759789 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1770754759791 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1770754759904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770754760008 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770754760008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.206 " "Worst-case setup slack is -0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754760066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754760066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206        -0.402 GClock  " "   -0.206        -0.402 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754760066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770754760066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754760096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754760096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 GClock  " "    0.401         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754760096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770754760096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770754760126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770754760160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754760200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754760200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.140 GClock  " "   -3.000        -8.140 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754760200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770754760200 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770754760586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1770754760607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1770754761054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770754761280 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770754761280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.086 " "Worst-case setup slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086        -0.163 GClock  " "   -0.086        -0.163 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770754761374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 GClock  " "    0.353         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770754761505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770754761540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770754761587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.140 GClock  " "   -3.000        -8.140 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754761624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770754761624 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770754761840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.408 " "Worst-case setup slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 GClock  " "    0.408         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770754762101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 GClock  " "    0.181         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770754762183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770754762268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770754762390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770754762390 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770754762390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.248 GClock  " "   -3.000        -7.248 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770754762422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770754762422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770754763199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770754763199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770754763864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 15:19:23 2026 " "Processing ended: Tue Feb 10 15:19:23 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770754763864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770754763864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770754763864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770754763864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770754766526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770754766536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 15:19:26 2026 " "Processing started: Tue Feb 10 15:19:26 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770754766536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770754766536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770754766536 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3156_Lab1_FPAdder.vo H:/CEG3156_Lab_1_FPAdder/simulation/modelsim/ simulation " "Generated file CEG3156_Lab1_FPAdder.vo in folder \"H:/CEG3156_Lab_1_FPAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770754767535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770754767729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 15:19:27 2026 " "Processing ended: Tue Feb 10 15:19:27 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770754767729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770754767729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770754767729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770754767729 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770754768654 ""}
