#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0281aaa8 .scope module, "StartBitDetect" "StartBitDetect" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "readingChar"
    .port_info 1 /INPUT 1 "data"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
L_0281bdd0 .functor NOT 1, v0280ad68_0, C4<0>, C4<0>, C4<0>;
o0281f7b4 .functor BUFZ 1, C4<z>; HiZ drive
v0280a9f8_0 .net "clock", 0 0, o0281f7b4;  0 drivers
v0280ac08_0 .net "counter4", 3 0, v0280b080_0;  1 drivers
o0281f844 .functor BUFZ 1, C4<z>; HiZ drive
v0280ad10_0 .net "data", 0 0, o0281f844;  0 drivers
v0280ad68_0 .var "detectStartBit", 0 0;
v0280af78_0 .var "readingChar", 0 0;
o0281f88c .functor BUFZ 1, C4<z>; HiZ drive
v0280aa50_0 .net "reset", 0 0, o0281f88c;  0 drivers
E_0281f5c8 .event posedge, v0280a9a0_0;
S_010beac8 .scope module, "c4" "Counter4" 2 8, 3 1 0, S_0281aaa8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v0280a9a0_0 .net "clk", 0 0, o0281f7b4;  alias, 0 drivers
v0280b080_0 .var "q", 3 0;
v0280af20_0 .net "rst", 0 0, L_0281bdd0;  1 drivers
E_0281f4d8 .event posedge, v0280af20_0, v0280a9a0_0;
S_0281ab78 .scope module, "testBench" "testBench" 4 8;
 .timescale 0 0;
v028548c0_0 .net "charSent", 0 0, v02852140_0;  1 drivers
v02854a78_0 .net "clock", 0 0, v02851f30_0;  1 drivers
v02854760_0 .net "data", 7 0, v02851850_0;  1 drivers
v02854918_0 .net "load", 0 0, v02851ab8_0;  1 drivers
v02854810_0 .net "serialOut", 0 0, L_028547b8;  1 drivers
v02854970_0 .net "transmitEnable", 0 0, v02851ed8_0;  1 drivers
S_010beb98 .scope module, "aTester" "Tester" 4 17, 4 27 0, S_0281ab78;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "serialOut"
    .port_info 1 /INPUT 1 "charSent"
    .port_info 2 /OUTPUT 8 "data"
    .port_info 3 /OUTPUT 1 "transmitEnable"
    .port_info 4 /OUTPUT 1 "load"
    .port_info 5 /OUTPUT 1 "clock"
P_0281f668 .param/l "stimDelay" 0 4 37, +C4<00000000000000000000000000000001>;
v0280adc0_0 .net "charSent", 0 0, v02852140_0;  alias, 1 drivers
v02851f30_0 .var "clock", 0 0;
v02851850_0 .var "data", 7 0;
v028518a8_0 .var/i "i", 31 0;
v02851ab8_0 .var "load", 0 0;
v028521f0_0 .net "serialOut", 0 0, L_028547b8;  alias, 1 drivers
v02851ed8_0 .var "transmitEnable", 0 0;
S_0281b590 .scope module, "so" "SerialOutput" 4 16, 5 1 0, S_0281ab78;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /OUTPUT 1 "charSent"
    .port_info 2 /INPUT 8 "data"
    .port_info 3 /INPUT 1 "transmitEnable"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /INPUT 1 "clock"
L_0281be18 .functor NOT 1, v028549c8_0, C4<0>, C4<0>, C4<0>;
L_0281b908 .functor OR 1, L_0281be18, v02854bd8_0, C4<0>, C4<0>;
L_0281c0a0 .functor OR 1, L_0281b908, v02852140_0, C4<0>, C4<0>;
L_0281be60 .functor NOT 1, v028549c8_0, C4<0>, C4<0>, C4<0>;
L_0281bea8 .functor NOT 1, v02854bd8_0, C4<0>, C4<0>, C4<0>;
L_0281ba28 .functor OR 1, v02851ed8_0, L_0281bea8, C4<0>, C4<0>;
L_0281c178 .functor NOT 1, v02852140_0, C4<0>, C4<0>, C4<0>;
L_0281bef0 .functor NOT 1, v02854a20_0, C4<0>, C4<0>, C4<0>;
L_0281c010 .functor OR 1, L_0281c178, L_0281bef0, C4<0>, C4<0>;
v02852248_0 .net *"_s0", 0 0, L_0281be18;  1 drivers
v028522f8_0 .net *"_s12", 0 0, L_0281c178;  1 drivers
v02852350_0 .net *"_s14", 0 0, L_0281bef0;  1 drivers
v02852770_0 .net *"_s2", 0 0, L_0281b908;  1 drivers
v028527c8_0 .net *"_s8", 0 0, L_0281bea8;  1 drivers
v028525b8_0 .net "bicClock", 0 0, v02851900_0;  1 drivers
v02852508_0 .net "charSent", 0 0, v02852140_0;  alias, 1 drivers
v02852610_0 .net "clock", 0 0, v02851f30_0;  alias, 1 drivers
v028526c0_0 .net "counter4StartBit", 3 0, v02851d20_0;  1 drivers
v02852718_0 .net "counter4StopBit", 3 0, v02851dd0_0;  1 drivers
v028523a8_0 .net "data", 7 0, v02851850_0;  alias, 1 drivers
v02852400_0 .net "identifer", 3 0, v02851c18_0;  1 drivers
v02852668_0 .net "load", 0 0, v02851ab8_0;  alias, 1 drivers
v028524b0_0 .net "serialOut", 0 0, L_028547b8;  alias, 1 drivers
v02852458_0 .net "srClock", 0 0, v02851cc8_0;  1 drivers
v02852560_0 .net "transmitEnable", 0 0, v02851ed8_0;  alias, 1 drivers
v028549c8_0 .var "transmitting", 0 0;
v02854bd8_0 .var "waitedABit", 0 0;
v02854a20_0 .var "waitedABitStop", 0 0;
E_0281f730 .event posedge, v02851f30_0;
S_0281b660 .scope module, "bic" "BitIdentifierCount" 5 24, 6 1 0, S_0281b590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "done"
    .port_info 1 /OUTPUT 4 "identifer"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "bscClock"
v02851b10_0 .net "bscClock", 0 0, v02851900_0;  alias, 1 drivers
v02852140_0 .var "done", 0 0;
v02851c18_0 .var "identifer", 3 0;
v02851f88_0 .net "reset", 0 0, L_0281be60;  1 drivers
E_0281f780 .event posedge, v02851f88_0, v02851b10_0;
S_010b5030 .scope module, "bsc" "BitSampleCount" 5 21, 7 1 0, S_0281b590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "srClock"
    .port_info 1 /OUTPUT 1 "bicClock"
    .port_info 2 /INPUT 1 "resetBSC"
    .port_info 3 /INPUT 1 "clock"
v02851900_0 .var "bicClock", 0 0;
v02852038_0 .net "clock", 0 0, v02851f30_0;  alias, 1 drivers
v02851c70_0 .net "counterOut", 3 0, v02851b68_0;  1 drivers
v02852198_0 .net "resetBSC", 0 0, L_0281c0a0;  1 drivers
v02851cc8_0 .var "srClock", 0 0;
S_010b5100 .scope module, "counter" "Counter4" 7 8, 3 1 0, S_010b5030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v02851fe0_0 .net "clk", 0 0, v02851f30_0;  alias, 1 drivers
v02851b68_0 .var "q", 3 0;
v02851bc0_0 .net "rst", 0 0, L_0281c0a0;  alias, 1 drivers
E_0281f758 .event posedge, v02851bc0_0, v02851f30_0;
S_010bd848 .scope module, "c4Start" "Counter4" 5 26, 3 1 0, S_0281b590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v02851a08_0 .net "clk", 0 0, v02851f30_0;  alias, 1 drivers
v02851d20_0 .var "q", 3 0;
v02851958_0 .net "rst", 0 0, L_0281ba28;  1 drivers
E_0281f528 .event posedge, v02851958_0, v02851f30_0;
S_010bd918 .scope module, "c4Stop" "Counter4" 5 27, 3 1 0, S_0281b590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v02851a60_0 .net "clk", 0 0, v02851f30_0;  alias, 1 drivers
v02851dd0_0 .var "q", 3 0;
v02851d78_0 .net "rst", 0 0, L_0281c010;  1 drivers
E_0281f5f0 .event posedge, v02851d78_0, v02851f30_0;
S_028128d8 .scope module, "sbt" "shiftBufferTransmit" 5 23, 8 1 0, S_0281b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 8 "dataBus"
    .port_info 2 /INPUT 1 "SRclock"
    .port_info 3 /OUTPUT 1 "dataOut"
v02851e28_0 .net "SRclock", 0 0, v02851cc8_0;  alias, 1 drivers
v02851e80_0 .var "curBit", 2 0;
v028522a0_0 .net "dataBus", 7 0, v02851850_0;  alias, 1 drivers
v028519b0_0 .net "dataOut", 0 0, L_028547b8;  alias, 1 drivers
v02852090_0 .net "load", 0 0, v02851ab8_0;  alias, 1 drivers
v028520e8_0 .var "temp", 7 0;
E_0281f578 .event posedge, v02851ab8_0, v02851cc8_0;
L_028547b8 .part v028520e8_0, 0, 1;
    .scope S_010beac8;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0280b080_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_010beac8;
T_1 ;
    %wait E_0281f4d8;
    %load/vec4 v0280af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0280b080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0280b080_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0280b080_0;
    %addi 1, 0, 4;
    %assign/vec4 v0280b080_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0280b080_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0281aaa8;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0280af78_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0281aaa8;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0280ad68_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0281aaa8;
T_4 ;
    %wait E_0281f5c8;
    %load/vec4 v0280aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0280af78_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0280ad68_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0280af78_0;
    %inv;
    %load/vec4 v0280ad10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0280ad68_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0280ac08_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0280af78_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0280ad68_0, 0;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_010b5100;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02851b68_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_010b5100;
T_6 ;
    %wait E_0281f758;
    %load/vec4 v02851bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02851b68_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v02851b68_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v02851b68_0;
    %addi 1, 0, 4;
    %assign/vec4 v02851b68_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02851b68_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_010b5030;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851cc8_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_010b5030;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851900_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_010b5030;
T_9 ;
    %wait E_0281f758;
    %load/vec4 v02852198_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02851900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02851cc8_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v02851c70_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02851900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02851cc8_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v02851c70_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02851900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02851cc8_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02851900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02851cc8_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_028128d8;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v028520e8_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_028128d8;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v02851e80_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_028128d8;
T_12 ;
    %wait E_0281f578;
    %load/vec4 v02852090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v028522a0_0;
    %assign/vec4 v028520e8_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v02851e80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v028520e8_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v028520e8_0, 0, 8;
    %load/vec4 v02851e80_0;
    %addi 1, 0, 3;
    %assign/vec4 v02851e80_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0281b660;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02852140_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0281b660;
T_14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02851c18_0, 0, 4;
    %end;
    .thread T_14;
    .scope S_0281b660;
T_15 ;
    %wait E_0281f780;
    %load/vec4 v02851f88_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02851c18_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02852140_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v02851c18_0;
    %addi 1, 0, 4;
    %assign/vec4 v02851c18_0, 0;
    %load/vec4 v02851c18_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02852140_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02852140_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_010bd848;
T_16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02851d20_0, 0, 4;
    %end;
    .thread T_16;
    .scope S_010bd848;
T_17 ;
    %wait E_0281f528;
    %load/vec4 v02851958_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02851d20_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v02851d20_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v02851d20_0;
    %addi 1, 0, 4;
    %assign/vec4 v02851d20_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02851d20_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_010bd918;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02851dd0_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_010bd918;
T_19 ;
    %wait E_0281f5f0;
    %load/vec4 v02851d78_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02851dd0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v02851dd0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v02851dd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v02851dd0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02851dd0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0281b590;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028549c8_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0281b590;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02854bd8_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0281b590;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02854a20_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0281b590;
T_23 ;
    %wait E_0281f730;
    %load/vec4 v02852560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v028549c8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02854bd8_0, 0;
T_23.0 ;
    %load/vec4 v028526c0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02854bd8_0, 0;
T_23.2 ;
    %load/vec4 v02852718_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02854a20_0, 0;
T_23.4 ;
    %load/vec4 v02852508_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02854a20_0, 0;
T_23.6 ;
    %load/vec4 v02852718_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v028549c8_0, 0;
T_23.8 ;
    %jmp T_23;
    .thread T_23;
    .scope S_010beb98;
T_24 ;
    %vpi_call 4 42 "$display", "\011\011 clock \011 data \011 enable \011 charRecieved \011 \011 parallelOut" {0 0 0};
    %vpi_call 4 43 "$monitor", "\011\011 %b\011 %b \011 %b \011 %b \011 %b \011 %b", v02851f30_0, v02851850_0, v02851ed8_0, v0280adc0_0, v028521f0_0, $time {0 0 0};
    %end;
    .thread T_24;
    .scope S_010beb98;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %pushi/vec4 77, 0, 8;
    %store/vec4 v02851850_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851ed8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851ab8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028518a8_0, 0, 32;
T_25.0 ;
    %load/vec4 v028518a8_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_25.1, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %load/vec4 v028518a8_0;
    %addi 1, 0, 32;
    %store/vec4 v028518a8_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02851ab8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851ab8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02851ed8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851ed8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028518a8_0, 0, 32;
T_25.2 ;
    %load/vec4 v028518a8_0;
    %cmpi/s 176, 0, 32;
    %jmp/0xz T_25.3, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02851f30_0, 0, 1;
    %load/vec4 v028518a8_0;
    %addi 1, 0, 32;
    %store/vec4 v028518a8_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %delay 5, 0;
    %vpi_call 4 69 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0281ab78;
T_26 ;
    %vpi_call 4 22 "$dumpfile", "vvp/serialoutput.vcd" {0 0 0};
    %vpi_call 4 23 "$dumpvars", 32'sb00000000000000000000000000000001, S_0281b590 {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./../StartBitDetect.sv";
    "./../Counter4.sv";
    "SerialOutput_Test.v";
    "./../SerialOutput.sv";
    "./../BitIdentifierCount.sv";
    "./../BitSampleCount.sv";
    "./../shiftBufferTransmit.sv";
