<map id="SIFixSGPRCopies.cpp" name="SIFixSGPRCopies.cpp">
<area shape="rect" id="node2" href="$AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="654,177,746,203"/>
<area shape="rect" id="node13" href="$Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="322,266,521,293"/>
<area shape="rect" id="node16" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1321,87,1477,114"/>
<area shape="rect" id="node39" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="2085,87,2182,114"/>
<area shape="rect" id="node42" href="$Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="1250,266,1411,293"/>
<area shape="rect" id="node43" href="$raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="961,355,1164,382"/>
<area shape="rect" id="node45" href="$MachineFunctionPass_8h.html" title="llvm/CodeGen/MachineFunction\lPass.h" alt="" coords="233,80,455,121"/>
<area shape="rect" id="node46" href="$MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="3443,169,3639,211"/>
<area shape="rect" id="node48" href="$MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="2932,169,3151,211"/>
<area shape="rect" id="node3" href="$TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="545,266,751,293"/>
<area shape="rect" id="node4" href="$include_2llvm-c_2Disassembler_8h.html" title="llvm&#45;c/Disassembler.h" alt="" coords="1188,355,1351,382"/>
<area shape="rect" id="node6" href="$Triple_8h.html" title="llvm/ADT/Triple.h" alt="" coords="545,355,671,382"/>
<area shape="rect" id="node7" href="$CodeGen_8h.html" title="llvm/Support/CodeGen.h" alt="" coords="1695,355,1873,382"/>
<area shape="rect" id="node8" href="$ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1734,445,1941,471"/>
<area shape="rect" id="node9" href="$StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="1570,527,1721,553"/>
<area shape="rect" id="node12" href="$Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="971,527,1146,553"/>
<area shape="rect" id="node14" href="$Pass_8h.html" title="llvm/Pass.h" alt="" coords="325,355,419,382"/>
<area shape="rect" id="node15" href="$TargetOptions_8h.html" title="llvm/Target/TargetOptions.h" alt="" coords="5,527,200,553"/>
<area shape="rect" id="node17" href="$AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="1565,177,1753,203"/>
<area shape="rect" id="node21" href="$AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2141,177,2283,203"/>
<area shape="rect" id="node28" href="$AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="747,355,911,382"/>
<area shape="rect" id="node32" href="$R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="977,177,1122,203"/>
<area shape="rect" id="node34" href="$StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="1430,355,1602,382"/>
<area shape="rect" id="node36" href="$DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="1073,266,1226,293"/>
<area shape="rect" id="node37" href="$TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="1854,259,2053,300"/>
<area shape="rect" id="node18" href="$MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="3215,355,3449,382"/>
<area shape="rect" id="node19" href="$TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="1537,266,1780,293"/>
<area shape="rect" id="node22" href="$AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="2077,266,2243,293"/>
<area shape="rect" id="node25" href="$TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="2596,266,2793,293"/>
<area shape="rect" id="node23" href="$BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1903,355,2054,382"/>
<area shape="rect" id="node24" href="$TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2361,348,2546,389"/>
<area shape="rect" id="node29" href="$Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="427,527,562,553"/>
<area shape="rect" id="node30" href="$TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="579,437,762,479"/>
<area shape="rect" id="node33" href="$AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="877,266,1048,293"/>
<area shape="rect" id="node40" href="$SIDefines_8h.html" title="SIDefines.h" alt="" coords="2307,177,2402,203"/>
<area shape="rect" id="node41" href="$SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="1996,177,2116,203"/>
<area shape="rect" id="node47" href="$MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="3375,259,3571,300"/>
<area shape="rect" id="node49" href="$IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="3129,266,3300,293"/>
<area shape="rect" id="node50" href="$iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="2818,266,3003,293"/>
</map>
