<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.12">
  <compounddef id="_u_a_r_t2_m_s_p432_e4_8h" kind="file" language="C++">
    <compoundname>UART2MSP432E4.h</compoundname>
    <includes local="no">stddef.h</includes>
    <includes local="no">stdint.h</includes>
    <includes local="no">stdbool.h</includes>
    <includes local="no">ti/devices/msp432e4/inc/msp432.h</includes>
    <includes local="no">ti/devices/msp432e4/driverlib/gpio.h</includes>
    <includes local="no">ti/devices/msp432e4/driverlib/pin_map.h</includes>
    <includes local="no">ti/devices/msp432e4/driverlib/udma.h</includes>
    <includes local="no">ti/drivers/dpl/HwiP.h</includes>
    <includes local="no">ti/drivers/dpl/SemaphoreP.h</includes>
    <includes refid="_g_p_i_o_m_s_p432_e4_8h" local="no">ti/drivers/gpio/GPIOMSP432E4.h</includes>
    <includes refid="_u_a_r_t2_8h" local="no">ti/drivers/UART2.h</includes>
    <includes refid="_u_d_m_a_m_s_p432_e4_8h" local="no">ti/drivers/dma/UDMAMSP432E4.h</includes>
    <incdepgraph>
      <node id="512">
        <label>stdbool.h</label>
      </node>
      <node id="519">
        <label>ti/drivers/gpio/GPIOMSP432E4.h</label>
        <link refid="_g_p_i_o_m_s_p432_e4_8h"/>
        <childnode refid="511" relation="include">
        </childnode>
        <childnode refid="513" relation="include">
        </childnode>
        <childnode refid="514" relation="include">
        </childnode>
        <childnode refid="520" relation="include">
        </childnode>
      </node>
      <node id="511">
        <label>stdint.h</label>
      </node>
      <node id="518">
        <label>ti/drivers/dpl/SemaphoreP.h</label>
      </node>
      <node id="510">
        <label>stddef.h</label>
      </node>
      <node id="521">
        <label>ti/drivers/UART2.h</label>
        <link refid="_u_a_r_t2_8h"/>
        <childnode refid="510" relation="include">
        </childnode>
        <childnode refid="511" relation="include">
        </childnode>
      </node>
      <node id="516">
        <label>ti/devices/msp432e4/driverlib/udma.h</label>
      </node>
      <node id="514">
        <label>ti/devices/msp432e4/driverlib/gpio.h</label>
      </node>
      <node id="517">
        <label>ti/drivers/dpl/HwiP.h</label>
      </node>
      <node id="522">
        <label>ti/drivers/dma/UDMAMSP432E4.h</label>
        <link refid="_u_d_m_a_m_s_p432_e4_8h"/>
        <childnode refid="512" relation="include">
        </childnode>
        <childnode refid="511" relation="include">
        </childnode>
        <childnode refid="517" relation="include">
        </childnode>
      </node>
      <node id="520">
        <label>ti/drivers/GPIO.h</label>
        <link refid="_g_p_i_o_8h"/>
        <childnode refid="511" relation="include">
        </childnode>
      </node>
      <node id="515">
        <label>ti/devices/msp432e4/driverlib/pin_map.h</label>
      </node>
      <node id="513">
        <label>ti/devices/msp432e4/inc/msp432.h</label>
      </node>
      <node id="509">
        <label>UART2MSP432E4.h</label>
        <link refid="_u_a_r_t2_m_s_p432_e4_8h"/>
        <childnode refid="510" relation="include">
        </childnode>
        <childnode refid="511" relation="include">
        </childnode>
        <childnode refid="512" relation="include">
        </childnode>
        <childnode refid="513" relation="include">
        </childnode>
        <childnode refid="514" relation="include">
        </childnode>
        <childnode refid="515" relation="include">
        </childnode>
        <childnode refid="516" relation="include">
        </childnode>
        <childnode refid="517" relation="include">
        </childnode>
        <childnode refid="518" relation="include">
        </childnode>
        <childnode refid="519" relation="include">
        </childnode>
        <childnode refid="521" relation="include">
        </childnode>
        <childnode refid="522" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <innerclass refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs" prot="public">UART2MSP432E4_HWAttrs</innerclass>
    <innerclass refid="struct_u_a_r_t2_m_s_p432_e4___object" prot="public">UART2MSP432E4_Object</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1adf2bb2231750982f2b299945bfded179" prot="public" static="no">
        <name>UART2MSP432E4_PIN_UNASSIGNED</name>
        <initializer>0xFFFFFFFF</initializer>
        <briefdescription>
<para>Indicates a pin is not being used. </para>        </briefdescription>
        <detaileddescription>
<para>If hardware flow control is not being used, the UART CTS and RTS pins should be set to UART2MSP432E4_PIN_UNASSIGNED. </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="78" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1af1d2a9dc40fa6699cc8b2ab924123415" prot="public" static="no">
        <name>UART2MSP432E4_DMACH_UNASSIGNED</name>
        <initializer>0xFF</initializer>
        <briefdescription>
<para>Indicates a DMA channel is not being used. </para>        </briefdescription>
        <detaileddescription>
<para>If DMA is not being used, the UART rxDmaChannel and txDmaChannel should be set to UART2MSP432E4_DMACH_UNASSIGNED. </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="86" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a017040f3cfae2c69bd9ce884c305e9b2" prot="public" static="no">
        <name>UART2MSP432E4_FLOWCTRL_NONE</name>
        <initializer>0</initializer>
        <briefdescription>
<para>No hardware flow control. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="91" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="91" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ad9d23a4f1a4cf1d8fee2aa027c7672c8" prot="public" static="no">
        <name>UART2MSP432E4_FLOWCTRL_HARDWARE</name>
        <initializer>1</initializer>
        <briefdescription>
<para>Hardware flow control. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="96" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a5bd748aa1e921b236d52feaae52f0b38" prot="public" static="no">
        <name>UART2MSP432E4_PA0_U0RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ad841f7bec52d81f497038d05c76b65d7" kindref="member">GPIOMSP432E4_PORTA</ref>, 0, GPIO_PA0_U0RX)</initializer>
        <briefdescription>
<para>PA0 is used for UART0 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="101" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ad546d4c9615f6cfd728ebe8c30724318" prot="public" static="no">
        <name>UART2MSP432E4_PA1_U0TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ad841f7bec52d81f497038d05c76b65d7" kindref="member">GPIOMSP432E4_PORTA</ref>, 1, GPIO_PA1_U0TX)</initializer>
        <briefdescription>
<para>PA1 is used for UART0 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="106" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ae8d5931ed6f98463f314f4fbf642f733" prot="public" static="no">
        <name>UART2MSP432E4_PH1_U0CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab987f2e011d5a9b3fd5d3ee110c980a0" kindref="member">GPIOMSP432E4_PORTH</ref>, 1, GPIO_PH1_U0CTS)</initializer>
        <briefdescription>
<para>PH1 is used for UART0 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="111" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a96fdd068f66b511ba1e7e372c2d614fe" prot="public" static="no">
        <name>UART2MSP432E4_PM4_U0CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ad35c772bbeaea33f71d3053584b048ba" kindref="member">GPIOMSP432E4_PORTM</ref>, 4, GPIO_PM4_U0CTS)</initializer>
        <briefdescription>
<para>PM4 is used for UART0 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="116" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ae9178bb8865c9e3f2f8332f21a224f7a" prot="public" static="no">
        <name>UART2MSP432E4_PB4_U0CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a3c5917a889971791b19da0bd9542ac0f" kindref="member">GPIOMSP432E4_PORTB</ref>, 4, GPIO_PB4_U0CTS)</initializer>
        <briefdescription>
<para>PB4 is used for UART0 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="121" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a0be5da7df0c559ede003c97921fea63b" prot="public" static="no">
        <name>UART2MSP432E4_PE6_U0CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a013c68bd214ab09cae32d30b102fd531" kindref="member">GPIOMSP432E4_PORTE</ref>, 6, GPIO_PE6_U0CTS)</initializer>
        <briefdescription>
<para>PE6 is used for UART0 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="126" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1afc35678fd451dd090e42cce2d48b66e4" prot="public" static="no">
        <name>UART2MSP432E4_PG4_U0CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a8b580d72b305e40cd46114ff45f47d6a" kindref="member">GPIOMSP432E4_PORTG</ref>, 4, GPIO_PG4_U0CTS)</initializer>
        <briefdescription>
<para>PG4 is used for UART0 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="131" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1abe61c4b21d73a55c1577f7d07f182fd4" prot="public" static="no">
        <name>UART2MSP432E4_PH0_U0RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab987f2e011d5a9b3fd5d3ee110c980a0" kindref="member">GPIOMSP432E4_PORTH</ref>, 0, GPIO_PH0_U0RTS)</initializer>
        <briefdescription>
<para>PH0 is used for UART0 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="136" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="136" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a09b62f378af28f7df63885bcda8abc1f" prot="public" static="no">
        <name>UART2MSP432E4_PB5_U0RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a3c5917a889971791b19da0bd9542ac0f" kindref="member">GPIOMSP432E4_PORTB</ref>, 5, GPIO_PB5_U0RTS)</initializer>
        <briefdescription>
<para>PB5 is used for UART0 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="141" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a5fe3124fc537dae8daa40a3a9a16ffe2" prot="public" static="no">
        <name>UART2MSP432E4_PE7_U0RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a013c68bd214ab09cae32d30b102fd531" kindref="member">GPIOMSP432E4_PORTE</ref>, 7, GPIO_PE7_U0RTS)</initializer>
        <briefdescription>
<para>PE7 is used for UART0 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="146" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="146" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1aee96b4fc9de075eccb0e05499b25862c" prot="public" static="no">
        <name>UART2MSP432E4_PG5_U0RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a8b580d72b305e40cd46114ff45f47d6a" kindref="member">GPIOMSP432E4_PORTG</ref>, 5, GPIO_PG5_U0RTS)</initializer>
        <briefdescription>
<para>PG5 is used for UART0 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="151" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1aa68a45c21c4c6dfcca4782ac4005f498" prot="public" static="no">
        <name>UART2MSP432E4_PB0_U1RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a3c5917a889971791b19da0bd9542ac0f" kindref="member">GPIOMSP432E4_PORTB</ref>, 0, GPIO_PB0_U1RX)</initializer>
        <briefdescription>
<para>PB0 is used for UART1 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="157" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="157" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a04859566f58e029762191080ad904827" prot="public" static="no">
        <name>UART2MSP432E4_PQ4_U1RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a219a788af361f14afd793a0140ba4b2c" kindref="member">GPIOMSP432E4_PORTQ</ref>, 4, GPIO_PQ4_U1RX)</initializer>
        <briefdescription>
<para>PQ4 is used for UART1 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="162" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="162" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a09a7773e041e3214bc4593405e7d8a96" prot="public" static="no">
        <name>UART2MSP432E4_PR5_U1RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a309cb0200789ece5dc0f7d54be158e39" kindref="member">GPIOMSP432E4_PORTR</ref>, 5, GPIO_PR5_U1RX)</initializer>
        <briefdescription>
<para>PR5 is used for UART1 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="167" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="167" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a3cd286a474f514769655de09148541e1" prot="public" static="no">
        <name>UART2MSP432E4_PB1_U1TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a3c5917a889971791b19da0bd9542ac0f" kindref="member">GPIOMSP432E4_PORTB</ref>, 1, GPIO_PB1_U1TX)</initializer>
        <briefdescription>
<para>PB1 is used for UART1 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="172" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="172" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a3308f4446a118535431053964dbf2641" prot="public" static="no">
        <name>UART2MSP432E4_PQ5_U1TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a219a788af361f14afd793a0140ba4b2c" kindref="member">GPIOMSP432E4_PORTQ</ref>, 5, GPIO_PQ5_U1TX)</initializer>
        <briefdescription>
<para>PQ5 is used for UART1 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="177" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a9a939cfd4c0b08c6ef1bb678cf0a23b9" prot="public" static="no">
        <name>UART2MSP432E4_PR6_U1TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a309cb0200789ece5dc0f7d54be158e39" kindref="member">GPIOMSP432E4_PORTR</ref>, 6, GPIO_PR6_U1TX)</initializer>
        <briefdescription>
<para>PR6 is used for UART1 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="182" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="182" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a4b7fef3e8b02a3319a308a904df0a715" prot="public" static="no">
        <name>UART2MSP432E4_PP3_U1CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a37bad6ee43e203b8afdae85ff41d9133" kindref="member">GPIOMSP432E4_PORTP</ref>, 3, GPIO_PP3_U1CTS)</initializer>
        <briefdescription>
<para>PP3 is used for UART1 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="187" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="187" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ad5fa847d1085ae84383c8248da018fc3" prot="public" static="no">
        <name>UART2MSP432E4_PN1_U1CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a2a6819244cfb911efd3f6e2282f74f26" kindref="member">GPIOMSP432E4_PORTN</ref>, 1, GPIO_PN1_U1CTS)</initializer>
        <briefdescription>
<para>PN1 is used for UART1 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="192" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="192" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1acf0508c8e91150befc52523f20981b64" prot="public" static="no">
        <name>UART2MSP432E4_PE0_U1RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a013c68bd214ab09cae32d30b102fd531" kindref="member">GPIOMSP432E4_PORTE</ref>, 0, GPIO_PE0_U1RTS)</initializer>
        <briefdescription>
<para>PE0 is used for UART1 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="197" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="197" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a308bbab664ebfc1226f487e24602ab4d" prot="public" static="no">
        <name>UART2MSP432E4_PN0_U1RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a2a6819244cfb911efd3f6e2282f74f26" kindref="member">GPIOMSP432E4_PORTN</ref>, 0, GPIO_PN0_U1RTS)</initializer>
        <briefdescription>
<para>PN0 is used for UART1 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="202" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="202" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a6924d7d05761ccf5aea40743271dbfd9" prot="public" static="no">
        <name>UART2MSP432E4_PN7_U1RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a2a6819244cfb911efd3f6e2282f74f26" kindref="member">GPIOMSP432E4_PORTN</ref>, 7, GPIO_PN7_U1RTS)</initializer>
        <briefdescription>
<para>PN7 is used for UART1 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="207" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="207" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a73337e3eb91a2312a26e486d16078d58" prot="public" static="no">
        <name>UART2MSP432E4_PA6_U2RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ad841f7bec52d81f497038d05c76b65d7" kindref="member">GPIOMSP432E4_PORTA</ref>, 6, GPIO_PA6_U2RX)</initializer>
        <briefdescription>
<para>PA6 is used for UART2 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="213" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="213" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a103ef02e06ddf8e9c669201ae94c4784" prot="public" static="no">
        <name>UART2MSP432E4_PD4_U2RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab130ec6d466c4b8e8ca6b8f428f434bc" kindref="member">GPIOMSP432E4_PORTD</ref>, 4, GPIO_PD4_U2RX)</initializer>
        <briefdescription>
<para>PD4 is used for UART2 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="218" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="218" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a982f138e6cbb8eea801115543bb932eb" prot="public" static="no">
        <name>UART2MSP432E4_PA7_U2TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ad841f7bec52d81f497038d05c76b65d7" kindref="member">GPIOMSP432E4_PORTA</ref>, 7, GPIO_PA7_U2TX)</initializer>
        <briefdescription>
<para>PA7 is used for UART2 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="223" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="223" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1af2ce7c9dc3b747972598c118748357bb" prot="public" static="no">
        <name>UART2MSP432E4_PD5_U2TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab130ec6d466c4b8e8ca6b8f428f434bc" kindref="member">GPIOMSP432E4_PORTD</ref>, 5, GPIO_PD5_U2TX)</initializer>
        <briefdescription>
<para>PD5 is used for UART2 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="228" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="228" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a5ec1bbf45d468b0eae605a061b2c865a" prot="public" static="no">
        <name>UART2MSP432E4_PN3_U2CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a2a6819244cfb911efd3f6e2282f74f26" kindref="member">GPIOMSP432E4_PORTN</ref>, 3, GPIO_PN3_U2CTS)</initializer>
        <briefdescription>
<para>PN3 is used for UART2 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="233" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="233" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ad90b7f600be83f03da503f2d42e979ec" prot="public" static="no">
        <name>UART2MSP432E4_PD7_U2CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab130ec6d466c4b8e8ca6b8f428f434bc" kindref="member">GPIOMSP432E4_PORTD</ref>, 7, GPIO_PD7_U2CTS)</initializer>
        <briefdescription>
<para>PD7 is used for UART2 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="238" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="238" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a7a5295bf43e8ff2e0df89991ab979709" prot="public" static="no">
        <name>UART2MSP432E4_PJ3_U2CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a38f01b322ad67062c8f91c3f7b1adc0c" kindref="member">GPIOMSP432E4_PORTJ</ref>, 3, GPIO_PJ3_U2CTS)</initializer>
        <briefdescription>
<para>PJ3 is used for UART2 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="243" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="243" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a8e4e4b3fad69745612ef13b50f13aa60" prot="public" static="no">
        <name>UART2MSP432E4_PN2_U2RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a2a6819244cfb911efd3f6e2282f74f26" kindref="member">GPIOMSP432E4_PORTN</ref>, 2, GPIO_PN2_U2RTS)</initializer>
        <briefdescription>
<para>PN2 is used for UART2 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="248" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="248" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a766045246f51dc5d33eedc65e7fb5df0" prot="public" static="no">
        <name>UART2MSP432E4_PD6_U2RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab130ec6d466c4b8e8ca6b8f428f434bc" kindref="member">GPIOMSP432E4_PORTD</ref>, 6, GPIO_PD6_U2RTS)</initializer>
        <briefdescription>
<para>PD6 is used for UART2 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="253" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="253" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a9ba4d84819028c41724550f581767ec9" prot="public" static="no">
        <name>UART2MSP432E4_PJ2_U2RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a38f01b322ad67062c8f91c3f7b1adc0c" kindref="member">GPIOMSP432E4_PORTJ</ref>, 2, GPIO_PJ2_U2RTS)</initializer>
        <briefdescription>
<para>PJ2 is used for UART2 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="258" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="258" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ad41a71440d338e9c4dc2b916eafadcc4" prot="public" static="no">
        <name>UART2MSP432E4_PA4_U3RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ad841f7bec52d81f497038d05c76b65d7" kindref="member">GPIOMSP432E4_PORTA</ref>, 4, GPIO_PA4_U3RX)</initializer>
        <briefdescription>
<para>PA4 is used for UART3 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="264" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="264" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1af27a6134060b0b7e22963782dbc400ca" prot="public" static="no">
        <name>UART2MSP432E4_PJ0_U3RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a38f01b322ad67062c8f91c3f7b1adc0c" kindref="member">GPIOMSP432E4_PORTJ</ref>, 0, GPIO_PJ0_U3RX)</initializer>
        <briefdescription>
<para>PJ0 is used for UART3 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="269" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="269" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1aa7c2343e1941ece0db88918fa9d8feb6" prot="public" static="no">
        <name>UART2MSP432E4_PA5_U3TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ad841f7bec52d81f497038d05c76b65d7" kindref="member">GPIOMSP432E4_PORTA</ref>, 5, GPIO_PA5_U3TX)</initializer>
        <briefdescription>
<para>PA5 is used for UART3 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="274" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="274" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ad31e3acb9113297a1cf7ef47595bf79e" prot="public" static="no">
        <name>UART2MSP432E4_PJ1_U3TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a38f01b322ad67062c8f91c3f7b1adc0c" kindref="member">GPIOMSP432E4_PORTJ</ref>, 1, GPIO_PJ1_U3TX)</initializer>
        <briefdescription>
<para>PJ1 is used for UART3 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="279" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="279" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1aa4adee4406bd55fca35ba1ea2a554b95" prot="public" static="no">
        <name>UART2MSP432E4_PP5_U3CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a37bad6ee43e203b8afdae85ff41d9133" kindref="member">GPIOMSP432E4_PORTP</ref>, 5, GPIO_PP5_U3CTS)</initializer>
        <briefdescription>
<para>PP5 is used for UART3 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="284" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="284" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a72dc485c6d7d014361f37a6f5d343d20" prot="public" static="no">
        <name>UART2MSP432E4_PN5_U3CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a2a6819244cfb911efd3f6e2282f74f26" kindref="member">GPIOMSP432E4_PORTN</ref>, 5, GPIO_PN5_U3CTS)</initializer>
        <briefdescription>
<para>PN5 is used for UART3 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="289" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="289" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a18651e6764276fd1bac8d82ce39577f4" prot="public" static="no">
        <name>UART2MSP432E4_PJ5_U3CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a38f01b322ad67062c8f91c3f7b1adc0c" kindref="member">GPIOMSP432E4_PORTJ</ref>, 5, GPIO_PJ5_U3CTS)</initializer>
        <briefdescription>
<para>PJ5 is used for UART3 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="294" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="294" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1adae6789b83a1e47615dfbbd135426f2c" prot="public" static="no">
        <name>UART2MSP432E4_PP4_U3RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a37bad6ee43e203b8afdae85ff41d9133" kindref="member">GPIOMSP432E4_PORTP</ref>, 4, GPIO_PP4_U3RTS)</initializer>
        <briefdescription>
<para>PP4 is used for UART3 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="299" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="299" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ac2245c4859f78aff9738f508fba3da06" prot="public" static="no">
        <name>UART2MSP432E4_PN4_U3RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a2a6819244cfb911efd3f6e2282f74f26" kindref="member">GPIOMSP432E4_PORTN</ref>, 4, GPIO_PN4_U3RTS)</initializer>
        <briefdescription>
<para>PN4 is used for UART3 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="304" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="304" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a2b8cc700ffcb0763251c991677529929" prot="public" static="no">
        <name>UART2MSP432E4_PJ4_U3RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a38f01b322ad67062c8f91c3f7b1adc0c" kindref="member">GPIOMSP432E4_PORTJ</ref>, 4, GPIO_PJ4_U3RTS)</initializer>
        <briefdescription>
<para>PJ4 is used for UART3 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="309" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="309" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a97f2a439d1cd20dcf55ea873d811155f" prot="public" static="no">
        <name>UART2MSP432E4_PA2_U4RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ad841f7bec52d81f497038d05c76b65d7" kindref="member">GPIOMSP432E4_PORTA</ref>, 2, GPIO_PA2_U4RX)</initializer>
        <briefdescription>
<para>PA2 is used for UART4 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="315" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="315" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ada2e5142eb285ed2b7734cb96eec8624" prot="public" static="no">
        <name>UART2MSP432E4_PK0_U4RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a78d9a398d7bd191183cdae9712061571" kindref="member">GPIOMSP432E4_PORTK</ref>, 0, GPIO_PK0_U4RX)</initializer>
        <briefdescription>
<para>PK0 is used for UART4 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="320" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="320" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1aacbd20cbf17f9e741b891957dff09f48" prot="public" static="no">
        <name>UART2MSP432E4_PR1_U4RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a309cb0200789ece5dc0f7d54be158e39" kindref="member">GPIOMSP432E4_PORTR</ref>, 1, GPIO_PR1_U4RX)</initializer>
        <briefdescription>
<para>PR1 is used for UART4 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="325" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="325" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a12988e8e229f0273ca96bbfe97244e3b" prot="public" static="no">
        <name>UART2MSP432E4_PA3_U4TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ad841f7bec52d81f497038d05c76b65d7" kindref="member">GPIOMSP432E4_PORTA</ref>, 3, GPIO_PA3_U4TX)</initializer>
        <briefdescription>
<para>PA3 is used for UART4 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="330" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="330" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a99a9b72b3e5f8bfe1457d9e6dac9e219" prot="public" static="no">
        <name>UART2MSP432E4_PK1_U4TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a78d9a398d7bd191183cdae9712061571" kindref="member">GPIOMSP432E4_PORTK</ref>, 1, GPIO_PK1_U4TX)</initializer>
        <briefdescription>
<para>PK1 is used for UART4 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="335" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="335" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a200a9f7798a6eeb9f687c332e8f01ae5" prot="public" static="no">
        <name>UART2MSP432E4_PR0_U4TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a309cb0200789ece5dc0f7d54be158e39" kindref="member">GPIOMSP432E4_PORTR</ref>, 0, GPIO_PR0_U4TX)</initializer>
        <briefdescription>
<para>PR0 is used for UART4 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="340" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="340" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a2709c6d20256ed99fd2d7ef7c235abfe" prot="public" static="no">
        <name>UART2MSP432E4_PK3_U4CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a78d9a398d7bd191183cdae9712061571" kindref="member">GPIOMSP432E4_PORTK</ref>, 3, GPIO_PK3_U4CTS)</initializer>
        <briefdescription>
<para>PK3 is used for UART4 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="345" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="345" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a3487baf437148bd46f50caf8fdc941c0" prot="public" static="no">
        <name>UART2MSP432E4_PJ7_U4CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a38f01b322ad67062c8f91c3f7b1adc0c" kindref="member">GPIOMSP432E4_PORTJ</ref>, 7, GPIO_PJ7_U4CTS)</initializer>
        <briefdescription>
<para>PJ7 is used for UART4 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="350" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="350" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a09b626c527146fbf487339a70783e498" prot="public" static="no">
        <name>UART2MSP432E4_PN7_U4CTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a2a6819244cfb911efd3f6e2282f74f26" kindref="member">GPIOMSP432E4_PORTN</ref>, 7, GPIO_PN7_U4CTS)</initializer>
        <briefdescription>
<para>PN7 is used for UART4 CTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="355" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="355" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1aca060844faf0e748285acb73ebcb9512" prot="public" static="no">
        <name>UART2MSP432E4_PK2_U4RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a78d9a398d7bd191183cdae9712061571" kindref="member">GPIOMSP432E4_PORTK</ref>, 2, GPIO_PK2_U4RTS)</initializer>
        <briefdescription>
<para>PK2 is used for UART4 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="360" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="360" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a8697999f6d5d6d4dbb2efc7d95c9a0f8" prot="public" static="no">
        <name>UART2MSP432E4_PJ6_U4RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a38f01b322ad67062c8f91c3f7b1adc0c" kindref="member">GPIOMSP432E4_PORTJ</ref>, 6, GPIO_PJ6_U4RTS)</initializer>
        <briefdescription>
<para>PJ6 is used for UART4 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="365" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="365" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a0b4f505f70ab08478a0df9544d32f063" prot="public" static="no">
        <name>UART2MSP432E4_PN6_U4RTS</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a2a6819244cfb911efd3f6e2282f74f26" kindref="member">GPIOMSP432E4_PORTN</ref>, 6, GPIO_PN6_U4RTS)</initializer>
        <briefdescription>
<para>PN6 is used for UART4 RTS. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="370" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="370" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a165eeba5af515c927d77fedddd72861b" prot="public" static="no">
        <name>UART2MSP432E4_PC6_U5RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a97126dd612d5ca6e3b3837d9b35702d5" kindref="member">GPIOMSP432E4_PORTC</ref>, 6, GPIO_PC6_U5RX)</initializer>
        <briefdescription>
<para>PC6 is used for UART5 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="376" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="376" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1abb749c96adda41f926233c92c70587b4" prot="public" static="no">
        <name>UART2MSP432E4_PH6_U5RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab987f2e011d5a9b3fd5d3ee110c980a0" kindref="member">GPIOMSP432E4_PORTH</ref>, 6, GPIO_PH6_U5RX)</initializer>
        <briefdescription>
<para>PH6 is used for UART5 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="381" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="381" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a224ac783429e44a1fcfa94ce0afaac74" prot="public" static="no">
        <name>UART2MSP432E4_PC7_U5TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a97126dd612d5ca6e3b3837d9b35702d5" kindref="member">GPIOMSP432E4_PORTC</ref>, 7, GPIO_PC7_U5TX)</initializer>
        <briefdescription>
<para>PC7 is used for UART5 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="386" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="386" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a03b2ee70295a601e165a632fa99c072e" prot="public" static="no">
        <name>UART2MSP432E4_PH7_U5TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab987f2e011d5a9b3fd5d3ee110c980a0" kindref="member">GPIOMSP432E4_PORTH</ref>, 7, GPIO_PH7_U5TX)</initializer>
        <briefdescription>
<para>PH7 is used for UART5 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="391" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="391" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1aaad6b6ce3efabcbc374ce7988ace5e1a" prot="public" static="no">
        <name>UART2MSP432E4_PP0_U6RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a37bad6ee43e203b8afdae85ff41d9133" kindref="member">GPIOMSP432E4_PORTP</ref>, 0, GPIO_PP0_U6RX)</initializer>
        <briefdescription>
<para>PP0 is used for UART6 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="397" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="397" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a5520f9a4851b5fc0e679b89e6bb444bf" prot="public" static="no">
        <name>UART2MSP432E4_PP1_U6TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a37bad6ee43e203b8afdae85ff41d9133" kindref="member">GPIOMSP432E4_PORTP</ref>, 1, GPIO_PP1_U6TX)</initializer>
        <briefdescription>
<para>PP1 is used for UART6 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="402" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="402" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1a60669f88a060fef316bc077311608c50" prot="public" static="no">
        <name>UART2MSP432E4_PC4_U7RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a97126dd612d5ca6e3b3837d9b35702d5" kindref="member">GPIOMSP432E4_PORTC</ref>, 4, GPIO_PC4_U7RX)</initializer>
        <briefdescription>
<para>PC4 is used for UART7 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="408" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="408" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1aca92cf72f1ed94434ef94df270bf7959" prot="public" static="no">
        <name>UART2MSP432E4_PH6_U7RX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab987f2e011d5a9b3fd5d3ee110c980a0" kindref="member">GPIOMSP432E4_PORTH</ref>, 6, GPIO_PH6_U7RX)</initializer>
        <briefdescription>
<para>PH6 is used for UART7 RX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="413" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="413" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1ab814a9d0fea3b3035f7b49886248be31" prot="public" static="no">
        <name>UART2MSP432E4_PC5_U7TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1a97126dd612d5ca6e3b3837d9b35702d5" kindref="member">GPIOMSP432E4_PORTC</ref>, 5, GPIO_PC5_U7TX)</initializer>
        <briefdescription>
<para>PC5 is used for UART7 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="418" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="418" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="_u_a_r_t2_m_s_p432_e4_8h_1acf0a19223abc2ba256737b74ddc73bfb" prot="public" static="no">
        <name>UART2MSP432E4_PH7_U7TX</name>
        <initializer><ref refid="_g_p_i_o_m_s_p432_e4_8h_1ae77f77ea12a04525c78d194dbf04edcf" kindref="member">GPIOMSP432E4_pinConfigMask</ref>(<ref refid="_g_p_i_o_m_s_p432_e4_8h_1ab987f2e011d5a9b3fd5d3ee110c980a0" kindref="member">GPIOMSP432E4_PORTH</ref>, 7, GPIO_PH7_U7TX)</initializer>
        <briefdescription>
<para>PH7 is used for UART7 TX. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="423" column="9" bodyfile="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" bodystart="423" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="_u_a_r_t2_m_s_p432_e4_8h_1a08180650cd83450410ff84567c9717ee" prot="public" static="no">
        <type>struct <ref refid="struct_u_a_r_t2_m_s_p432_e4___object" kindref="compound">UART2MSP432E4_Object</ref> *</type>
        <definition>typedef  struct UART2MSP432E4_Object * UART2MSP432E4_Handle</definition>
        <argsstring></argsstring>
        <name>UART2MSP432E4_Handle</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="570" column="1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="_u_a_r_t2_m_s_p432_e4_8h_1a70e65405bf05b30a4af2ef9699f0409c" prot="public" static="no" mutable="no">
        <type>const <ref refid="struct_u_a_r_t2___fxn_table" kindref="compound">UART2_FxnTable</ref></type>
        <definition>const UART2_FxnTable UART2MSP432E4_fxnTable</definition>
        <argsstring></argsstring>
        <name>UART2MSP432E4_fxnTable</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="438" column="1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="_u_a_r_t2_m_s_p432_e4_8h_1ac351a0502dc8f353e6eb3f54709601ca" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void UART2MSP432E4_close</definition>
        <argsstring>(UART2_Handle handle)</argsstring>
        <name>UART2MSP432E4_close</name>
        <param>
          <type><ref refid="_u_a_r_t2_8h_1abbf55a000a1ce4c24c15c03fbb610b60" kindref="member">UART2_Handle</ref></type>
          <declname>handle</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="426" column="1"/>
      </memberdef>
      <memberdef kind="function" id="_u_a_r_t2_m_s_p432_e4_8h_1a8e5b3dbe0dd64bc9bcb0639000ffe58e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="_u_a_r_t2_8h_1abbf55a000a1ce4c24c15c03fbb610b60" kindref="member">UART2_Handle</ref></type>
        <definition>UART2_Handle UART2MSP432E4_open</definition>
        <argsstring>(uint_least8_t, UART2_Params *params)</argsstring>
        <name>UART2MSP432E4_open</name>
        <param>
          <type>uint_least8_t</type>
        </param>
        <param>
          <type><ref refid="struct_u_a_r_t2___params" kindref="compound">UART2_Params</ref> *</type>
          <declname>params</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="427" column="1"/>
      </memberdef>
      <memberdef kind="function" id="_u_a_r_t2_m_s_p432_e4_8h_1a81f7d10d035a1419dc8a1cb22f278675" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int_fast16_t</type>
        <definition>int_fast16_t UART2MSP432E4_read</definition>
        <argsstring>(UART2_Handle handle, void *buffer, size_t size, size_t *bytesRead, uint32_t timeout)</argsstring>
        <name>UART2MSP432E4_read</name>
        <param>
          <type><ref refid="_u_a_r_t2_8h_1abbf55a000a1ce4c24c15c03fbb610b60" kindref="member">UART2_Handle</ref></type>
          <declname>handle</declname>
        </param>
        <param>
          <type>void *</type>
          <declname>buffer</declname>
        </param>
        <param>
          <type>size_t</type>
          <declname>size</declname>
        </param>
        <param>
          <type>size_t *</type>
          <declname>bytesRead</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>timeout</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="428" column="1"/>
      </memberdef>
      <memberdef kind="function" id="_u_a_r_t2_m_s_p432_e4_8h_1a7c3a795e561281d7fec50e127dd0bb65" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void UART2MSP432E4_readCancel</definition>
        <argsstring>(UART2_Handle handle)</argsstring>
        <name>UART2MSP432E4_readCancel</name>
        <param>
          <type><ref refid="_u_a_r_t2_8h_1abbf55a000a1ce4c24c15c03fbb610b60" kindref="member">UART2_Handle</ref></type>
          <declname>handle</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="430" column="1"/>
      </memberdef>
      <memberdef kind="function" id="_u_a_r_t2_m_s_p432_e4_8h_1a05652466771f5ff10441c7c3e693499f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int_fast16_t</type>
        <definition>int_fast16_t UART2MSP432E4_write</definition>
        <argsstring>(UART2_Handle handle, const void *buffer, size_t size, size_t *bytesWritten, uint32_t timeout)</argsstring>
        <name>UART2MSP432E4_write</name>
        <param>
          <type><ref refid="_u_a_r_t2_8h_1abbf55a000a1ce4c24c15c03fbb610b60" kindref="member">UART2_Handle</ref></type>
          <declname>handle</declname>
        </param>
        <param>
          <type>const void *</type>
          <declname>buffer</declname>
        </param>
        <param>
          <type>size_t</type>
          <declname>size</declname>
        </param>
        <param>
          <type>size_t *</type>
          <declname>bytesWritten</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>timeout</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="431" column="1"/>
      </memberdef>
      <memberdef kind="function" id="_u_a_r_t2_m_s_p432_e4_8h_1a1fc23e19402acc3fcf441b5a229f2195" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void UART2MSP432E4_writeCancel</definition>
        <argsstring>(UART2_Handle handle)</argsstring>
        <name>UART2MSP432E4_writeCancel</name>
        <param>
          <type><ref refid="_u_a_r_t2_8h_1abbf55a000a1ce4c24c15c03fbb610b60" kindref="member">UART2_Handle</ref></type>
          <declname>handle</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="434" column="1"/>
      </memberdef>
      <memberdef kind="function" id="_u_a_r_t2_m_s_p432_e4_8h_1a6a4adb1e3f49729f2b7b2bc03ce739c3" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void UART2MSP432E4_flushRx</definition>
        <argsstring>(UART2_Handle handle)</argsstring>
        <name>UART2MSP432E4_flushRx</name>
        <param>
          <type><ref refid="_u_a_r_t2_8h_1abbf55a000a1ce4c24c15c03fbb610b60" kindref="member">UART2_Handle</ref></type>
          <declname>handle</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h" line="435" column="1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>UART driver implementation for a MSP432E4 UART controller. </para>    </briefdescription>
    <detaileddescription>
<para>============================================================================</para><para>The UART header file should be included in an application as follows: <programlisting><codeline><highlight class="normal">#include<sp/>&lt;ti/drivers/UART2.h&gt;</highlight></codeline>
<codeline><highlight class="normal">#include<sp/>&lt;ti/drivers/uart2/UART2MSP432E4.h&gt;</highlight></codeline>
</programlisting></para><para>Refer to <ref refid="_u_a_r_t2_8h" kindref="compound">UART2.h</ref> for a complete description of APIs and examples of use. <hruler/>
 </para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2020,<sp/>Texas<sp/>Instruments<sp/>Incorporated</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without</highlight></codeline>
<codeline lineno="6"><highlight class="comment"><sp/>*<sp/>modification,<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions</highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="9"><highlight class="comment"><sp/>*<sp/>*<sp/><sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright</highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>notice,<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>*<sp/><sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright</highlight></codeline>
<codeline lineno="13"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>notice,<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the</highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>documentation<sp/>and/or<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>*<sp/><sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>Texas<sp/>Instruments<sp/>Incorporated<sp/>nor<sp/>the<sp/>names<sp/>of</highlight></codeline>
<codeline lineno="17"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>its<sp/>contributors<sp/>may<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived</highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>from<sp/>this<sp/>software<sp/>without<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>AND<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>THE<sp/>IMPLIED<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>PURPOSE<sp/>ARE<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>OWNER<sp/>OR</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR</highlight></codeline>
<codeline lineno="29"><highlight class="comment"><sp/>*<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS<sp/>SOFTWARE,</highlight></codeline>
<codeline lineno="30"><highlight class="comment"><sp/>*<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="31"><highlight class="comment"><sp/>*/</highlight></codeline>
<codeline lineno="49"><highlight class="preprocessor">#ifndef<sp/>ti_drivers_uart2_UART2MSP432E4__include</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ti_drivers_uart2_UART2MSP432E4__include</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;stddef.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;stdint.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;stdbool.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55"><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;ti/devices/msp432e4/inc/msp432.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="57"><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;ti/devices/msp432e4/driverlib/gpio.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;ti/devices/msp432e4/driverlib/pin_map.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;ti/devices/msp432e4/driverlib/udma.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;ti/drivers/dpl/HwiP.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;ti/drivers/dpl/SemaphoreP.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="_g_p_i_o_m_s_p432_e4_8h" kindref="compound">ti/drivers/gpio/GPIOMSP432E4.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="_u_a_r_t2_8h" kindref="compound">ti/drivers/UART2.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="_u_d_m_a_m_s_p432_e4_8h" kindref="compound">ti/drivers/dma/UDMAMSP432E4.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"></highlight></codeline>
<codeline lineno="68"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="70"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight></codeline>
<codeline lineno="78" refid="_u_a_r_t2_m_s_p432_e4_8h_1adf2bb2231750982f2b299945bfded179" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PIN_UNASSIGNED<sp/><sp/><sp/>0xFFFFFFFF</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79"><highlight class="normal"></highlight></codeline>
<codeline lineno="86" refid="_u_a_r_t2_m_s_p432_e4_8h_1af1d2a9dc40fa6699cc8b2ab924123415" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_DMACH_UNASSIGNED<sp/>0xFF</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87"><highlight class="normal"></highlight></codeline>
<codeline lineno="91" refid="_u_a_r_t2_m_s_p432_e4_8h_1a017040f3cfae2c69bd9ce884c305e9b2" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_FLOWCTRL_NONE<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92"><highlight class="normal"></highlight></codeline>
<codeline lineno="96" refid="_u_a_r_t2_m_s_p432_e4_8h_1ad9d23a4f1a4cf1d8fee2aa027c7672c8" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_FLOWCTRL_HARDWARE<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97"><highlight class="normal"></highlight></codeline>
<codeline lineno="101" refid="_u_a_r_t2_m_s_p432_e4_8h_1a5bd748aa1e921b236d52feaae52f0b38" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PA0_U0RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA,<sp/>0,<sp/>GPIO_PA0_U0RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102"><highlight class="normal"></highlight></codeline>
<codeline lineno="106" refid="_u_a_r_t2_m_s_p432_e4_8h_1ad546d4c9615f6cfd728ebe8c30724318" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PA1_U0TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA,<sp/>1,<sp/>GPIO_PA1_U0TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"></highlight></codeline>
<codeline lineno="111" refid="_u_a_r_t2_m_s_p432_e4_8h_1ae8d5931ed6f98463f314f4fbf642f733" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PH1_U0CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTH,<sp/>1,<sp/>GPIO_PH1_U0CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112"><highlight class="normal"></highlight></codeline>
<codeline lineno="116" refid="_u_a_r_t2_m_s_p432_e4_8h_1a96fdd068f66b511ba1e7e372c2d614fe" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PM4_U0CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTM,<sp/>4,<sp/>GPIO_PM4_U0CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117"><highlight class="normal"></highlight></codeline>
<codeline lineno="121" refid="_u_a_r_t2_m_s_p432_e4_8h_1ae9178bb8865c9e3f2f8332f21a224f7a" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PB4_U0CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTB,<sp/>4,<sp/>GPIO_PB4_U0CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="122"><highlight class="normal"></highlight></codeline>
<codeline lineno="126" refid="_u_a_r_t2_m_s_p432_e4_8h_1a0be5da7df0c559ede003c97921fea63b" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PE6_U0CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTE,<sp/>6,<sp/>GPIO_PE6_U0CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127"><highlight class="normal"></highlight></codeline>
<codeline lineno="131" refid="_u_a_r_t2_m_s_p432_e4_8h_1afc35678fd451dd090e42cce2d48b66e4" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PG4_U0CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTG,<sp/>4,<sp/>GPIO_PG4_U0CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="132"><highlight class="normal"></highlight></codeline>
<codeline lineno="136" refid="_u_a_r_t2_m_s_p432_e4_8h_1abe61c4b21d73a55c1577f7d07f182fd4" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PH0_U0RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTH,<sp/>0,<sp/>GPIO_PH0_U0RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight></codeline>
<codeline lineno="141" refid="_u_a_r_t2_m_s_p432_e4_8h_1a09b62f378af28f7df63885bcda8abc1f" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PB5_U0RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTB,<sp/>5,<sp/>GPIO_PB5_U0RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight></codeline>
<codeline lineno="146" refid="_u_a_r_t2_m_s_p432_e4_8h_1a5fe3124fc537dae8daa40a3a9a16ffe2" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PE7_U0RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTE,<sp/>7,<sp/>GPIO_PE7_U0RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147"><highlight class="normal"></highlight></codeline>
<codeline lineno="151" refid="_u_a_r_t2_m_s_p432_e4_8h_1aee96b4fc9de075eccb0e05499b25862c" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PG5_U0RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTG,<sp/>5,<sp/>GPIO_PG5_U0RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="152"><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal"></highlight></codeline>
<codeline lineno="157" refid="_u_a_r_t2_m_s_p432_e4_8h_1aa68a45c21c4c6dfcca4782ac4005f498" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PB0_U1RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTB,<sp/>0,<sp/>GPIO_PB0_U1RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight></codeline>
<codeline lineno="162" refid="_u_a_r_t2_m_s_p432_e4_8h_1a04859566f58e029762191080ad904827" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PQ4_U1RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTQ,<sp/>4,<sp/>GPIO_PQ4_U1RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163"><highlight class="normal"></highlight></codeline>
<codeline lineno="167" refid="_u_a_r_t2_m_s_p432_e4_8h_1a09a7773e041e3214bc4593405e7d8a96" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PR5_U1RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTR,<sp/>5,<sp/>GPIO_PR5_U1RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight></codeline>
<codeline lineno="172" refid="_u_a_r_t2_m_s_p432_e4_8h_1a3cd286a474f514769655de09148541e1" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PB1_U1TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTB,<sp/>1,<sp/>GPIO_PB1_U1TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="173"><highlight class="normal"></highlight></codeline>
<codeline lineno="177" refid="_u_a_r_t2_m_s_p432_e4_8h_1a3308f4446a118535431053964dbf2641" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PQ5_U1TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTQ,<sp/>5,<sp/>GPIO_PQ5_U1TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="178"><highlight class="normal"></highlight></codeline>
<codeline lineno="182" refid="_u_a_r_t2_m_s_p432_e4_8h_1a9a939cfd4c0b08c6ef1bb678cf0a23b9" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PR6_U1TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTR,<sp/>6,<sp/>GPIO_PR6_U1TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="183"><highlight class="normal"></highlight></codeline>
<codeline lineno="187" refid="_u_a_r_t2_m_s_p432_e4_8h_1a4b7fef3e8b02a3319a308a904df0a715" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PP3_U1CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTP,<sp/>3,<sp/>GPIO_PP3_U1CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="188"><highlight class="normal"></highlight></codeline>
<codeline lineno="192" refid="_u_a_r_t2_m_s_p432_e4_8h_1ad5fa847d1085ae84383c8248da018fc3" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PN1_U1CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTN,<sp/>1,<sp/>GPIO_PN1_U1CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="193"><highlight class="normal"></highlight></codeline>
<codeline lineno="197" refid="_u_a_r_t2_m_s_p432_e4_8h_1acf0508c8e91150befc52523f20981b64" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PE0_U1RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTE,<sp/>0,<sp/>GPIO_PE0_U1RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight></codeline>
<codeline lineno="202" refid="_u_a_r_t2_m_s_p432_e4_8h_1a308bbab664ebfc1226f487e24602ab4d" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PN0_U1RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTN,<sp/>0,<sp/>GPIO_PN0_U1RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203"><highlight class="normal"></highlight></codeline>
<codeline lineno="207" refid="_u_a_r_t2_m_s_p432_e4_8h_1a6924d7d05761ccf5aea40743271dbfd9" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PN7_U1RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTN,<sp/>7,<sp/>GPIO_PN7_U1RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208"><highlight class="normal"></highlight></codeline>
<codeline lineno="209"><highlight class="normal"></highlight></codeline>
<codeline lineno="213" refid="_u_a_r_t2_m_s_p432_e4_8h_1a73337e3eb91a2312a26e486d16078d58" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PA6_U2RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA,<sp/>6,<sp/>GPIO_PA6_U2RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="214"><highlight class="normal"></highlight></codeline>
<codeline lineno="218" refid="_u_a_r_t2_m_s_p432_e4_8h_1a103ef02e06ddf8e9c669201ae94c4784" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PD4_U2RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTD,<sp/>4,<sp/>GPIO_PD4_U2RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="219"><highlight class="normal"></highlight></codeline>
<codeline lineno="223" refid="_u_a_r_t2_m_s_p432_e4_8h_1a982f138e6cbb8eea801115543bb932eb" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PA7_U2TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA,<sp/>7,<sp/>GPIO_PA7_U2TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="224"><highlight class="normal"></highlight></codeline>
<codeline lineno="228" refid="_u_a_r_t2_m_s_p432_e4_8h_1af2ce7c9dc3b747972598c118748357bb" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PD5_U2TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTD,<sp/>5,<sp/>GPIO_PD5_U2TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="229"><highlight class="normal"></highlight></codeline>
<codeline lineno="233" refid="_u_a_r_t2_m_s_p432_e4_8h_1a5ec1bbf45d468b0eae605a061b2c865a" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PN3_U2CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTN,<sp/>3,<sp/>GPIO_PN3_U2CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="234"><highlight class="normal"></highlight></codeline>
<codeline lineno="238" refid="_u_a_r_t2_m_s_p432_e4_8h_1ad90b7f600be83f03da503f2d42e979ec" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PD7_U2CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTD,<sp/>7,<sp/>GPIO_PD7_U2CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="239"><highlight class="normal"></highlight></codeline>
<codeline lineno="243" refid="_u_a_r_t2_m_s_p432_e4_8h_1a7a5295bf43e8ff2e0df89991ab979709" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PJ3_U2CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTJ,<sp/>3,<sp/>GPIO_PJ3_U2CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="244"><highlight class="normal"></highlight></codeline>
<codeline lineno="248" refid="_u_a_r_t2_m_s_p432_e4_8h_1a8e4e4b3fad69745612ef13b50f13aa60" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PN2_U2RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTN,<sp/>2,<sp/>GPIO_PN2_U2RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="249"><highlight class="normal"></highlight></codeline>
<codeline lineno="253" refid="_u_a_r_t2_m_s_p432_e4_8h_1a766045246f51dc5d33eedc65e7fb5df0" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PD6_U2RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTD,<sp/>6,<sp/>GPIO_PD6_U2RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal"></highlight></codeline>
<codeline lineno="258" refid="_u_a_r_t2_m_s_p432_e4_8h_1a9ba4d84819028c41724550f581767ec9" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PJ2_U2RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTJ,<sp/>2,<sp/>GPIO_PJ2_U2RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="259"><highlight class="normal"></highlight></codeline>
<codeline lineno="260"><highlight class="normal"></highlight></codeline>
<codeline lineno="264" refid="_u_a_r_t2_m_s_p432_e4_8h_1ad41a71440d338e9c4dc2b916eafadcc4" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PA4_U3RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA,<sp/>4,<sp/>GPIO_PA4_U3RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="265"><highlight class="normal"></highlight></codeline>
<codeline lineno="269" refid="_u_a_r_t2_m_s_p432_e4_8h_1af27a6134060b0b7e22963782dbc400ca" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PJ0_U3RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTJ,<sp/>0,<sp/>GPIO_PJ0_U3RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="270"><highlight class="normal"></highlight></codeline>
<codeline lineno="274" refid="_u_a_r_t2_m_s_p432_e4_8h_1aa7c2343e1941ece0db88918fa9d8feb6" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PA5_U3TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA,<sp/>5,<sp/>GPIO_PA5_U3TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="275"><highlight class="normal"></highlight></codeline>
<codeline lineno="279" refid="_u_a_r_t2_m_s_p432_e4_8h_1ad31e3acb9113297a1cf7ef47595bf79e" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PJ1_U3TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTJ,<sp/>1,<sp/>GPIO_PJ1_U3TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="280"><highlight class="normal"></highlight></codeline>
<codeline lineno="284" refid="_u_a_r_t2_m_s_p432_e4_8h_1aa4adee4406bd55fca35ba1ea2a554b95" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PP5_U3CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTP,<sp/>5,<sp/>GPIO_PP5_U3CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="285"><highlight class="normal"></highlight></codeline>
<codeline lineno="289" refid="_u_a_r_t2_m_s_p432_e4_8h_1a72dc485c6d7d014361f37a6f5d343d20" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PN5_U3CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTN,<sp/>5,<sp/>GPIO_PN5_U3CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="290"><highlight class="normal"></highlight></codeline>
<codeline lineno="294" refid="_u_a_r_t2_m_s_p432_e4_8h_1a18651e6764276fd1bac8d82ce39577f4" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PJ5_U3CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTJ,<sp/>5,<sp/>GPIO_PJ5_U3CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="295"><highlight class="normal"></highlight></codeline>
<codeline lineno="299" refid="_u_a_r_t2_m_s_p432_e4_8h_1adae6789b83a1e47615dfbbd135426f2c" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PP4_U3RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTP,<sp/>4,<sp/>GPIO_PP4_U3RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="300"><highlight class="normal"></highlight></codeline>
<codeline lineno="304" refid="_u_a_r_t2_m_s_p432_e4_8h_1ac2245c4859f78aff9738f508fba3da06" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PN4_U3RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTN,<sp/>4,<sp/>GPIO_PN4_U3RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="305"><highlight class="normal"></highlight></codeline>
<codeline lineno="309" refid="_u_a_r_t2_m_s_p432_e4_8h_1a2b8cc700ffcb0763251c991677529929" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PJ4_U3RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTJ,<sp/>4,<sp/>GPIO_PJ4_U3RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="310"><highlight class="normal"></highlight></codeline>
<codeline lineno="311"><highlight class="normal"></highlight></codeline>
<codeline lineno="315" refid="_u_a_r_t2_m_s_p432_e4_8h_1a97f2a439d1cd20dcf55ea873d811155f" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PA2_U4RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA,<sp/>2,<sp/>GPIO_PA2_U4RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="316"><highlight class="normal"></highlight></codeline>
<codeline lineno="320" refid="_u_a_r_t2_m_s_p432_e4_8h_1ada2e5142eb285ed2b7734cb96eec8624" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PK0_U4RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTK,<sp/>0,<sp/>GPIO_PK0_U4RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="321"><highlight class="normal"></highlight></codeline>
<codeline lineno="325" refid="_u_a_r_t2_m_s_p432_e4_8h_1aacbd20cbf17f9e741b891957dff09f48" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PR1_U4RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTR,<sp/>1,<sp/>GPIO_PR1_U4RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="326"><highlight class="normal"></highlight></codeline>
<codeline lineno="330" refid="_u_a_r_t2_m_s_p432_e4_8h_1a12988e8e229f0273ca96bbfe97244e3b" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PA3_U4TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA,<sp/>3,<sp/>GPIO_PA3_U4TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="331"><highlight class="normal"></highlight></codeline>
<codeline lineno="335" refid="_u_a_r_t2_m_s_p432_e4_8h_1a99a9b72b3e5f8bfe1457d9e6dac9e219" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PK1_U4TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTK,<sp/>1,<sp/>GPIO_PK1_U4TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="336"><highlight class="normal"></highlight></codeline>
<codeline lineno="340" refid="_u_a_r_t2_m_s_p432_e4_8h_1a200a9f7798a6eeb9f687c332e8f01ae5" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PR0_U4TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTR,<sp/>0,<sp/>GPIO_PR0_U4TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="341"><highlight class="normal"></highlight></codeline>
<codeline lineno="345" refid="_u_a_r_t2_m_s_p432_e4_8h_1a2709c6d20256ed99fd2d7ef7c235abfe" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PK3_U4CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTK,<sp/>3,<sp/>GPIO_PK3_U4CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="346"><highlight class="normal"></highlight></codeline>
<codeline lineno="350" refid="_u_a_r_t2_m_s_p432_e4_8h_1a3487baf437148bd46f50caf8fdc941c0" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PJ7_U4CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTJ,<sp/>7,<sp/>GPIO_PJ7_U4CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="351"><highlight class="normal"></highlight></codeline>
<codeline lineno="355" refid="_u_a_r_t2_m_s_p432_e4_8h_1a09b626c527146fbf487339a70783e498" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PN7_U4CTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTN,<sp/>7,<sp/>GPIO_PN7_U4CTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="356"><highlight class="normal"></highlight></codeline>
<codeline lineno="360" refid="_u_a_r_t2_m_s_p432_e4_8h_1aca060844faf0e748285acb73ebcb9512" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PK2_U4RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTK,<sp/>2,<sp/>GPIO_PK2_U4RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="361"><highlight class="normal"></highlight></codeline>
<codeline lineno="365" refid="_u_a_r_t2_m_s_p432_e4_8h_1a8697999f6d5d6d4dbb2efc7d95c9a0f8" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PJ6_U4RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTJ,<sp/>6,<sp/>GPIO_PJ6_U4RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="366"><highlight class="normal"></highlight></codeline>
<codeline lineno="370" refid="_u_a_r_t2_m_s_p432_e4_8h_1a0b4f505f70ab08478a0df9544d32f063" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PN6_U4RTS<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTN,<sp/>6,<sp/>GPIO_PN6_U4RTS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="371"><highlight class="normal"></highlight></codeline>
<codeline lineno="372"><highlight class="normal"></highlight></codeline>
<codeline lineno="376" refid="_u_a_r_t2_m_s_p432_e4_8h_1a165eeba5af515c927d77fedddd72861b" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PC6_U5RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTC,<sp/>6,<sp/>GPIO_PC6_U5RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="377"><highlight class="normal"></highlight></codeline>
<codeline lineno="381" refid="_u_a_r_t2_m_s_p432_e4_8h_1abb749c96adda41f926233c92c70587b4" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PH6_U5RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTH,<sp/>6,<sp/>GPIO_PH6_U5RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="382"><highlight class="normal"></highlight></codeline>
<codeline lineno="386" refid="_u_a_r_t2_m_s_p432_e4_8h_1a224ac783429e44a1fcfa94ce0afaac74" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PC7_U5TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTC,<sp/>7,<sp/>GPIO_PC7_U5TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="387"><highlight class="normal"></highlight></codeline>
<codeline lineno="391" refid="_u_a_r_t2_m_s_p432_e4_8h_1a03b2ee70295a601e165a632fa99c072e" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PH7_U5TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTH,<sp/>7,<sp/>GPIO_PH7_U5TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="392"><highlight class="normal"></highlight></codeline>
<codeline lineno="393"><highlight class="normal"></highlight></codeline>
<codeline lineno="397" refid="_u_a_r_t2_m_s_p432_e4_8h_1aaad6b6ce3efabcbc374ce7988ace5e1a" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PP0_U6RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTP,<sp/>0,<sp/>GPIO_PP0_U6RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="398"><highlight class="normal"></highlight></codeline>
<codeline lineno="402" refid="_u_a_r_t2_m_s_p432_e4_8h_1a5520f9a4851b5fc0e679b89e6bb444bf" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PP1_U6TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTP,<sp/>1,<sp/>GPIO_PP1_U6TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="403"><highlight class="normal"></highlight></codeline>
<codeline lineno="404"><highlight class="normal"></highlight></codeline>
<codeline lineno="408" refid="_u_a_r_t2_m_s_p432_e4_8h_1a60669f88a060fef316bc077311608c50" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PC4_U7RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTC,<sp/>4,<sp/>GPIO_PC4_U7RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="409"><highlight class="normal"></highlight></codeline>
<codeline lineno="413" refid="_u_a_r_t2_m_s_p432_e4_8h_1aca92cf72f1ed94434ef94df270bf7959" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PH6_U7RX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTH,<sp/>6,<sp/>GPIO_PH6_U7RX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="414"><highlight class="normal"></highlight></codeline>
<codeline lineno="418" refid="_u_a_r_t2_m_s_p432_e4_8h_1ab814a9d0fea3b3035f7b49886248be31" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PC5_U7TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTC,<sp/>5,<sp/>GPIO_PC5_U7TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="419"><highlight class="normal"></highlight></codeline>
<codeline lineno="423" refid="_u_a_r_t2_m_s_p432_e4_8h_1acf0a19223abc2ba256737b74ddc73bfb" refkind="member"><highlight class="preprocessor">#define<sp/>UART2MSP432E4_PH7_U7TX<sp/>GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTH,<sp/>7,<sp/>GPIO_PH7_U7TX)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="424"><highlight class="normal"></highlight></codeline>
<codeline lineno="425"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>UART2MSP432E4<sp/>functions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="426"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="_u_a_r_t2_m_s_p432_e4_8h_1ac351a0502dc8f353e6eb3f54709601ca" kindref="member">UART2MSP432E4_close</ref>(<ref refid="struct_u_a_r_t2___config__" kindref="compound">UART2_Handle</ref><sp/>handle);</highlight></codeline>
<codeline lineno="427"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/><ref refid="struct_u_a_r_t2___config__" kindref="compound">UART2_Handle</ref><sp/><ref refid="_u_a_r_t2_m_s_p432_e4_8h_1a8e5b3dbe0dd64bc9bcb0639000ffe58e" kindref="member">UART2MSP432E4_open</ref>(uint_least8_t,<sp/><ref refid="struct_u_a_r_t2___params" kindref="compound">UART2_Params</ref><sp/>*params);</highlight></codeline>
<codeline lineno="428"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int_fast16_t<sp/><ref refid="_u_a_r_t2_m_s_p432_e4_8h_1a81f7d10d035a1419dc8a1cb22f278675" kindref="member">UART2MSP432E4_read</ref>(<ref refid="struct_u_a_r_t2___config__" kindref="compound">UART2_Handle</ref><sp/>handle,<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*buffer,</highlight></codeline>
<codeline lineno="429"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/>size,<sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/>*bytesRead,<sp/>uint32_t<sp/>timeout);</highlight></codeline>
<codeline lineno="430"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="_u_a_r_t2_m_s_p432_e4_8h_1a7c3a795e561281d7fec50e127dd0bb65" kindref="member">UART2MSP432E4_readCancel</ref>(<ref refid="struct_u_a_r_t2___config__" kindref="compound">UART2_Handle</ref><sp/>handle);</highlight></codeline>
<codeline lineno="431"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int_fast16_t<sp/><ref refid="_u_a_r_t2_m_s_p432_e4_8h_1a05652466771f5ff10441c7c3e693499f" kindref="member">UART2MSP432E4_write</ref>(<ref refid="struct_u_a_r_t2___config__" kindref="compound">UART2_Handle</ref><sp/>handle,</highlight></codeline>
<codeline lineno="432"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*buffer,<sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/>size,<sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/>*bytesWritten,</highlight></codeline>
<codeline lineno="433"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>timeout);</highlight></codeline>
<codeline lineno="434"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="_u_a_r_t2_m_s_p432_e4_8h_1a1fc23e19402acc3fcf441b5a229f2195" kindref="member">UART2MSP432E4_writeCancel</ref>(<ref refid="struct_u_a_r_t2___config__" kindref="compound">UART2_Handle</ref><sp/>handle);</highlight></codeline>
<codeline lineno="435"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="_u_a_r_t2_m_s_p432_e4_8h_1a6a4adb1e3f49729f2b7b2bc03ce739c3" kindref="member">UART2MSP432E4_flushRx</ref>(<ref refid="struct_u_a_r_t2___config__" kindref="compound">UART2_Handle</ref><sp/>handle);</highlight></codeline>
<codeline lineno="436"><highlight class="normal"></highlight></codeline>
<codeline lineno="437"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>UART2<sp/>function<sp/>table<sp/>pointer<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="438"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_u_a_r_t2___fxn_table" kindref="compound">UART2_FxnTable</ref><sp/><ref refid="_u_a_r_t2_m_s_p432_e4_8h_1a70e65405bf05b30a4af2ef9699f0409c" kindref="member">UART2MSP432E4_fxnTable</ref>;</highlight></codeline>
<codeline lineno="439"><highlight class="normal"></highlight></codeline>
<codeline lineno="504" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="506" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1aefe4b53ce8db519c6856331aa072d800" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1aefe4b53ce8db519c6856331aa072d800" kindref="member">baseAddr</ref>;</highlight></codeline>
<codeline lineno="508" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1afc790226f69af04c01049c14959d264c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1afc790226f69af04c01049c14959d264c" kindref="member">intNum</ref>;</highlight></codeline>
<codeline lineno="510" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a4849c994ba7ac5f951c4d126bacd762f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a4849c994ba7ac5f951c4d126bacd762f" kindref="member">intPriority</ref>;</highlight></codeline>
<codeline lineno="512" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a18c7786eb54c26e760fae4898198a8ad" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a18c7786eb54c26e760fae4898198a8ad" kindref="member">flowControl</ref>;</highlight></codeline>
<codeline lineno="514" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a6b097f2b9c55329879fab9789e51d563" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a6b097f2b9c55329879fab9789e51d563" kindref="member">rxPin</ref>;</highlight></codeline>
<codeline lineno="516" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a875b03dce54958b6ca882b6e39fb484d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a875b03dce54958b6ca882b6e39fb484d" kindref="member">txPin</ref>;</highlight></codeline>
<codeline lineno="518" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a8b1699eef65782a6ae7d929ee549ef54" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a8b1699eef65782a6ae7d929ee549ef54" kindref="member">ctsPin</ref>;</highlight></codeline>
<codeline lineno="520" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a6fb417a7eeea884df8c25d8cc91cd166" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a6fb417a7eeea884df8c25d8cc91cd166" kindref="member">rtsPin</ref>;</highlight></codeline>
<codeline lineno="522" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a7ebd3f7dcb0fd8fa1d33e7f78c4b5ae8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1a7ebd3f7dcb0fd8fa1d33e7f78c4b5ae8" kindref="member">rxDmaChannel</ref>;</highlight></codeline>
<codeline lineno="524" refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1adecaa99e76405b257ea766f8cbf994bc" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs_1adecaa99e76405b257ea766f8cbf994bc" kindref="member">txDmaChannel</ref>;</highlight></codeline>
<codeline lineno="525"><highlight class="normal">}<sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___h_w_attrs" kindref="compound">UART2MSP432E4_HWAttrs</ref>;</highlight></codeline>
<codeline lineno="526"><highlight class="normal"></highlight></codeline>
<codeline lineno="532" refid="struct_u_a_r_t2_m_s_p432_e4___object" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="533"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>UART2<sp/>state<sp/>variable<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="534"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="535" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a8c04f4f5445025756bd486ce1d2f2d70" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>opened:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Has<sp/>the<sp/>obj<sp/>been<sp/>opened<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="536" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a66824aa3c0e4a385b834eb021f3893a7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="_u_a_r_t2_8h_1a5bfa1a3442db9943342497e519a08863" kindref="member">UART2_Mode</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a66824aa3c0e4a385b834eb021f3893a7" kindref="member">readMode</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Mode<sp/>for<sp/>read<sp/>calls<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="537" refid="struct_u_a_r_t2_m_s_p432_e4___object_1af1b580829ddf6f65ce1ddf5d9b35ceae" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="_u_a_r_t2_8h_1a5bfa1a3442db9943342497e519a08863" kindref="member">UART2_Mode</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1af1b580829ddf6f65ce1ddf5d9b35ceae" kindref="member">writeMode</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Mode<sp/>for<sp/>write<sp/>calls<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="538" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a7002e749707fd5650558267167861475" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="_u_a_r_t2_8h_1ab233d65776f6f909c674c5baae27637d" kindref="member">UART2_ReadReturnMode</ref><sp/>readReturnMode:1;<sp/></highlight><highlight class="comment">/*<sp/>RX<sp/>return<sp/>mode<sp/>(partial/full)<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="539" refid="struct_u_a_r_t2_m_s_p432_e4___object_1ad96f21785e51f05253ad14477d5fb2fd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>txEnabled:1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Flag<sp/>to<sp/>show<sp/>ongoing<sp/>transmit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="540"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/>state;</highlight></codeline>
<codeline lineno="541"><highlight class="normal"></highlight></codeline>
<codeline lineno="542" refid="struct_u_a_r_t2_m_s_p432_e4___object_1ab5e6e020149452d59060276ea4f0f6b3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>HwiP_Handle<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1ab5e6e020149452d59060276ea4f0f6b3" kindref="member">hwi</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Hwi<sp/>object<sp/>for<sp/>interrupts<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="543" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a21c75395f22e13b82773bd225814941a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>int32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a21c75395f22e13b82773bd225814941a" kindref="member">rxStatus</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>RX<sp/>status<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="544" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a38c89f5f0e34068f0e96234c14d95165" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>int32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a38c89f5f0e34068f0e96234c14d95165" kindref="member">txStatus</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>TX<sp/>status<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="545" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a5c16edc0dde11251f89439a4746a2dff" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*<ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a5c16edc0dde11251f89439a4746a2dff" kindref="member">userArg</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>User<sp/>supplied<sp/>arg<sp/>for<sp/>callbacks<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="546" refid="struct_u_a_r_t2_m_s_p432_e4___object_1aa02d2840e069fa8f61cf00eeb5222c91" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="struct_u_d_m_a_m_s_p432_e4___config" kindref="compound">UDMAMSP432E4_Handle</ref><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1aa02d2840e069fa8f61cf00eeb5222c91" kindref="member">udmaHandle</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>For<sp/>setting<sp/>power<sp/>dependency<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="547"><highlight class="normal"></highlight></codeline>
<codeline lineno="548"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>UART<sp/>read<sp/>variables<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="549" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a50cdbc71ef640e98d687267dfeea6505" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">char</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*<ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a50cdbc71ef640e98d687267dfeea6505" kindref="member">readBuf</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Buffer<sp/>data<sp/>pointer<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="550" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a71678fa1b3e3e1775d5504fb757bf3d8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a71678fa1b3e3e1775d5504fb757bf3d8" kindref="member">readSize</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>bytes<sp/>to<sp/>read<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="551" refid="struct_u_a_r_t2_m_s_p432_e4___object_1ac5af31db4bccc5d07688ac54f92ca6d4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1ac5af31db4bccc5d07688ac54f92ca6d4" kindref="member">nReadTransfers</ref>;<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>DMA<sp/>transfers<sp/>needed<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="552" refid="struct_u_a_r_t2_m_s_p432_e4___object_1ad579f041383b9de85e71201b1f51eeaf" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1ad579f041383b9de85e71201b1f51eeaf" kindref="member">readCount</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>bytes<sp/>left<sp/>to<sp/>read<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="553" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a12dc4aa910a8631ff6235f6fcaa34905" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a12dc4aa910a8631ff6235f6fcaa34905" kindref="member">rxSize</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>#<sp/>of<sp/>bytes<sp/>to<sp/>read<sp/>in<sp/>DMA<sp/>xfer<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="554" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a041f4667270f0b932ce65dfdcb1a5c0a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a041f4667270f0b932ce65dfdcb1a5c0a" kindref="member">bytesRead</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>bytes<sp/>read<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="555" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a71e1484fb43d964d6c0889ad033904e0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>SemaphoreP_Handle<sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a71e1484fb43d964d6c0889ad033904e0" kindref="member">readSem</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>UART<sp/>read<sp/>semaphore<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="556" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a1f1dd814282cdfa53a11930fcae59f3e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="_u_a_r_t2_8h_1a00d68ce47bb8b798f31c3338077d301a" kindref="member">UART2_Callback</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a1f1dd814282cdfa53a11930fcae59f3e" kindref="member">readCallback</ref>;<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Pointer<sp/>to<sp/>read<sp/>callback<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="557"><highlight class="normal"></highlight></codeline>
<codeline lineno="558"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>UART<sp/>write<sp/>variables<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="559" refid="struct_u_a_r_t2_m_s_p432_e4___object_1aa4fb6ca65640f9e3dce2f25f63334260" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">char</highlight><highlight class="normal"><sp/>*<ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1aa4fb6ca65640f9e3dce2f25f63334260" kindref="member">writeBuf</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Buffer<sp/>data<sp/>pointer<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="560" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a7c3c0023d0cb6e843ec2b681ee4da3d1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a7c3c0023d0cb6e843ec2b681ee4da3d1" kindref="member">writeSize</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>bytes<sp/>to<sp/>write*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="561" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a2e5a874e77c8f5208de86bd4ec815041" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a2e5a874e77c8f5208de86bd4ec815041" kindref="member">nWriteTransfers</ref>;<sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>DMA<sp/>transfers<sp/>needed<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="562" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a41ec0628c5000ef5c22d1050877be0a7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a41ec0628c5000ef5c22d1050877be0a7" kindref="member">writeCount</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>bytes<sp/>left<sp/>to<sp/>write<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="563" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a8cd3819dd9475040993f52c9f05e9fe3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a8cd3819dd9475040993f52c9f05e9fe3" kindref="member">txSize</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>#<sp/>of<sp/>bytes<sp/>to<sp/>write<sp/>with<sp/>DMA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="564" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a3810dde14e45aba5b410c08155ab23b0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a3810dde14e45aba5b410c08155ab23b0" kindref="member">bytesWritten</ref>;<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>bytes<sp/>written<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="565" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a9f83a85b91bfa5284def81d1e0da094d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>SemaphoreP_Handle<sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a9f83a85b91bfa5284def81d1e0da094d" kindref="member">writeSem</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>UART<sp/>write<sp/>semaphore*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="566" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a7566fd7e954fcf843d30e0d73d1abab2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="_u_a_r_t2_8h_1a00d68ce47bb8b798f31c3338077d301a" kindref="member">UART2_Callback</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a7566fd7e954fcf843d30e0d73d1abab2" kindref="member">writeCallback</ref>;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Pointer<sp/>to<sp/>write<sp/>callback<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="567"><highlight class="normal"></highlight></codeline>
<codeline lineno="568"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>For<sp/>Power<sp/>management<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="569" refid="struct_u_a_r_t2_m_s_p432_e4___object_1a4d47fc7007017e5480e1263b8c9b2702" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object_1a4d47fc7007017e5480e1263b8c9b2702" kindref="member">powerMgrId</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Determined<sp/>from<sp/>base<sp/>address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="570"><highlight class="normal">}<sp/><ref refid="struct_u_a_r_t2_m_s_p432_e4___object" kindref="compound">UART2MSP432E4_Object</ref>,<sp/>*<ref refid="_u_a_r_t2_m_s_p432_e4_8h_1a08180650cd83450410ff84567c9717ee" kindref="member">UART2MSP432E4_Handle</ref>;</highlight></codeline>
<codeline lineno="571"><highlight class="normal"></highlight></codeline>
<codeline lineno="572"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="573"><highlight class="normal">}</highlight></codeline>
<codeline lineno="574"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="575"><highlight class="normal"></highlight></codeline>
<codeline lineno="576"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>ti_drivers_uart2_UART2MSP432E4__include<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="exports/tidrivers_msp432e4/source/ti/drivers/uart2/UART2MSP432E4.h"/>
  </compounddef>
</doxygen>
