#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17a4320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1797d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x17d9750 .functor NOT 1, L_0x17db050, C4<0>, C4<0>, C4<0>;
L_0x17dadb0 .functor XOR 1, L_0x17dac50, L_0x17dad10, C4<0>, C4<0>;
L_0x17daf40 .functor XOR 1, L_0x17dadb0, L_0x17dae70, C4<0>, C4<0>;
v0x17d8a80_0 .net *"_ivl_10", 0 0, L_0x17dae70;  1 drivers
v0x17d8b80_0 .net *"_ivl_12", 0 0, L_0x17daf40;  1 drivers
v0x17d8c60_0 .net *"_ivl_2", 0 0, L_0x17dabb0;  1 drivers
v0x17d8d50_0 .net *"_ivl_4", 0 0, L_0x17dac50;  1 drivers
v0x17d8e30_0 .net *"_ivl_6", 0 0, L_0x17dad10;  1 drivers
v0x17d8f60_0 .net *"_ivl_8", 0 0, L_0x17dadb0;  1 drivers
v0x17d9040_0 .var "clk", 0 0;
v0x17d90e0_0 .var/2u "stats1", 159 0;
v0x17d91a0_0 .var/2u "strobe", 0 0;
v0x17d92f0_0 .net "tb_match", 0 0, L_0x17db050;  1 drivers
v0x17d93b0_0 .net "tb_mismatch", 0 0, L_0x17d9750;  1 drivers
v0x17d9470_0 .net "x", 0 0, v0x17d5f90_0;  1 drivers
v0x17d9510_0 .net "y", 0 0, v0x17d6050_0;  1 drivers
v0x17d95b0_0 .net "z_dut", 0 0, L_0x17daa20;  1 drivers
v0x17d9680_0 .net "z_ref", 0 0, L_0x17d98c0;  1 drivers
L_0x17dabb0 .concat [ 1 0 0 0], L_0x17d98c0;
L_0x17dac50 .concat [ 1 0 0 0], L_0x17d98c0;
L_0x17dad10 .concat [ 1 0 0 0], L_0x17daa20;
L_0x17dae70 .concat [ 1 0 0 0], L_0x17d98c0;
L_0x17db050 .cmp/eeq 1, L_0x17dabb0, L_0x17daf40;
S_0x17ab9a0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1797d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17d9820 .functor NOT 1, v0x17d6050_0, C4<0>, C4<0>, C4<0>;
L_0x17d98c0 .functor OR 1, v0x17d5f90_0, L_0x17d9820, C4<0>, C4<0>;
v0x17a5800_0 .net *"_ivl_0", 0 0, L_0x17d9820;  1 drivers
v0x17a58a0_0 .net "x", 0 0, v0x17d5f90_0;  alias, 1 drivers
v0x17d5a90_0 .net "y", 0 0, v0x17d6050_0;  alias, 1 drivers
v0x17d5b30_0 .net "z", 0 0, L_0x17d98c0;  alias, 1 drivers
S_0x17d5c70 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1797d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x17d5eb0_0 .net "clk", 0 0, v0x17d9040_0;  1 drivers
v0x17d5f90_0 .var "x", 0 0;
v0x17d6050_0 .var "y", 0 0;
E_0x17810d0 .event negedge, v0x17d5eb0_0;
E_0x1781250/0 .event negedge, v0x17d5eb0_0;
E_0x1781250/1 .event posedge, v0x17d5eb0_0;
E_0x1781250 .event/or E_0x1781250/0, E_0x1781250/1;
S_0x17d60f0 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x1797d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17da860 .functor XOR 1, L_0x17d9b20, L_0x17d9f20, C4<0>, C4<0>;
L_0x17da8d0 .functor NOT 1, L_0x17da700, C4<0>, C4<0>, C4<0>;
L_0x17da960 .functor AND 1, L_0x17da0f0, L_0x17da8d0, C4<1>, C4<1>;
L_0x17daa20 .functor XOR 1, L_0x17da860, L_0x17da960, C4<0>, C4<0>;
v0x17d8060_0 .net *"_ivl_0", 0 0, L_0x17da860;  1 drivers
v0x17d8140_0 .net *"_ivl_2", 0 0, L_0x17da8d0;  1 drivers
v0x17d8220_0 .net *"_ivl_4", 0 0, L_0x17da960;  1 drivers
v0x17d82e0_0 .net "x", 0 0, v0x17d5f90_0;  alias, 1 drivers
v0x17d8380_0 .net "y", 0 0, v0x17d6050_0;  alias, 1 drivers
v0x17d8470_0 .net "z", 0 0, L_0x17daa20;  alias, 1 drivers
v0x17d8530_0 .net "z1", 0 0, L_0x17d9b20;  1 drivers
v0x17d85d0_0 .net "z2", 0 0, L_0x17d9f20;  1 drivers
v0x17d86a0_0 .net "z3", 0 0, L_0x17da0f0;  1 drivers
v0x17d8800_0 .net "z4", 0 0, L_0x17da700;  1 drivers
S_0x17d62d0 .scope module, "inst_A1" "module_A" 4 27, 4 1 0, S_0x17d60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17d9a90 .functor XOR 1, v0x17d5f90_0, v0x17d6050_0, C4<0>, C4<0>;
L_0x17d9b20 .functor AND 1, L_0x17d9a90, v0x17d5f90_0, C4<1>, C4<1>;
v0x17d6540_0 .net *"_ivl_0", 0 0, L_0x17d9a90;  1 drivers
v0x17d6640_0 .net "x", 0 0, v0x17d5f90_0;  alias, 1 drivers
v0x17d6750_0 .net "y", 0 0, v0x17d6050_0;  alias, 1 drivers
v0x17d6840_0 .net "z", 0 0, L_0x17d9b20;  alias, 1 drivers
S_0x17d6940 .scope module, "inst_A2" "module_A" 4 39, 4 1 0, S_0x17d60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17da080 .functor XOR 1, v0x17d5f90_0, v0x17d6050_0, C4<0>, C4<0>;
L_0x17da0f0 .functor AND 1, L_0x17da080, v0x17d5f90_0, C4<1>, C4<1>;
v0x17d6b90_0 .net *"_ivl_0", 0 0, L_0x17da080;  1 drivers
v0x17d6c90_0 .net "x", 0 0, v0x17d5f90_0;  alias, 1 drivers
v0x17d6d50_0 .net "y", 0 0, v0x17d6050_0;  alias, 1 drivers
v0x17d6df0_0 .net "z", 0 0, L_0x17da0f0;  alias, 1 drivers
S_0x17d6ef0 .scope module, "inst_B1" "module_B" 4 33, 4 10 0, S_0x17d60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17d9c50 .functor NOT 1, v0x17d6050_0, C4<0>, C4<0>, C4<0>;
L_0x17d9ce0 .functor AND 1, v0x17d5f90_0, L_0x17d9c50, C4<1>, C4<1>;
L_0x17d9dc0 .functor NOT 1, v0x17d5f90_0, C4<0>, C4<0>, C4<0>;
L_0x17d9e30 .functor AND 1, L_0x17d9dc0, v0x17d6050_0, C4<1>, C4<1>;
L_0x17d9f20 .functor OR 1, L_0x17d9ce0, L_0x17d9e30, C4<0>, C4<0>;
v0x17d7170_0 .net *"_ivl_0", 0 0, L_0x17d9c50;  1 drivers
v0x17d7250_0 .net *"_ivl_2", 0 0, L_0x17d9ce0;  1 drivers
v0x17d7330_0 .net *"_ivl_4", 0 0, L_0x17d9dc0;  1 drivers
v0x17d7420_0 .net *"_ivl_6", 0 0, L_0x17d9e30;  1 drivers
v0x17d7500_0 .net "x", 0 0, v0x17d5f90_0;  alias, 1 drivers
v0x17d75f0_0 .net "y", 0 0, v0x17d6050_0;  alias, 1 drivers
v0x17d7720_0 .net "z", 0 0, L_0x17d9f20;  alias, 1 drivers
S_0x17d7860 .scope module, "inst_B2" "module_B" 4 45, 4 10 0, S_0x17d60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17da220 .functor NOT 1, v0x17d6050_0, C4<0>, C4<0>, C4<0>;
L_0x17da2b0 .functor AND 1, v0x17d5f90_0, L_0x17da220, C4<1>, C4<1>;
L_0x17da390 .functor NOT 1, v0x17d5f90_0, C4<0>, C4<0>, C4<0>;
L_0x17da610 .functor AND 1, L_0x17da390, v0x17d6050_0, C4<1>, C4<1>;
L_0x17da700 .functor OR 1, L_0x17da2b0, L_0x17da610, C4<0>, C4<0>;
v0x17d7a60_0 .net *"_ivl_0", 0 0, L_0x17da220;  1 drivers
v0x17d7b60_0 .net *"_ivl_2", 0 0, L_0x17da2b0;  1 drivers
v0x17d7c40_0 .net *"_ivl_4", 0 0, L_0x17da390;  1 drivers
v0x17d7d00_0 .net *"_ivl_6", 0 0, L_0x17da610;  1 drivers
v0x17d7de0_0 .net "x", 0 0, v0x17d5f90_0;  alias, 1 drivers
v0x17d7e80_0 .net "y", 0 0, v0x17d6050_0;  alias, 1 drivers
v0x17d7f20_0 .net "z", 0 0, L_0x17da700;  alias, 1 drivers
S_0x17d88d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1797d40;
 .timescale -12 -12;
E_0x17836b0 .event anyedge, v0x17d91a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17d91a0_0;
    %nor/r;
    %assign/vec4 v0x17d91a0_0, 0;
    %wait E_0x17836b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17d5c70;
T_1 ;
    %wait E_0x1781250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x17d6050_0, 0;
    %assign/vec4 v0x17d5f90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x17d5c70;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17810d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1797d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d9040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d91a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1797d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x17d9040_0;
    %inv;
    %store/vec4 v0x17d9040_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1797d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17d5eb0_0, v0x17d93b0_0, v0x17d9470_0, v0x17d9510_0, v0x17d9680_0, v0x17d95b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1797d40;
T_6 ;
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1797d40;
T_7 ;
    %wait E_0x1781250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d90e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d90e0_0, 4, 32;
    %load/vec4 v0x17d92f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d90e0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d90e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d90e0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x17d9680_0;
    %load/vec4 v0x17d9680_0;
    %load/vec4 v0x17d95b0_0;
    %xor;
    %load/vec4 v0x17d9680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d90e0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x17d90e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d90e0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/mt2015_q4/iter5/response4/top_module.sv";
