// Seed: 3521776830
module module_0 ();
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2
    , id_30,
    input tri1 id_3,
    output uwire id_4,
    output wor id_5,
    input uwire id_6
    , id_31,
    output tri0 id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri0 id_11,
    output wand id_12,
    output supply0 id_13,
    input wor id_14
    , id_32,
    output tri1 id_15,
    output supply0 id_16,
    input supply0 id_17,
    input wor id_18#(
        .id_33(1),
        .id_34(1),
        .id_35((-1'b0 - -1 - -1)),
        .id_36(1)
    ),
    input tri1 id_19,
    input wor id_20,
    input supply1 id_21,
    input wor id_22,
    output tri1 id_23,
    input tri1 id_24,
    input tri id_25,
    output wor id_26,
    output tri id_27,
    input supply1 id_28
);
  assign id_15 = id_31;
  logic id_37;
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
