// Seed: 2066590042
module module_0 (
    input wand id_0
);
  tri0 id_2;
  assign id_2 = 1 == 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    input tri1 id_2
);
  reg id_4;
  module_0(
      id_2
  );
  initial begin
    id_4 = 1;
    id_4 <= id_0;
    if (1) begin
      id_4 <= 1;
    end
  end
  always @(posedge 1) begin
    assume #1  (id_2) $display;
  end
  wire id_5;
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    inout supply1 id_2
);
  assign id_2 = id_1 < 1;
  wire id_4, id_5;
  assign id_2 = id_5;
  wire id_6;
  module_0(
      id_2
  );
  wire id_7;
  wire id_8;
endmodule
