Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 03:56:55 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram/post_route_timing.rpt
| Design       : td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ram_reg_0_31_11_11/SP/CLK      q0_reg[11]/D                   8.408         
ram_reg_0_31_15_15/SP/CLK      q0_reg[15]/D                   8.408         
ram_reg_0_31_4_4/SP/CLK        q0_reg[4]/D                    8.408         
ram_reg_0_31_8_8/SP/CLK        q0_reg[8]/D                    8.408         
ram_reg_0_31_0_0/SP/CLK        q0_reg[0]/D                    8.515         
ram_reg_0_31_2_2/SP/CLK        q0_reg[2]/D                    8.515         
ram_reg_0_31_13_13/SP/CLK      q0_reg[13]/D                   8.589         
ram_reg_0_31_6_6/SP/CLK        q0_reg[6]/D                    8.589         
ram_reg_0_31_10_10/SP/CLK      q0_reg[10]/D                   8.606         
ram_reg_0_31_14_14/SP/CLK      q0_reg[14]/D                   8.606         
ram_reg_0_31_3_3/SP/CLK        q0_reg[3]/D                    8.606         
ram_reg_0_31_7_7/SP/CLK        q0_reg[7]/D                    8.606         
ram_reg_0_31_12_12/SP/CLK      q0_reg[12]/D                   8.709         
ram_reg_0_31_1_1/SP/CLK        q0_reg[1]/D                    8.709         
ram_reg_0_31_5_5/SP/CLK        q0_reg[5]/D                    8.709         
ram_reg_0_31_9_9/SP/CLK        q0_reg[9]/D                    8.709         
ram_reg_0_31_0_0/DP/CLK        q1_reg[0]/D                    9.028         
ram_reg_0_31_13_13/DP/CLK      q1_reg[13]/D                   9.028         
ram_reg_0_31_2_2/DP/CLK        q1_reg[2]/D                    9.028         
ram_reg_0_31_6_6/DP/CLK        q1_reg[6]/D                    9.028         
ram_reg_0_31_12_12/DP/CLK      q1_reg[12]/D                   9.029         
ram_reg_0_31_1_1/DP/CLK        q1_reg[1]/D                    9.029         
ram_reg_0_31_5_5/DP/CLK        q1_reg[5]/D                    9.029         
ram_reg_0_31_9_9/DP/CLK        q1_reg[9]/D                    9.029         
ram_reg_0_31_11_11/DP/CLK      q1_reg[11]/D                   9.034         
ram_reg_0_31_15_15/DP/CLK      q1_reg[15]/D                   9.034         
ram_reg_0_31_4_4/DP/CLK        q1_reg[4]/D                    9.034         
ram_reg_0_31_8_8/DP/CLK        q1_reg[8]/D                    9.034         
ram_reg_0_31_10_10/DP/CLK      q1_reg[10]/D                   9.043         
ram_reg_0_31_14_14/DP/CLK      q1_reg[14]/D                   9.043         
ram_reg_0_31_3_3/DP/CLK        q1_reg[3]/D                    9.043         
ram_reg_0_31_7_7/DP/CLK        q1_reg[7]/D                    9.043         



