{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763800560118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763800560119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 16:35:59 2025 " "Processing started: Sat Nov 22 16:35:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763800560119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763800560119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth_sdram_dac -c eth_sdram_dac " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth_sdram_dac -c eth_sdram_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763800560119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763800560612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_sdram_dac " "Found entity 1: eth_sdram_dac" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_MAC des_mac eth_top.v(23) " "Verilog HDL Declaration information at eth_top.v(23): object \"DES_MAC\" differs only in case from object \"des_mac\" in the same scope" {  } { { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_IP des_ip eth_top.v(25) " "Verilog HDL Declaration information at eth_top.v(25): object \"DES_IP\" differs only in case from object \"des_ip\" in the same scope" {  } { { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_top " "Found entity 1: eth_top" {  } { { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_ctrl " "Found entity 1: eth_ctrl" {  } { { "../rtl/eth_top/eth_ctrl.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC udp.v(18) " "Verilog HDL Declaration information at udp.v(18): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/eth_top/udp/udp.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP udp.v(19) " "Verilog HDL Declaration information at udp.v(19): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/eth_top/udp/udp.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "../rtl/eth_top/udp/udp.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC udp_tx.v(8) " "Verilog HDL Declaration information at udp_tx.v(8): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP udp_tx.v(9) " "Verilog HDL Declaration information at udp_tx.v(9): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_tx " "Found entity 1: udp_tx" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ETH_TYPE eth_type udp_rx.v(27) " "Verilog HDL Declaration information at udp_rx.v(27): object \"ETH_TYPE\" differs only in case from object \"eth_type\" in the same scope" {  } { { "../rtl/eth_top/udp/udp_rx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_rx.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_rx " "Found entity 1: udp_rx" {  } { { "../rtl/eth_top/udp/udp_rx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_to_rgmii " "Found entity 1: gmii_to_rgmii" {  } { { "../rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_tx " "Found entity 1: rgmii_tx" {  } { { "../rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_rx " "Found entity 1: rgmii_rx" {  } { { "../rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC arp.v(18) " "Verilog HDL Declaration information at arp.v(18): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/eth_top/arp/arp.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP arp.v(19) " "Verilog HDL Declaration information at arp.v(19): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/eth_top/arp/arp.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "../rtl/eth_top/arp/arp.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC arp_tx.v(7) " "Verilog HDL Declaration information at arp_tx.v(7): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP arp_tx.v(8) " "Verilog HDL Declaration information at arp_tx.v(8): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763800560746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_tx " "Found entity 1: arp_tx" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_rx " "Found entity 1: arp_rx" {  } { { "../rtl/eth_top/arp/arp_rx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "../rtl/eth_top/arp/crc32_d8.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/crc32_d8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_cmd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_fifo_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_32_to_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_32_to_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_32_to_8bit " "Found entity 1: udp_32_to_8bit" {  } { { "udp_32_to_8bit.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/udp_32_to_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/key/touch.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/key/touch.v" { { "Info" "ISGN_ENTITY_NAME" "1 touch " "Found entity 1: touch" {  } { { "../rtl/key/touch.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/key/touch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/rtl/key/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/key/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key/key_debounce.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/key/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddo_x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddo_x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x4 " "Found entity 1: ddo_x4" {  } { { "ipcore/ddo_x4.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddo_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddo_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x1 " "Found entity 1: ddo_x1" {  } { { "ipcore/ddo_x1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddi_x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddi_x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x4 " "Found entity 1: ddi_x4" {  } { { "ipcore/ddi_x4.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddi_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddi_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x1 " "Found entity 1: ddi_x1" {  } { { "ipcore/ddi_x1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/climb_intermediate_project/bdf/bdf_top2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/bdf/bdf_top2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bdf_top2 " "Found entity 1: bdf_top2" {  } { { "../bdf/bdf_top2.bdf" "" { Schematic "D:/quartus13.0/project/climb_intermediate_project/bdf/bdf_top2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800560814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800560814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eth_sdram_dac " "Elaborating entity \"eth_sdram_dac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763800560986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/eth_sdram_dac.v" "u_pll_clk" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "altpll_component" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800561118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561120 ""}  } { { "ipcore/pll_clk.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763800561120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll1 " "Found entity 1: pll_clk_altpll1" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800561187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800561187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll1 pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated " "Elaborating entity \"pll_clk_altpll1\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_top eth_top:u_eth_top " "Elaborating entity \"eth_top\" for hierarchy \"eth_top:u_eth_top\"" {  } { { "../rtl/eth_sdram_dac.v" "u_eth_top" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll eth_top:u_eth_top\|pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"eth_top:u_eth_top\|pll:u_pll\"" {  } { { "../rtl/eth_top/eth_top.v" "u_pll" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 3000 " "Parameter \"clk0_phase_shift\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561228 ""}  } { { "ipcore/pll.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763800561228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1 " "Found entity 1: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800561288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800561288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmii_to_rgmii eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii " "Elaborating entity \"gmii_to_rgmii\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\"" {  } { { "../rtl/eth_top/eth_top.v" "u_gmii_to_rgmii" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_rx eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx " "Elaborating entity \"rgmii_rx\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\"" {  } { { "../rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" "u_rgmii_rx" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x4 eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst " "Elaborating entity \"ddi_x4\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\"" {  } { { "../rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" "ddi_x4_inst" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ipcore/ddi_x4.v" "ALTDDIO_IN_component" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x4.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ipcore/ddi_x4.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x4.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800561360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561360 ""}  } { { "ipcore/ddi_x4.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x4.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763800561360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_bhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_bhf " "Found entity 1: ddio_in_bhf" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800561416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800561416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_bhf eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated " "Elaborating entity \"ddio_in_bhf\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x1 eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst " "Elaborating entity \"ddi_x1\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\"" {  } { { "../rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" "ddi_x1_inst" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ipcore/ddi_x1.v" "ALTDDIO_IN_component" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ipcore/ddi_x1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800561439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561439 ""}  } { { "ipcore/ddi_x1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763800561439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_8hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_8hf " "Found entity 1: ddio_in_8hf" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_8hf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800561492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800561492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_8hf eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated " "Elaborating entity \"ddio_in_8hf\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_tx eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx " "Elaborating entity \"rgmii_tx\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\"" {  } { { "../rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" "u_rgmii_tx" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x4 eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst " "Elaborating entity \"ddo_x4\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\"" {  } { { "../rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" "ddo_x4_inst" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddo_x4.v" "ALTDDIO_OUT_component" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x4.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddo_x4.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x4.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800561550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561550 ""}  } { { "ipcore/ddo_x4.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x4.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763800561550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_s9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_s9j " "Found entity 1: ddio_out_s9j" {  } { { "db/ddio_out_s9j.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_out_s9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800561605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800561605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_s9j eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated " "Elaborating entity \"ddio_out_s9j\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x1 eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst " "Elaborating entity \"ddo_x1\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\"" {  } { { "../rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" "ddo_x1_inst" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddo_x1.v" "ALTDDIO_OUT_component" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddo_x1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800561631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561631 ""}  } { { "ipcore/ddo_x1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763800561631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800561686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800561686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp eth_top:u_eth_top\|arp:u_arp " "Elaborating entity \"arp\" for hierarchy \"eth_top:u_eth_top\|arp:u_arp\"" {  } { { "../rtl/eth_top/eth_top.v" "u_arp" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_rx eth_top:u_eth_top\|arp:u_arp\|arp_rx:u_arp_rx " "Elaborating entity \"arp_rx\" for hierarchy \"eth_top:u_eth_top\|arp:u_arp\|arp_rx:u_arp_rx\"" {  } { { "../rtl/eth_top/arp/arp.v" "u_arp_rx" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_tx eth_top:u_eth_top\|arp:u_arp\|arp_tx:u_arp_tx " "Elaborating entity \"arp_tx\" for hierarchy \"eth_top:u_eth_top\|arp:u_arp\|arp_tx:u_arp_tx\"" {  } { { "../rtl/eth_top/arp/arp.v" "u_arp_tx" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561793 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[0\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[0\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[0\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[0\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[0\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[0\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[0\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[0\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[1\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[1\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[1\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[1\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[1\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[1\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[1\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561802 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[1\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[2\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[2\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[2\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[2\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[2\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[2\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[2\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[2\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[3\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[3\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561803 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[3\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561804 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[3\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561804 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[3\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561804 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[3\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561804 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[3\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561804 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[3\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561804 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[4\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561804 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[4\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561804 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[4\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[4\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[4\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[4\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[4\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[4\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[5\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[5\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[5\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[5\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[5\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[5\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[5\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[5\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[6\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[6\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[6\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[6\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561805 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[6\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[6\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[6\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[6\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[8\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[8\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[8\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[8\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[8\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[8\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[8\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[8\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[9\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561806 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[9\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[9\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[9\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[9\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[9\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[9\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[9\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[10\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[10\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[10\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[10\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[10\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[10\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[10\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561807 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[10\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[11\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[11\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[11\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[11\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[11\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[11\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[11\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[11\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[12\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[12\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[12\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[12\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[12\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[12\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[12\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561808 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[12\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[13\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[13\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[13\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[13\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[13\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[13\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[13\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[13\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[14\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[14\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[14\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[14\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[14\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[14\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[14\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[14\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561809 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[15\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[15\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[15\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[15\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[15\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[15\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[15\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[15\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[16\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[16\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[16\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[16\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[16\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[16\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[16\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[16\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[0\] arp_tx.v(123) " "Inferred latch for \"arp_data\[17\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561810 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[1\] arp_tx.v(123) " "Inferred latch for \"arp_data\[17\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561811 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[2\] arp_tx.v(123) " "Inferred latch for \"arp_data\[17\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561811 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[3\] arp_tx.v(123) " "Inferred latch for \"arp_data\[17\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561811 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[4\] arp_tx.v(123) " "Inferred latch for \"arp_data\[17\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561811 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[5\] arp_tx.v(123) " "Inferred latch for \"arp_data\[17\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561811 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[6\] arp_tx.v(123) " "Inferred latch for \"arp_data\[17\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561811 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[7\] arp_tx.v(123) " "Inferred latch for \"arp_data\[17\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561811 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] arp_tx.v(123) " "Inferred latch for \"eth_head\[6\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] arp_tx.v(123) " "Inferred latch for \"eth_head\[6\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] arp_tx.v(123) " "Inferred latch for \"eth_head\[6\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] arp_tx.v(123) " "Inferred latch for \"eth_head\[6\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] arp_tx.v(123) " "Inferred latch for \"eth_head\[6\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] arp_tx.v(123) " "Inferred latch for \"eth_head\[6\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] arp_tx.v(123) " "Inferred latch for \"eth_head\[6\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] arp_tx.v(123) " "Inferred latch for \"eth_head\[6\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] arp_tx.v(123) " "Inferred latch for \"eth_head\[7\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] arp_tx.v(123) " "Inferred latch for \"eth_head\[7\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] arp_tx.v(123) " "Inferred latch for \"eth_head\[7\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] arp_tx.v(123) " "Inferred latch for \"eth_head\[7\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561813 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] arp_tx.v(123) " "Inferred latch for \"eth_head\[7\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] arp_tx.v(123) " "Inferred latch for \"eth_head\[7\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] arp_tx.v(123) " "Inferred latch for \"eth_head\[7\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] arp_tx.v(123) " "Inferred latch for \"eth_head\[7\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] arp_tx.v(123) " "Inferred latch for \"eth_head\[8\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] arp_tx.v(123) " "Inferred latch for \"eth_head\[8\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] arp_tx.v(123) " "Inferred latch for \"eth_head\[8\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] arp_tx.v(123) " "Inferred latch for \"eth_head\[8\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] arp_tx.v(123) " "Inferred latch for \"eth_head\[8\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] arp_tx.v(123) " "Inferred latch for \"eth_head\[8\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] arp_tx.v(123) " "Inferred latch for \"eth_head\[8\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] arp_tx.v(123) " "Inferred latch for \"eth_head\[8\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] arp_tx.v(123) " "Inferred latch for \"eth_head\[9\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] arp_tx.v(123) " "Inferred latch for \"eth_head\[9\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] arp_tx.v(123) " "Inferred latch for \"eth_head\[9\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] arp_tx.v(123) " "Inferred latch for \"eth_head\[9\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561814 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] arp_tx.v(123) " "Inferred latch for \"eth_head\[9\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] arp_tx.v(123) " "Inferred latch for \"eth_head\[9\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] arp_tx.v(123) " "Inferred latch for \"eth_head\[9\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] arp_tx.v(123) " "Inferred latch for \"eth_head\[9\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] arp_tx.v(123) " "Inferred latch for \"eth_head\[10\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] arp_tx.v(123) " "Inferred latch for \"eth_head\[10\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] arp_tx.v(123) " "Inferred latch for \"eth_head\[10\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] arp_tx.v(123) " "Inferred latch for \"eth_head\[10\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] arp_tx.v(123) " "Inferred latch for \"eth_head\[10\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] arp_tx.v(123) " "Inferred latch for \"eth_head\[10\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] arp_tx.v(123) " "Inferred latch for \"eth_head\[10\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] arp_tx.v(123) " "Inferred latch for \"eth_head\[10\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] arp_tx.v(123) " "Inferred latch for \"eth_head\[11\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] arp_tx.v(123) " "Inferred latch for \"eth_head\[11\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] arp_tx.v(123) " "Inferred latch for \"eth_head\[11\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] arp_tx.v(123) " "Inferred latch for \"eth_head\[11\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] arp_tx.v(123) " "Inferred latch for \"eth_head\[11\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] arp_tx.v(123) " "Inferred latch for \"eth_head\[11\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561815 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] arp_tx.v(123) " "Inferred latch for \"eth_head\[11\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] arp_tx.v(123) " "Inferred latch for \"eth_head\[11\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] arp_tx.v(123) " "Inferred latch for \"eth_head\[12\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] arp_tx.v(123) " "Inferred latch for \"eth_head\[12\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] arp_tx.v(123) " "Inferred latch for \"eth_head\[12\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] arp_tx.v(123) " "Inferred latch for \"eth_head\[12\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] arp_tx.v(123) " "Inferred latch for \"eth_head\[12\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] arp_tx.v(123) " "Inferred latch for \"eth_head\[12\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] arp_tx.v(123) " "Inferred latch for \"eth_head\[12\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] arp_tx.v(123) " "Inferred latch for \"eth_head\[12\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] arp_tx.v(123) " "Inferred latch for \"eth_head\[13\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] arp_tx.v(123) " "Inferred latch for \"eth_head\[13\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] arp_tx.v(123) " "Inferred latch for \"eth_head\[13\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] arp_tx.v(123) " "Inferred latch for \"eth_head\[13\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] arp_tx.v(123) " "Inferred latch for \"eth_head\[13\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561816 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] arp_tx.v(123) " "Inferred latch for \"eth_head\[13\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] arp_tx.v(123) " "Inferred latch for \"eth_head\[13\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] arp_tx.v(123) " "Inferred latch for \"eth_head\[13\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] arp_tx.v(123) " "Inferred latch for \"preamble\[0\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] arp_tx.v(123) " "Inferred latch for \"preamble\[0\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] arp_tx.v(123) " "Inferred latch for \"preamble\[0\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] arp_tx.v(123) " "Inferred latch for \"preamble\[0\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] arp_tx.v(123) " "Inferred latch for \"preamble\[0\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] arp_tx.v(123) " "Inferred latch for \"preamble\[0\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] arp_tx.v(123) " "Inferred latch for \"preamble\[0\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] arp_tx.v(123) " "Inferred latch for \"preamble\[0\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] arp_tx.v(123) " "Inferred latch for \"preamble\[1\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] arp_tx.v(123) " "Inferred latch for \"preamble\[1\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] arp_tx.v(123) " "Inferred latch for \"preamble\[1\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] arp_tx.v(123) " "Inferred latch for \"preamble\[1\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] arp_tx.v(123) " "Inferred latch for \"preamble\[1\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] arp_tx.v(123) " "Inferred latch for \"preamble\[1\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561817 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] arp_tx.v(123) " "Inferred latch for \"preamble\[1\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] arp_tx.v(123) " "Inferred latch for \"preamble\[1\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] arp_tx.v(123) " "Inferred latch for \"preamble\[2\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] arp_tx.v(123) " "Inferred latch for \"preamble\[2\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] arp_tx.v(123) " "Inferred latch for \"preamble\[2\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] arp_tx.v(123) " "Inferred latch for \"preamble\[2\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] arp_tx.v(123) " "Inferred latch for \"preamble\[2\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] arp_tx.v(123) " "Inferred latch for \"preamble\[2\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] arp_tx.v(123) " "Inferred latch for \"preamble\[2\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] arp_tx.v(123) " "Inferred latch for \"preamble\[2\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] arp_tx.v(123) " "Inferred latch for \"preamble\[3\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] arp_tx.v(123) " "Inferred latch for \"preamble\[3\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] arp_tx.v(123) " "Inferred latch for \"preamble\[3\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] arp_tx.v(123) " "Inferred latch for \"preamble\[3\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] arp_tx.v(123) " "Inferred latch for \"preamble\[3\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] arp_tx.v(123) " "Inferred latch for \"preamble\[3\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561818 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] arp_tx.v(123) " "Inferred latch for \"preamble\[3\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] arp_tx.v(123) " "Inferred latch for \"preamble\[3\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] arp_tx.v(123) " "Inferred latch for \"preamble\[4\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] arp_tx.v(123) " "Inferred latch for \"preamble\[4\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] arp_tx.v(123) " "Inferred latch for \"preamble\[4\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] arp_tx.v(123) " "Inferred latch for \"preamble\[4\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] arp_tx.v(123) " "Inferred latch for \"preamble\[4\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] arp_tx.v(123) " "Inferred latch for \"preamble\[4\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] arp_tx.v(123) " "Inferred latch for \"preamble\[4\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] arp_tx.v(123) " "Inferred latch for \"preamble\[4\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] arp_tx.v(123) " "Inferred latch for \"preamble\[5\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] arp_tx.v(123) " "Inferred latch for \"preamble\[5\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] arp_tx.v(123) " "Inferred latch for \"preamble\[5\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] arp_tx.v(123) " "Inferred latch for \"preamble\[5\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] arp_tx.v(123) " "Inferred latch for \"preamble\[5\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561819 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] arp_tx.v(123) " "Inferred latch for \"preamble\[5\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] arp_tx.v(123) " "Inferred latch for \"preamble\[5\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] arp_tx.v(123) " "Inferred latch for \"preamble\[5\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] arp_tx.v(123) " "Inferred latch for \"preamble\[6\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] arp_tx.v(123) " "Inferred latch for \"preamble\[6\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] arp_tx.v(123) " "Inferred latch for \"preamble\[6\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] arp_tx.v(123) " "Inferred latch for \"preamble\[6\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] arp_tx.v(123) " "Inferred latch for \"preamble\[6\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] arp_tx.v(123) " "Inferred latch for \"preamble\[6\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] arp_tx.v(123) " "Inferred latch for \"preamble\[6\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] arp_tx.v(123) " "Inferred latch for \"preamble\[6\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] arp_tx.v(123) " "Inferred latch for \"preamble\[7\]\[0\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] arp_tx.v(123) " "Inferred latch for \"preamble\[7\]\[1\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] arp_tx.v(123) " "Inferred latch for \"preamble\[7\]\[2\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] arp_tx.v(123) " "Inferred latch for \"preamble\[7\]\[3\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] arp_tx.v(123) " "Inferred latch for \"preamble\[7\]\[4\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] arp_tx.v(123) " "Inferred latch for \"preamble\[7\]\[5\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] arp_tx.v(123) " "Inferred latch for \"preamble\[7\]\[6\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] arp_tx.v(123) " "Inferred latch for \"preamble\[7\]\[7\]\" at arp_tx.v(123)" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561820 "|eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d8 eth_top:u_eth_top\|arp:u_arp\|crc32_d8:u_crc32_d8 " "Elaborating entity \"crc32_d8\" for hierarchy \"eth_top:u_eth_top\|arp:u_arp\|crc32_d8:u_crc32_d8\"" {  } { { "../rtl/eth_top/arp/arp.v" "u_crc32_d8" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp eth_top:u_eth_top\|udp:u_udp " "Elaborating entity \"udp\" for hierarchy \"eth_top:u_eth_top\|udp:u_udp\"" {  } { { "../rtl/eth_top/eth_top.v" "u_udp" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_rx eth_top:u_eth_top\|udp:u_udp\|udp_rx:u_udp_rx " "Elaborating entity \"udp_rx\" for hierarchy \"eth_top:u_eth_top\|udp:u_udp\|udp_rx:u_udp_rx\"" {  } { { "../rtl/eth_top/udp/udp.v" "u_udp_rx" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_tx eth_top:u_eth_top\|udp:u_udp\|udp_tx:u_udp_tx " "Elaborating entity \"udp_tx\" for hierarchy \"eth_top:u_eth_top\|udp:u_udp\|udp_tx:u_udp_tx\"" {  } { { "../rtl/eth_top/udp/udp.v" "u_udp_tx" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561916 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] udp_tx.v(174) " "Inferred latch for \"eth_head\[6\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561932 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] udp_tx.v(174) " "Inferred latch for \"eth_head\[6\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561932 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] udp_tx.v(174) " "Inferred latch for \"eth_head\[6\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561932 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] udp_tx.v(174) " "Inferred latch for \"eth_head\[6\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561932 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] udp_tx.v(174) " "Inferred latch for \"eth_head\[6\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561932 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] udp_tx.v(174) " "Inferred latch for \"eth_head\[6\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561932 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] udp_tx.v(174) " "Inferred latch for \"eth_head\[6\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] udp_tx.v(174) " "Inferred latch for \"eth_head\[6\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] udp_tx.v(174) " "Inferred latch for \"eth_head\[7\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] udp_tx.v(174) " "Inferred latch for \"eth_head\[7\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] udp_tx.v(174) " "Inferred latch for \"eth_head\[7\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] udp_tx.v(174) " "Inferred latch for \"eth_head\[7\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] udp_tx.v(174) " "Inferred latch for \"eth_head\[7\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] udp_tx.v(174) " "Inferred latch for \"eth_head\[7\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] udp_tx.v(174) " "Inferred latch for \"eth_head\[7\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] udp_tx.v(174) " "Inferred latch for \"eth_head\[7\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] udp_tx.v(174) " "Inferred latch for \"eth_head\[8\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] udp_tx.v(174) " "Inferred latch for \"eth_head\[8\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] udp_tx.v(174) " "Inferred latch for \"eth_head\[8\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] udp_tx.v(174) " "Inferred latch for \"eth_head\[8\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] udp_tx.v(174) " "Inferred latch for \"eth_head\[8\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] udp_tx.v(174) " "Inferred latch for \"eth_head\[8\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] udp_tx.v(174) " "Inferred latch for \"eth_head\[8\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] udp_tx.v(174) " "Inferred latch for \"eth_head\[8\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] udp_tx.v(174) " "Inferred latch for \"eth_head\[9\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] udp_tx.v(174) " "Inferred latch for \"eth_head\[9\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] udp_tx.v(174) " "Inferred latch for \"eth_head\[9\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] udp_tx.v(174) " "Inferred latch for \"eth_head\[9\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] udp_tx.v(174) " "Inferred latch for \"eth_head\[9\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] udp_tx.v(174) " "Inferred latch for \"eth_head\[9\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] udp_tx.v(174) " "Inferred latch for \"eth_head\[9\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561933 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] udp_tx.v(174) " "Inferred latch for \"eth_head\[9\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] udp_tx.v(174) " "Inferred latch for \"eth_head\[10\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] udp_tx.v(174) " "Inferred latch for \"eth_head\[10\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] udp_tx.v(174) " "Inferred latch for \"eth_head\[10\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] udp_tx.v(174) " "Inferred latch for \"eth_head\[10\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] udp_tx.v(174) " "Inferred latch for \"eth_head\[10\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] udp_tx.v(174) " "Inferred latch for \"eth_head\[10\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] udp_tx.v(174) " "Inferred latch for \"eth_head\[10\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] udp_tx.v(174) " "Inferred latch for \"eth_head\[10\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] udp_tx.v(174) " "Inferred latch for \"eth_head\[11\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] udp_tx.v(174) " "Inferred latch for \"eth_head\[11\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] udp_tx.v(174) " "Inferred latch for \"eth_head\[11\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] udp_tx.v(174) " "Inferred latch for \"eth_head\[11\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] udp_tx.v(174) " "Inferred latch for \"eth_head\[11\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] udp_tx.v(174) " "Inferred latch for \"eth_head\[11\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] udp_tx.v(174) " "Inferred latch for \"eth_head\[11\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] udp_tx.v(174) " "Inferred latch for \"eth_head\[11\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] udp_tx.v(174) " "Inferred latch for \"eth_head\[12\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561934 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] udp_tx.v(174) " "Inferred latch for \"eth_head\[12\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] udp_tx.v(174) " "Inferred latch for \"eth_head\[12\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] udp_tx.v(174) " "Inferred latch for \"eth_head\[12\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] udp_tx.v(174) " "Inferred latch for \"eth_head\[12\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] udp_tx.v(174) " "Inferred latch for \"eth_head\[12\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] udp_tx.v(174) " "Inferred latch for \"eth_head\[12\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] udp_tx.v(174) " "Inferred latch for \"eth_head\[12\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] udp_tx.v(174) " "Inferred latch for \"eth_head\[13\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] udp_tx.v(174) " "Inferred latch for \"eth_head\[13\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] udp_tx.v(174) " "Inferred latch for \"eth_head\[13\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] udp_tx.v(174) " "Inferred latch for \"eth_head\[13\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561935 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] udp_tx.v(174) " "Inferred latch for \"eth_head\[13\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] udp_tx.v(174) " "Inferred latch for \"eth_head\[13\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] udp_tx.v(174) " "Inferred latch for \"eth_head\[13\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] udp_tx.v(174) " "Inferred latch for \"eth_head\[13\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] udp_tx.v(174) " "Inferred latch for \"preamble\[0\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] udp_tx.v(174) " "Inferred latch for \"preamble\[0\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] udp_tx.v(174) " "Inferred latch for \"preamble\[0\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] udp_tx.v(174) " "Inferred latch for \"preamble\[0\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] udp_tx.v(174) " "Inferred latch for \"preamble\[0\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] udp_tx.v(174) " "Inferred latch for \"preamble\[0\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] udp_tx.v(174) " "Inferred latch for \"preamble\[0\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] udp_tx.v(174) " "Inferred latch for \"preamble\[0\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] udp_tx.v(174) " "Inferred latch for \"preamble\[1\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] udp_tx.v(174) " "Inferred latch for \"preamble\[1\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] udp_tx.v(174) " "Inferred latch for \"preamble\[1\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] udp_tx.v(174) " "Inferred latch for \"preamble\[1\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561936 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] udp_tx.v(174) " "Inferred latch for \"preamble\[1\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] udp_tx.v(174) " "Inferred latch for \"preamble\[1\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] udp_tx.v(174) " "Inferred latch for \"preamble\[1\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] udp_tx.v(174) " "Inferred latch for \"preamble\[1\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] udp_tx.v(174) " "Inferred latch for \"preamble\[2\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] udp_tx.v(174) " "Inferred latch for \"preamble\[2\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] udp_tx.v(174) " "Inferred latch for \"preamble\[2\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] udp_tx.v(174) " "Inferred latch for \"preamble\[2\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] udp_tx.v(174) " "Inferred latch for \"preamble\[2\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] udp_tx.v(174) " "Inferred latch for \"preamble\[2\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] udp_tx.v(174) " "Inferred latch for \"preamble\[2\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] udp_tx.v(174) " "Inferred latch for \"preamble\[2\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] udp_tx.v(174) " "Inferred latch for \"preamble\[3\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] udp_tx.v(174) " "Inferred latch for \"preamble\[3\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] udp_tx.v(174) " "Inferred latch for \"preamble\[3\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] udp_tx.v(174) " "Inferred latch for \"preamble\[3\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] udp_tx.v(174) " "Inferred latch for \"preamble\[3\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] udp_tx.v(174) " "Inferred latch for \"preamble\[3\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] udp_tx.v(174) " "Inferred latch for \"preamble\[3\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] udp_tx.v(174) " "Inferred latch for \"preamble\[3\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] udp_tx.v(174) " "Inferred latch for \"preamble\[4\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] udp_tx.v(174) " "Inferred latch for \"preamble\[4\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] udp_tx.v(174) " "Inferred latch for \"preamble\[4\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] udp_tx.v(174) " "Inferred latch for \"preamble\[4\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] udp_tx.v(174) " "Inferred latch for \"preamble\[4\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] udp_tx.v(174) " "Inferred latch for \"preamble\[4\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] udp_tx.v(174) " "Inferred latch for \"preamble\[4\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561937 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] udp_tx.v(174) " "Inferred latch for \"preamble\[4\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] udp_tx.v(174) " "Inferred latch for \"preamble\[5\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] udp_tx.v(174) " "Inferred latch for \"preamble\[5\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] udp_tx.v(174) " "Inferred latch for \"preamble\[5\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] udp_tx.v(174) " "Inferred latch for \"preamble\[5\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] udp_tx.v(174) " "Inferred latch for \"preamble\[5\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] udp_tx.v(174) " "Inferred latch for \"preamble\[5\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] udp_tx.v(174) " "Inferred latch for \"preamble\[5\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] udp_tx.v(174) " "Inferred latch for \"preamble\[5\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] udp_tx.v(174) " "Inferred latch for \"preamble\[6\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] udp_tx.v(174) " "Inferred latch for \"preamble\[6\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] udp_tx.v(174) " "Inferred latch for \"preamble\[6\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] udp_tx.v(174) " "Inferred latch for \"preamble\[6\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] udp_tx.v(174) " "Inferred latch for \"preamble\[6\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] udp_tx.v(174) " "Inferred latch for \"preamble\[6\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561938 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] udp_tx.v(174) " "Inferred latch for \"preamble\[6\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] udp_tx.v(174) " "Inferred latch for \"preamble\[6\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] udp_tx.v(174) " "Inferred latch for \"preamble\[7\]\[0\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] udp_tx.v(174) " "Inferred latch for \"preamble\[7\]\[1\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] udp_tx.v(174) " "Inferred latch for \"preamble\[7\]\[2\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] udp_tx.v(174) " "Inferred latch for \"preamble\[7\]\[3\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] udp_tx.v(174) " "Inferred latch for \"preamble\[7\]\[4\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] udp_tx.v(174) " "Inferred latch for \"preamble\[7\]\[5\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] udp_tx.v(174) " "Inferred latch for \"preamble\[7\]\[6\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] udp_tx.v(174) " "Inferred latch for \"preamble\[7\]\[7\]\" at udp_tx.v(174)" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763800561939 "|eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_ctrl eth_top:u_eth_top\|eth_ctrl:u_eth_ctrl " "Elaborating entity \"eth_ctrl\" for hierarchy \"eth_top:u_eth_top\|eth_ctrl:u_eth_ctrl\"" {  } { { "../rtl/eth_top/eth_top.v" "u_eth_ctrl" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch touch:u_touch " "Elaborating entity \"touch\" for hierarchy \"touch:u_touch\"" {  } { { "../rtl/eth_sdram_dac.v" "u_touch" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800561999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_32_to_8bit udp_32_to_8bit:u_udp_32_to_8bit " "Elaborating entity \"udp_32_to_8bit\" for hierarchy \"udp_32_to_8bit:u_udp_32_to_8bit\"" {  } { { "../rtl/eth_sdram_dac.v" "u_udp_32_to_8bit" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "../rtl/eth_sdram_dac.v" "u_sdram_top" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_fifo_ctrl.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562173 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763800562173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pkl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pkl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pkl1 " "Found entity 1: dcfifo_pkl1" {  } { { "db/dcfifo_pkl1.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pkl1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated " "Elaborating entity \"dcfifo_pkl1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_pkl1.tdf" "rdptr_g_gray2bin" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_pkl1.tdf" "rdptr_g1p" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_pkl1.tdf" "wrptr_g1p" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gj31 " "Found entity 1: altsyncram_gj31" {  } { { "db/altsyncram_gj31.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/altsyncram_gj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gj31 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|altsyncram_gj31:fifo_ram " "Elaborating entity \"altsyncram_gj31\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|altsyncram_gj31:fifo_ram\"" {  } { { "db/dcfifo_pkl1.tdf" "fifo_ram" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_pkl1.tdf" "rs_brp" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_pkl1.tdf" "rs_dgwp" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe11" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_pkl1.tdf" "ws_dgrp" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_pkl1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_pkl1.tdf" "rdempty_eq_comp1_msb" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_pkl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_pkl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_fifo_ctrl.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800562790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562791 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763800562791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cll1 " "Found entity 1: dcfifo_cll1" {  } { { "db/dcfifo_cll1.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_cll1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cll1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_cll1:auto_generated " "Elaborating entity \"dcfifo_cll1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_cll1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_cll1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_cll1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_cll1.tdf" "rs_dgwp" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_cll1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_cll1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_cll1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_cll1.tdf" "ws_dgrp" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_cll1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800562946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800562946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_cll1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_cll1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800562995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_controller.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800563005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_controller.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800563021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_controller.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763800563035 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "eth_top:u_eth_top\|tx_start_en " "Net \"eth_top:u_eth_top\|tx_start_en\" is missing source, defaulting to GND" {  } { { "../rtl/eth_top/eth_top.v" "tx_start_en" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1763800563184 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1763800563184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6u14 " "Found entity 1: altsyncram_6u14" {  } { { "db/altsyncram_6u14.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/altsyncram_6u14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800564130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800564130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800564273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800564273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800564364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800564364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vei " "Found entity 1: cntr_vei" {  } { { "db/cntr_vei.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/cntr_vei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800564471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800564471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800564546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800564546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800564629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800564629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800564689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800564689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800564767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800564767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763800564827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763800564827 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800564892 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_cmd.v" 51 -1 0 } } { "db/dcfifo_cll1.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_cll1.tdf" 62 2 0 } } { "db/dcfifo_cll1.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_cll1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/a_graycounter_677.tdf" 32 2 0 } } { "../rtl/eth_top/arp/crc32_d8.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/crc32_d8.v" 92 -1 0 } } { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v" 189 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_pkl1.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 60 2 0 } } { "db/dcfifo_pkl1.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf" 64 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763800567641 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1763800567642 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763800568284 "|eth_sdram_dac|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763800568284 "|eth_sdram_dac|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data_final\[0\] GND " "Pin \"dac_data_final\[0\]\" is stuck at GND" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763800568284 "|eth_sdram_dac|dac_data_final[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data_final\[1\] GND " "Pin \"dac_data_final\[1\]\" is stuck at GND" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763800568284 "|eth_sdram_dac|dac_data_final[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763800568284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800568481 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "389 " "389 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763800569777 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763800569837 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1763800569837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763800569879 "|eth_sdram_dac|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763800569879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800569992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.map.smsg " "Generated suppressed messages file D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1763800570543 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1 17 0 0 16 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1 of its 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1763800570979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1763800571014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763800571014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2426 " "Implemented 2426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763800571321 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763800571321 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1763800571321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2331 " "Implemented 2331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1763800571321 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1763800571321 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1763800571321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763800571321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763800571386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 16:36:11 2025 " "Processing ended: Sat Nov 22 16:36:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763800571386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763800571386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763800571386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763800571386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763800573002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763800573004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 16:36:12 2025 " "Processing started: Sat Nov 22 16:36:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763800573004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1763800573004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off eth_sdram_dac -c eth_sdram_dac " "Command: quartus_fit --read_settings_files=off --write_settings_files=off eth_sdram_dac -c eth_sdram_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1763800573005 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1763800573108 ""}
{ "Info" "0" "" "Project  = eth_sdram_dac" {  } {  } 0 0 "Project  = eth_sdram_dac" 0 0 "Fitter" 0 0 1763800573109 ""}
{ "Info" "0" "" "Revision = eth_sdram_dac" {  } {  } 0 0 "Revision = eth_sdram_dac" 0 0 "Fitter" 0 0 1763800573109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1763800573237 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eth_sdram_dac EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"eth_sdram_dac\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763800573271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763800573311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763800573311 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800573370 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1478 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800573370 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1479 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800573370 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[3\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1480 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800573370 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1763800573370 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 1 135 3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (3000 ps) for eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 45 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800573371 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 45 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1763800573371 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763800573471 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763800573655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763800573655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763800573655 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1763800573655 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763800573666 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763800573670 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1763800573675 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cll1 " "Entity dcfifo_cll1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574543 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1763800574543 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pkl1 " "Entity dcfifo_pkl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574543 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1763800574543 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574543 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574543 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1763800574543 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1763800574543 ""}
{ "Info" "ISTA_SDC_FOUND" "eth_sdram_dac.sdc " "Reading SDC File: 'eth_sdram_dac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763800574554 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1763800574557 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574581 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574581 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574581 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574581 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574581 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1763800574581 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800574584 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800574584 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) eth_rxc (Rise) setup and hold " "From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800574584 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Fall) eth_rxc (Rise) setup and hold " "From eth_rxc (Fall) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800574584 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) sys_clk (Rise) setup and hold " "From eth_rxc (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800574584 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800574584 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1763800574584 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1763800574584 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      eth_rxc " "   8.000      eth_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800574585 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1763800574585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "eth_rxc~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node eth_rxc~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""}  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 6 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxc~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4982 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800574694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 80 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800574694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 92 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800574694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 92 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800574694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 92 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800574694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 92 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800574694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""}  } { { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 3470 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800574694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1 " "Destination node sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_ctrl.v" 18 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 2062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_rst_n~output " "Destination node eth_rst_n~output" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 12 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rst_n~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763800574694 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1763800574694 ""}  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 31 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1679 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800574694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800574695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4612 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763800574695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 3947 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763800574695 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1763800574695 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4282 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800574695 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_8hf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_8hf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_8hf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1438 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rx_ctl~input IOIBUF_X5_Y24_N15 " "Node \"eth_rx_ctl~input\" is constrained to location IOIBUF_X5_Y24_N15 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 7 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rx_ctl~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4984 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rx_ctl PIN A4 " "Node \"eth_rx_ctl\" is constrained to location PIN A4 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rx_ctl } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rx_ctl" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 7 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rx_ctl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1445 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1449 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1453 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\]~input IOIBUF_X5_Y24_N22 " "Node \"eth_rxd\[0\]~input\" is constrained to location IOIBUF_X5_Y24_N22 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4985 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\] PIN B4 " "Node \"eth_rxd\[0\]\" is constrained to location PIN B4 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[0\]" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1444 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1448 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1452 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\]~input IOIBUF_X3_Y24_N15 " "Node \"eth_rxd\[1\]~input\" is constrained to location IOIBUF_X3_Y24_N15 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4986 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\] PIN A3 " "Node \"eth_rxd\[1\]\" is constrained to location PIN A3 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[1\]" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1443 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1447 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1451 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\]~input IOIBUF_X3_Y24_N22 " "Node \"eth_rxd\[2\]~input\" is constrained to location IOIBUF_X3_Y24_N22 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[2]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4987 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\] PIN B3 " "Node \"eth_rxd\[2\]\" is constrained to location PIN B3 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[2\]" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1442 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1446 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1450 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\]~input IOIBUF_X5_Y24_N1 " "Node \"eth_rxd\[3\]~input\" is constrained to location IOIBUF_X5_Y24_N1 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[3]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4988 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\] PIN A2 " "Node \"eth_rxd\[3\]\" is constrained to location PIN A2 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[3\]" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800574725 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1763800574725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763800575208 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763800575211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763800575213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763800575217 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763800575221 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1763800575225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1763800575226 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763800575229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763800575737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1763800575742 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763800575742 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v" 115 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 73 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 14 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1763800575774 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1 clk\[2\] dac_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"dac_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v" 115 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 73 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 24 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1763800575774 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 0 " "PLL \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 driven by eth_rxc~inputclkctrl which is OUTCLK output port of Clock control block type node eth_rxc~inputclkctrl " "Input port INCLK\[0\] of node \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" is driven by eth_rxc~inputclkctrl which is OUTCLK output port of Clock control block type node eth_rxc~inputclkctrl" {  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v" 94 0 0 } } { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 70 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 89 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 6 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1763800575780 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v" 94 0 0 } } { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 70 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 89 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1763800575780 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[10\] " "Node \"sdram_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800575801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[11\] " "Node \"sdram_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800575801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[12\] " "Node \"sdram_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800575801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[13\] " "Node \"sdram_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800575801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[14\] " "Node \"sdram_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800575801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[15\] " "Node \"sdram_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800575801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[8\] " "Node \"sdram_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800575801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[9\] " "Node \"sdram_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800575801 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1763800575801 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800575803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763800576495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800577066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1763800577092 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1763800578888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800578888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1763800579558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.42 " "Router is attempting to preserve 0.42 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1763800579917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1763800581343 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1763800581343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800581933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1763800581936 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1763800581936 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1763800581936 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.86 " "Total time spent on timing analysis during the Fitter is 1.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1763800581984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763800582035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763800582324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763800582370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763800582790 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800583401 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1763800583761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.fit.smsg " "Generated suppressed messages file D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1763800583988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5831 " "Peak virtual memory: 5831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763800584745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 16:36:24 2025 " "Processing ended: Sat Nov 22 16:36:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763800584745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763800584745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763800584745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763800584745 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1763800586204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763800586205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 16:36:25 2025 " "Processing started: Sat Nov 22 16:36:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763800586205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1763800586205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off eth_sdram_dac -c eth_sdram_dac " "Command: quartus_asm --read_settings_files=off --write_settings_files=off eth_sdram_dac -c eth_sdram_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1763800586205 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1763800586943 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1763800586960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763800587168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 16:36:27 2025 " "Processing ended: Sat Nov 22 16:36:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763800587168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763800587168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763800587168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1763800587168 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1763800587767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1763800588798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763800588800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 16:36:28 2025 " "Processing started: Sat Nov 22 16:36:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763800588800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763800588800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta eth_sdram_dac -c eth_sdram_dac " "Command: quartus_sta eth_sdram_dac -c eth_sdram_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763800588801 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1763800588905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763800589081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1763800589128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1763800589128 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cll1 " "Entity dcfifo_cll1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589479 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1763800589479 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pkl1 " "Entity dcfifo_pkl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589479 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1763800589479 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589479 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1763800589479 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1763800589479 ""}
{ "Info" "ISTA_SDC_FOUND" "eth_sdram_dac.sdc " "Reading SDC File: 'eth_sdram_dac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1763800589490 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1763800589491 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589586 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589586 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589586 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589586 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589586 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589586 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800589588 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800589588 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) eth_rxc (Rise) setup and hold " "From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800589588 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Fall) eth_rxc (Rise) setup and hold " "From eth_rxc (Fall) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800589588 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) sys_clk (Rise) setup and hold " "From eth_rxc (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800589588 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800589588 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1763800589588 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1763800589591 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1763800589603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.144 " "Worst-case setup slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144         0.000 sys_clk  " "    0.144         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028         0.000 eth_rxc  " "    1.028         0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.890         0.000 altera_reserved_tck  " "   42.890         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800589645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.408 " "Worst-case hold slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 sys_clk  " "    0.408         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 eth_rxc  " "    0.451         0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800589653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.312 " "Worst-case recovery slack is 48.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.312         0.000 altera_reserved_tck  " "   48.312         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800589656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.518 " "Worst-case removal slack is 1.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.518         0.000 altera_reserved_tck  " "    1.518         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800589659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.624 " "Worst-case minimum pulse width slack is 3.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.624         0.000 eth_rxc  " "    3.624         0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.492         0.000 sys_clk  " "    9.492         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.597         0.000 altera_reserved_tck  " "   49.597         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800589662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800589662 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1763800589805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1763800589827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1763800590297 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590460 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590460 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590460 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590460 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590460 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590460 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) eth_rxc (Rise) setup and hold " "From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Fall) eth_rxc (Rise) setup and hold " "From eth_rxc (Fall) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) sys_clk (Rise) setup and hold " "From eth_rxc (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590460 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1763800590460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.547 " "Worst-case setup slack is 0.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547         0.000 sys_clk  " "    0.547         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.470         0.000 eth_rxc  " "    1.470         0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.320         0.000 altera_reserved_tck  " "   43.320         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394         0.000 sys_clk  " "    0.394         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 eth_rxc  " "    0.400         0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.581 " "Worst-case recovery slack is 48.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.581         0.000 altera_reserved_tck  " "   48.581         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.360 " "Worst-case removal slack is 1.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.360         0.000 altera_reserved_tck  " "    1.360         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.633 " "Worst-case minimum pulse width slack is 3.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.633         0.000 eth_rxc  " "    3.633         0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.455         0.000 sys_clk  " "    9.455         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.488         0.000 altera_reserved_tck  " "   49.488         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590511 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1763800590664 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590921 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590921 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590921 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590921 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590921 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590921 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590921 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590921 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) eth_rxc (Rise) setup and hold " "From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590921 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Fall) eth_rxc (Rise) setup and hold " "From eth_rxc (Fall) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590921 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) sys_clk (Rise) setup and hold " "From eth_rxc (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590921 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800590921 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1763800590921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.232 " "Worst-case setup slack is 2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.232         0.000 sys_clk  " "    2.232         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.172         0.000 eth_rxc  " "    3.172         0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.155         0.000 altera_reserved_tck  " "   47.155         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138         0.000 sys_clk  " "    0.138         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 eth_rxc  " "    0.175         0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.475 " "Worst-case recovery slack is 49.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.475         0.000 altera_reserved_tck  " "   49.475         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.638 " "Worst-case removal slack is 0.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638         0.000 altera_reserved_tck  " "    0.638         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.349 " "Worst-case minimum pulse width slack is 3.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.349         0.000 eth_rxc  " "    3.349         0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.328         0.000 sys_clk  " "    9.328         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.485         0.000 altera_reserved_tck  " "   49.485         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763800590966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763800590966 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1763800591474 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1763800591475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763800591602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 16:36:31 2025 " "Processing ended: Sat Nov 22 16:36:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763800591602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763800591602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763800591602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763800591602 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus II Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763800592344 ""}
