// Seed: 273762021
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    input supply1 id_3
    , id_19,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6,
    input wand id_7,
    output supply0 id_8,
    output wor id_9,
    input wand id_10,
    input supply1 id_11,
    input uwire id_12,
    output wor id_13,
    input wire id_14,
    input uwire id_15,
    output supply0 id_16,
    output wire id_17
);
  always $display(1, {1, id_15, 1}, 1);
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input logic id_2,
    input logic id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output wand id_8,
    input uwire id_9,
    output logic id_10
);
  assign id_10 = id_2;
  reg  id_12;
  tri0 id_13 = 1;
  always id_7 = id_4;
  wor id_14 = 1 < id_12;
  always
    if (id_12) id_12 <= id_3;
    else id_12 <= id_2;
  wire id_15;
  always  @  (  1 'b0 &  1  or  posedge  1  or  posedge  id_0  + "" or  ~  id_14  ^  1  or  id_5  or  1 'b0 or  negedge  (  1  )  or  posedge  1  )  begin
    id_10 = 1;
  end
  assign id_8 = 1;
  module_0(
      id_0,
      id_8,
      id_4,
      id_4,
      id_9,
      id_7,
      id_0,
      id_4,
      id_8,
      id_7,
      id_9,
      id_4,
      id_6,
      id_8,
      id_4,
      id_1,
      id_7,
      id_7
  );
endmodule
