{"Processors":  [
	{
		"Processor ID": "42",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "29.0",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "1.75",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.75",
		"FO4 Source": ""
	},
	{
		"Processor ID": "43",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Tualatin",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "27.8",
		"Instruction set width": "",
		"Transistors (millions)": "44.0",
		"Die size (mm^2)": "80",
		"Voltage (low)": "",
		"Voltage (high)": "1.475",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.475",
		"FO4 Source": ""
	},
	{
		"Processor ID": "44",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "33.0",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "1.75",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.75",
		"FO4 Source": ""
	},
	{
		"Processor ID": "45",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Tualatin",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "28.9",
		"Instruction set width": "",
		"Transistors (millions)": "44.0",
		"Die size (mm^2)": "80",
		"Voltage (low)": "",
		"Voltage (high)": "1.475",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.475",
		"FO4 Source": ""
	},
	{
		"Processor ID": "46",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Tualatin",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "33.4",
		"Instruction set width": "",
		"Transistors (millions)": "44.0",
		"Die size (mm^2)": "80",
		"Voltage (low)": "",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "47",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Tualatin",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "34.8",
		"Instruction set width": "",
		"Transistors (millions)": "44.0",
		"Die size (mm^2)": "80",
		"Voltage (low)": "",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "48",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Northwood",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "63.5",
		"Instruction set width": "",
		"Transistors (millions)": "55.0",
		"Die size (mm^2)": "131",
		"Voltage (low)": "",
		"Voltage (high)": "1.75",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.75",
		"FO4 Source": ""
	},
	{
		"Processor ID": "49",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Northwood",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "66.1",
		"Instruction set width": "",
		"Transistors (millions)": "55.0",
		"Die size (mm^2)": "131",
		"Voltage (low)": "1.56",
		"Voltage (high)": "1.725",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.725",
		"FO4 Source": ""
	},
	{
		"Processor ID": "50",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Northwood",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "2100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "55.5",
		"Instruction set width": "",
		"Transistors (millions)": "55.0",
		"Die size (mm^2)": "131",
		"Voltage (low)": "1.315",
		"Voltage (high)": "1.525",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.525",
		"FO4 Source": ""
	},
	{
		"Processor ID": "51",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Northwood",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "57.1",
		"Instruction set width": "",
		"Transistors (millions)": "55.0",
		"Die size (mm^2)": "131",
		"Voltage (low)": "1.315",
		"Voltage (high)": "1.525",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.525",
		"FO4 Source": ""
	},
	{
		"Processor ID": "52",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Northwood",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "2300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "58.3",
		"Instruction set width": "",
		"Transistors (millions)": "55.0",
		"Die size (mm^2)": "131",
		"Voltage (low)": "1.315",
		"Voltage (high)": "1.525",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.525",
		"FO4 Source": ""
	},
	{
		"Processor ID": "53",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Northwood",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "2600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "62.6",
		"Instruction set width": "",
		"Transistors (millions)": "55.0",
		"Die size (mm^2)": "131",
		"Voltage (low)": "1.315",
		"Voltage (high)": "1.525",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.525",
		"FO4 Source": ""
	},
	{
		"Processor ID": "54",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Northwood",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "2700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "66.8",
		"Instruction set width": "",
		"Transistors (millions)": "55.0",
		"Die size (mm^2)": "131",
		"Voltage (low)": "1.315",
		"Voltage (high)": "1.525",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.525",
		"FO4 Source": ""
	},
	{
		"Processor ID": "55",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Northwood",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "68.4",
		"Instruction set width": "",
		"Transistors (millions)": "55.0",
		"Die size (mm^2)": "131",
		"Voltage (low)": "1.315",
		"Voltage (high)": "1.525",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.525",
		"FO4 Source": ""
	},
	{
		"Processor ID": "56",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Mendocino",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "27.0",
		"Instruction set width": "",
		"Transistors (millions)": "19.0",
		"Die size (mm^2)": "154",
		"Voltage (low)": "",
		"Voltage (high)": "2.0",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "2.0",
		"FO4 Source": ""
	},
	{
		"Processor ID": "57",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Mendocino",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "533.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "28.3",
		"Instruction set width": "",
		"Transistors (millions)": "19.0",
		"Die size (mm^2)": "154",
		"Voltage (low)": "",
		"Voltage (high)": "2.0",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "2.0",
		"FO4 Source": ""
	},
	{
		"Processor ID": "58",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "15.8",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "59",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "633.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "16.5",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "60",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "667.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "17.5",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "61",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "18.3",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "62",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "766.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "20.0",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "63",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "20.8",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "64",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "900.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "26.7",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "1.75",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.75",
		"FO4 Source": ""
	},
	{
		"Processor ID": "65",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Tualatin",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "900.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "34.8",
		"Instruction set width": "",
		"Transistors (millions)": "44.0",
		"Die size (mm^2)": "80",
		"Voltage (low)": "",
		"Voltage (high)": "1.475",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.475",
		"FO4 Source": ""
	},
	{
		"Processor ID": "66",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Coppermine T",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "950.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "28.0",
		"Instruction set width": "",
		"Transistors (millions)": "28.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "",
		"Voltage (high)": "1.75",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.75",
		"FO4 Source": ""
	},
	{
		"Processor ID": "215",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "420",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "105.0",
		"Die size (mm^2)": "77",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.3375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3375",
		"FO4 Source": ""
	},
	{
		"Processor ID": "216",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "430",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "105.0",
		"Die size (mm^2)": "77",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.3375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3375",
		"FO4 Source": ""
	},
	{
		"Processor ID": "228",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sossaman",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "27.0",
		"Instruction set width": "",
		"Transistors (millions)": "151.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "1.1125",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "233",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "540",
		"Processor Date": "",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "30.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.95",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": ""
	},
	{
		"Processor ID": "271",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "530",
		"Processor Date": "",
		"Processor Clock [MHz]": "1730.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "27.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.95",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": ""
	},
	{
		"Processor ID": "272",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "220",
		"Processor Date": "",
		"Processor Clock [MHz]": "1200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "19.0",
		"Instruction set width": "",
		"Transistors (millions)": "105.0",
		"Die size (mm^2)": "77",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.3375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3375",
		"FO4 Source": ""
	},
	{
		"Processor ID": "278",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "E1200",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "105.0",
		"Die size (mm^2)": "77",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "285",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "E1600",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "105.0",
		"Die size (mm^2)": "77",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "287",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "E1400",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "105.0",
		"Die size (mm^2)": "77",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "290",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "450",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "105.0",
		"Die size (mm^2)": "77",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.3375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3375",
		"FO4 Source": ""
	},
	{
		"Processor ID": "297",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "570",
		"Processor Date": "",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "31.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "298",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "585",
		"Processor Date": "",
		"Processor Clock [MHz]": "2160.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "31.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.95",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": ""
	},
	{
		"Processor ID": "320",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T1700",
		"Processor Date": "",
		"Processor Clock [MHz]": "1830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "339",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T1600",
		"Processor Date": "",
		"Processor Clock [MHz]": "1660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "357",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "900",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "360",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Mendocino",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "466.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "",
		"Instruction set width": "",
		"Transistors (millions)": "19.0",
		"Die size (mm^2)": "154",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "361",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T3500",
		"Processor Date": "",
		"Processor Clock [MHz]": "2100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "368",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "",
		"Processor Model": "E3500",
		"Processor Date": "",
		"Processor Clock [MHz]": "2700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "414",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T3300",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "437",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Arrandale",
		"Microarchitecture": "",
		"Processor Model": "U3400",
		"Processor Date": "",
		"Processor Clock [MHz]": "1060.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "18.0",
		"Instruction set width": "",
		"Transistors (millions)": "382.0",
		"Die size (mm^2)": "81",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "451",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Prescott",
		"Microarchitecture": "",
		"Processor Model": "320",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "84.0",
		"Instruction set width": "",
		"Transistors (millions)": "125.0",
		"Die size (mm^2)": "112",
		"Voltage (low)": "1.25",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": ""
	},
	{
		"Processor ID": "470",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Arrandale",
		"Microarchitecture": "",
		"Processor Model": "U3600",
		"Processor Date": "",
		"Processor Clock [MHz]": "1200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "18.0",
		"Instruction set width": "",
		"Transistors (millions)": "382.0",
		"Die size (mm^2)": "81",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "503",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Arrandale",
		"Microarchitecture": "",
		"Processor Model": "P4600",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "382.0",
		"Die size (mm^2)": "81",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "518",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "G530",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "519",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "G530T",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "520",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "G540T",
		"Processor Date": "",
		"Processor Clock [MHz]": "2100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "521",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "G550",
		"Processor Date": "",
		"Processor Clock [MHz]": "2600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "572",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "763",
		"Processor Date": "",
		"Processor Clock [MHz]": "1400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "10.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "573",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "925",
		"Processor Date": "",
		"Processor Clock [MHz]": "2300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "590",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "847",
		"Processor Date": "",
		"Processor Clock [MHz]": "1100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "2048",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "593",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "G440",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "595",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "B710",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "1536",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "596",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "B800",
		"Processor Date": "",
		"Processor Clock [MHz]": "1500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "2048",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "597",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "787",
		"Processor Date": "",
		"Processor Clock [MHz]": "1300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "1536",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "598",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "857",
		"Processor Date": "",
		"Processor Clock [MHz]": "1200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "2048",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "602",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "B840",
		"Processor Date": "",
		"Processor Clock [MHz]": "1900.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "2048",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "609",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "G460",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "612",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "797",
		"Processor Date": "",
		"Processor Clock [MHz]": "1400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "1536",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "613",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "867",
		"Processor Date": "",
		"Processor Clock [MHz]": "1300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "2048",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "614",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "B815",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "2048",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "615",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "B720",
		"Processor Date": "",
		"Processor Clock [MHz]": "1700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "2048",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "695",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "807",
		"Processor Date": "",
		"Processor Clock [MHz]": "1500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "2048",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "1069",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Conroe-L",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "440",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "11.1",
		"SpecFp2006 (average base)": "11.4",
		"x400_perlbench": "12.1",
		"x401_bzip2": "7.41",
		"x403_gcc": "10.4",
		"x429_mcf": "10.7",
		"x445_gobmk": "12.5",
		"x456_hmmer": "8.33",
		"x458_sjeng": "12.1",
		"x462_libquantum": "14.0",
		"x464_h264ref": "19.2",
		"x471_omnetpp": "9.15",
		"x473_astar": "7.02",
		"x483_xalancbmk": "15.7",
		"x410_bwaves": "20.3",
		"x416_gamess": "13.2",
		"x433_milc": "10.3",
		"x434_zeusmp": "9.77",
		"x435_gromacs": "10.3",
		"x436_cactusadm": "14.2",
		"x437_leslie3d": "9.85",
		"x444_namd": "10.3",
		"x447_dealii": "15.1",
		"x450_soplex": "9.46",
		"x453_povray": "12.1",
		"x454_calculix": "9.34",
		"x459_gemsfdtd": "8.57",
		"x465_tonto": "9.2",
		"x470_lbm": "10.5",
		"x481_wrf": "13.0",
		"x482_sphinx3": "12.7",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.435740971357404",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1070",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Conroe-CL",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "445",
		"Processor Date": "",
		"Processor Clock [MHz]": "1866.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "10.9",
		"SpecFp2006 (average base)": "11.1",
		"x400_perlbench": "10.6",
		"x401_bzip2": "6.68",
		"x403_gcc": "9.08",
		"x429_mcf": "10.6",
		"x445_gobmk": "11.0",
		"x456_hmmer": "9.59",
		"x458_sjeng": "10.8",
		"x462_libquantum": "24.6",
		"x464_h264ref": "17.5",
		"x471_omnetpp": "8.82",
		"x473_astar": "6.72",
		"x483_xalancbmk": "14.3",
		"x410_bwaves": "17.9",
		"x416_gamess": "12.8",
		"x433_milc": "9.48",
		"x434_zeusmp": "9.2",
		"x435_gromacs": "10.1",
		"x436_cactusadm": "13.4",
		"x437_leslie3d": "9.87",
		"x444_namd": "9.79",
		"x447_dealii": "14.1",
		"x450_soplex": "8.65",
		"x453_povray": "13.3",
		"x454_calculix": "9.02",
		"x459_gemsfdtd": "8.47",
		"x465_tonto": "9.89",
		"x470_lbm": "10.4",
		"x481_wrf": "13.5",
		"x482_sphinx3": "12.3",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.435740971357404",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1071",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Mendocino",
		"Microarchitecture": "P6:Pentium II",
		"Processor Model": "300A",
		"Processor Date": "1998-08-01",
		"Processor Clock [MHz]": "300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "17.8",
		"Instruction set width": "",
		"Transistors (millions)": "7.5",
		"Die size (mm^2)": "154",
		"Voltage (low)": "2.0",
		"Voltage (high)": "2.0",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P856",
		"Feature Size [microns]": "0.25",
		"Channel length [microns]": "0.2",
		"Metal layers": "5",
		"Metal type": "aluminum",
		"FO4 Delay [ps]": "72.0",
		"FO4 Delay Vdd [V]": "2.0",
		"FO4 Source": "mul(360,channel_length)"
	},
	{
		"Processor ID": "1072",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "N/A",
		"Microarchitecture": "P6:Pentium II",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "266.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "16.59",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "2.0",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "7.7299999999999995",
		"SpecFp1995 (average base)": "5.51",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P856",
		"Feature Size [microns]": "0.25",
		"Channel length [microns]": "0.2",
		"Metal layers": "5",
		"Metal type": "aluminum",
		"FO4 Delay [ps]": "72.0",
		"FO4 Delay Vdd [V]": "2.0",
		"FO4 Source": "mul(360,channel_length)"
	},
	{
		"Processor ID": "1073",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Covington",
		"Microarchitecture": "P6:Pentium II",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "8.551198746374686",
		"SpecFp1995 (average base)": "5.9185724630184255",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P856",
		"Feature Size [microns]": "0.25",
		"Channel length [microns]": "0.2",
		"Metal layers": "5",
		"Metal type": "aluminum",
		"FO4 Delay [ps]": "72.0",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "mul(360,channel_length)"
	},
	{
		"Processor ID": "1074",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Mendocino",
		"Microarchitecture": "P6:Pentium II",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "333.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "19.7",
		"Instruction set width": "",
		"Transistors (millions)": "19.0",
		"Die size (mm^2)": "154",
		"Voltage (low)": "",
		"Voltage (high)": "2.0",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "12.596428065130214",
		"SpecFp1995 (average base)": "8.998749913182388",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P856",
		"Feature Size [microns]": "0.25",
		"Channel length [microns]": "0.2",
		"Metal layers": "5",
		"Metal type": "aluminum",
		"FO4 Delay [ps]": "72.0",
		"FO4 Delay Vdd [V]": "2.0",
		"FO4 Source": "mul(360,channel_length)"
	},
	{
		"Processor ID": "1075",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Mendocino",
		"Microarchitecture": "P6:Pentium II",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "366.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "13.9",
		"SpecFp1995 (average base)": "9.56",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P856",
		"Feature Size [microns]": "0.25",
		"Channel length [microns]": "0.2",
		"Metal layers": "5",
		"Metal type": "aluminum",
		"FO4 Delay [ps]": "72.0",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "mul(360,channel_length)"
	},
	{
		"Processor ID": "1076",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Mendocino",
		"Microarchitecture": "P6:Pentium II",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "23.7",
		"Instruction set width": "",
		"Transistors (millions)": "19.0",
		"Die size (mm^2)": "154",
		"Voltage (low)": "",
		"Voltage (high)": "2.0",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "14.899999999999997",
		"SpecFp1995 (average base)": "10.000000000000002",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P856",
		"Feature Size [microns]": "0.25",
		"Channel length [microns]": "0.2",
		"Metal layers": "5",
		"Metal type": "aluminum",
		"FO4 Delay [ps]": "72.0",
		"FO4 Delay Vdd [V]": "2.0",
		"FO4 Source": "mul(360,channel_length)"
	},
	{
		"Processor ID": "1077",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Mendocino",
		"Microarchitecture": "P6:Pentium II",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "433.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "15.799999999999997",
		"SpecFp1995 (average base)": "10.4",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "128",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P856",
		"Feature Size [microns]": "0.25",
		"Channel length [microns]": "0.2",
		"Metal layers": "5",
		"Metal type": "aluminum",
		"FO4 Delay [ps]": "72.0",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "mul(360,channel_length)"
	},
	{
		"Processor ID": "1078",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E3200",
		"Processor Date": "2009-08-30",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "82",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "16.14992260043372",
		"SpecFp2006 (average base)": "16.699700596118483",
		"x400_perlbench": "15.2",
		"x401_bzip2": "9.394934805521537",
		"x403_gcc": "13.149904942622209",
		"x429_mcf": "19.2",
		"x445_gobmk": "15.1",
		"x456_hmmer": "13.299999999999999",
		"x458_sjeng": "15.799999999999999",
		"x462_libquantum": "60.399917218486316",
		"x464_h264ref": "24.9499498997493",
		"x471_omnetpp": "10.849884792015075",
		"x473_astar": "9.119912280279893",
		"x483_xalancbmk": "18.5",
		"x410_bwaves": "25.59687480924185",
		"x416_gamess": "17.6",
		"x433_milc": "16.449316095205905",
		"x434_zeusmp": "19.699746191258402",
		"x435_gromacs": "15.449919093639293",
		"x436_cactusadm": "28.449604566671923",
		"x437_leslie3d": "13.198484761517134",
		"x444_namd": "13.0",
		"x447_dealii": "20.049937655763422",
		"x450_soplex": "11.249888888340188",
		"x453_povray": "19.54993606127652",
		"x454_calculix": "17.8",
		"x459_gemsfdtd": "13.896762212832167",
		"x465_tonto": "14.14991166050163",
		"x470_lbm": "12.898449519225169",
		"x481_wrf": "17.24934781375806",
		"x482_sphinx3": "15.949294655250432",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1079",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E3300",
		"Processor Date": "2009-08-30",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "82",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1080",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Clarkdale",
		"Microarchitecture": "Nehalem",
		"Processor Model": "G1101",
		"Processor Date": "",
		"Processor Clock [MHz]": "2267.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "18.537302156200457",
		"SpecFp2006 (average base)": "21.862045911967204",
		"x400_perlbench": "15.509762331713562",
		"x401_bzip2": "10.34987922634849",
		"x403_gcc": "13.693930204603445",
		"x429_mcf": "19.81087228053782",
		"x445_gobmk": "15.972260242139402",
		"x456_hmmer": "20.737443535353275",
		"x458_sjeng": "16.57494332481122",
		"x462_libquantum": "119.7397885077374",
		"x464_h264ref": "24.43544799811398",
		"x471_omnetpp": "10.761572686023749",
		"x473_astar": "11.03739398739955",
		"x483_xalancbmk": "20.083243108567636",
		"x410_bwaves": "45.38665555153903",
		"x416_gamess": "17.362432440408345",
		"x433_milc": "32.630572625825266",
		"x434_zeusmp": "21.112177765380718",
		"x435_gromacs": "15.33742367686822",
		"x436_cactusadm": "30.237212883239817",
		"x437_leslie3d": "19.124753780734906",
		"x444_namd": "13.237411584094962",
		"x447_dealii": "24.36240071438052",
		"x450_soplex": "15.599435949334707",
		"x453_povray": "19.199544259463586",
		"x454_calculix": "18.011775540287257",
		"x459_gemsfdtd": "25.336164407239682",
		"x465_tonto": "17.0373238149203",
		"x470_lbm": "32.65916716024786",
		"x481_wrf": "28.04977654266962",
		"x482_sphinx3": "17.811978235448436",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "2048",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1081",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "SU2300",
		"Processor Date": "2009-09-27",
		"Processor Clock [MHz]": "1200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "10.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1082",
		"Designer": "Intel",
		"Processor Family": "Celeron",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "560",
		"Processor Date": "2007-12-30",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "31.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.95",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.025925925932714",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	}
]}} 
