
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_manager'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1637.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_manager/inst/clkin1_ibufg, from the path connected to top-level port: CLKX 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_manager/inst'
Finished Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_manager/inst'
Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_manager/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1856.004 ; gain = 218.914
Finished Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_manager/inst'
Parsing XDC File [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1856.004 ; gain = 218.914
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.736 . Memory (MB): peak = 1856.004 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16daf8cd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1869.934 ; gain = 13.930

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16daf8cd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2173.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16daf8cd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2173.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16ffb0f1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2173.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLKX_IBUF_BUFG_inst to drive 114 load(s) on clock net CLKX_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 20a5a2ea2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2173.043 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20a5a2ea2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2173.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20a5a2ea2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2173.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2173.043 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f4657e54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2173.043 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f4657e54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2173.043 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f4657e54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.043 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.043 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f4657e54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2173.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2173.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e1b72fce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2218.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f97b7b9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16138b1f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16138b1f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 2218.297 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16138b1f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 162d6f57a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1063da6d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 193fcf5fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.297 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c6034568

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.297 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1eb64c62c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.297 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1eb64c62c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e00fb1be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21aea7999

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19d4ef8a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2121c453d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20265ccdc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bf418303

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 205e62575

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21df8f832

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13051f451

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2218.297 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13051f451

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ae535f94

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.169 | TNS=-3.964 |
Phase 1 Physical Synthesis Initialization | Checksum: 9bda6d26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2218.297 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 62d14c7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2218.297 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ae535f94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.464. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b00d7b74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.297 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.297 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b00d7b74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b00d7b74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b00d7b74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.297 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1b00d7b74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.297 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.297 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2745d7577

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.297 ; gain = 0.000
Ending Placer Task | Checksum: 1cafb079f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2218.297 ; gain = 0.996
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2218.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2218.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2218.297 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.08s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.297 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-1.141 |
Phase 1 Physical Synthesis Initialization | Checksum: 172cdde1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2218.297 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-1.141 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 172cdde1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-1.141 |
INFO: [Physopt 32-702] Processed net RGB_R_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_manager/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs12_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net rgb_rs_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.396 | TNS=-1.137 |
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net rgb_rs_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.395 | TNS=-1.135 |
INFO: [Physopt 32-702] Processed net rgb_rs_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net rgb_rs_i_82_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.365 | TNS=-1.075 |
INFO: [Physopt 32-81] Processed net rgb_rs_i_81_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rgb_rs_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-1.065 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net rgb_rs_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.329 | TNS=-1.003 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net rgb_rs_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.317 | TNS=-0.979 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net rgb_rs_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-0.953 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net rgb_rs_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.286 | TNS=-0.917 |
INFO: [Physopt 32-702] Processed net rgb_rs_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_163_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_252_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net rgb_rs_i_270_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-0.797 |
INFO: [Physopt 32-702] Processed net rgb_rs_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs3[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_77_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net lastGuess_reg_n_0_[1].  Re-placed instance lastGuess_reg[1]
INFO: [Physopt 32-735] Processed net lastGuess_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-0.393 |
INFO: [Physopt 32-663] Processed net target_num[1].  Re-placed instance target_num_reg[1]
INFO: [Physopt 32-735] Processed net target_num[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.149 | TNS=-0.337 |
INFO: [Physopt 32-663] Processed net target_num[1].  Re-placed instance target_num_reg[1]
INFO: [Physopt 32-735] Processed net target_num[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-0.361 |
INFO: [Physopt 32-702] Processed net rgb_rs_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net target_num[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net target_num[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.136 | TNS=-0.311 |
INFO: [Physopt 32-702] Processed net target_num[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RGB_R_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_manager/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs12_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs3[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_77_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net target_num[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.136 | TNS=-0.311 |
Phase 3 Critical Path Optimization | Checksum: 172cdde1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2218.297 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.136 | TNS=-0.311 |
INFO: [Physopt 32-702] Processed net RGB_R_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_manager/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs12_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs3[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_77_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net target_num[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RGB_R_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_manager/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs12_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs3[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_reg_i_77_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rgb_rs_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net target_num[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.136 | TNS=-0.311 |
Phase 4 Critical Path Optimization | Checksum: 172cdde1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2218.297 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.136 | TNS=-0.311 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.262  |          0.830  |            2  |              0  |                    13  |           0  |           2  |  00:00:01  |
|  Total          |          0.262  |          0.830  |            2  |              0  |                    13  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.297 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 18ae64d8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
195 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2218.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3ee546b0 ConstDB: 0 ShapeSum: 65400d7e RouteDB: 0
Post Restoration Checksum: NetGraph: 904a27d0 NumContArr: ee643974 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 17eae6144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2249.414 ; gain = 24.375

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17eae6144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2255.973 ; gain = 30.934

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17eae6144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2255.973 ; gain = 30.934
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d4d91854

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2258.477 ; gain = 33.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.174 | TNS=-0.468 | WHS=-1.390 | THS=-6.131 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 757
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 757
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a6be5e7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.207 ; gain = 34.168

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a6be5e7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.207 ; gain = 34.168
Phase 3 Initial Routing | Checksum: 27fb75619

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.207 ; gain = 34.168
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+==============+
| Launch Setup Clock | Launch Hold Clock  | Pin          |
+====================+====================+==============+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rgb_gs_reg/D |
+--------------------+--------------------+--------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.775 | TNS=-2.608 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cda40806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.207 ; gain = 34.168

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.690 | TNS=-2.233 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29097bb3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2259.207 ; gain = 34.168

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.704 | TNS=-2.355 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18c55bc8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2259.207 ; gain = 34.168
Phase 4 Rip-up And Reroute | Checksum: 18c55bc8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2259.207 ; gain = 34.168

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17a871597

Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2259.207 ; gain = 34.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.551 | TNS=-1.610 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 16d8a8d9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2259.207 ; gain = 34.168

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16d8a8d9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2259.207 ; gain = 34.168
Phase 5 Delay and Skew Optimization | Checksum: 16d8a8d9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2259.207 ; gain = 34.168

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 174d9d377

Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2259.207 ; gain = 34.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.551 | TNS=-1.600 | WHS=-0.744 | THS=-1.602 |

Phase 6.1 Hold Fix Iter | Checksum: 1defc4d52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.191 ; gain = 108.152
Phase 6 Post Hold Fix | Checksum: 226a39415

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.191 ; gain = 108.152

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.4192 %
  Global Horizontal Routing Utilization  = 0.403263 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 14b448baa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.191 ; gain = 108.152

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14b448baa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.191 ; gain = 108.152

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16932cb3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.191 ; gain = 108.152

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 16c98b137

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.191 ; gain = 108.152
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.551 | TNS=-1.600 | WHS=0.167  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16c98b137

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.191 ; gain = 108.152
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.191 ; gain = 108.152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
215 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.191 ; gain = 114.895
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2333.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab8/lab8.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
227 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2730.289 ; gain = 397.098
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 18:50:25 2023...
