{
    "Citedpaper": [
        {
            "ArticleName": "Miguel Valero-Garc\u00eda , Juan J. Navarro , Jos\u00e9 M. Llaber\u00eda , Mateo Valero , Tom\u00e1s Lang, A method for implementation of one-dimensional systolic algorithms with data contraflow using pipelined functional units, Journal of VLSI Signal Processing Systems, v.4 n.1, p.7-25, Feb. 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2813101"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 8, 
        "Downloads_6Weeks": 0, 
        "Downloads_cumulative": 359, 
        "CitationCount": 1
    }, 
    "Title": "Systematic hardware adaptation of systolic algorithms", 
    "Abstract": "In this paper we propose a methodology to adapt Systolic Algorithms to the hardware selected for their implementation. Systolic Algorithms obtained can be efficiently implemented using Pipelined Functional Units. The methodology is based on two transformation rules. These rules are applied to an initial Systolic Algorithm, possibly obtained through one of the design methodologies proposed by other authors. Parameters for these transformations are obtained from the specification of the hardware to be used. The methodology has been particularized in the case of one-dimensional Systolic Algorithms with data contraflow.\n", 
    "Published": 1989, 
    "References": [
        {
            "ArticleName": "H.T. Kung and C.E. Leiserson. \"Systolic Arrays (for VLSI), Sparse Matrix Proc. 1978 1979, Society for Industrial and Applied Mathematics (SIAM), pp. 256-282. (A slightly dserent version appears in the text Introduction to VLSI Systems, Section 8.3. C.A. Mead and L.A. Conway, eds.,1980, Addison-Wesley, Reading, Mass.)."
        }, 
        {
            "ArticleName": "H.T. Kung, \"Why Systolic Architectures?,\" Computer, Vol. 15, No. 1. Jan. 1982, pp. 37-46."
        }, 
        {
            "ArticleName": "C.E. Leiserson and J.B. Saxe. \"Optimizing Synchronous Systems,\" Proc. 22nd Annual Symp. on Foundations of Computer Science, Oct. 1961, pp. 23-36."
        }, 
        {
            "ArticleName": "S.Y. Kung, \"On Supercom Array Processors,\" Proc. IE Ep uting with SystolicWavefront E Vol. 72, No. 7. July 1984."
        }, 
        {
            "ArticleName": "D.I. Moldovan, \"On the Design of Algorithms for VLSI Systolic Arrays,\"\"Proc. IEEE,Vol. 71, No. 1, pp. 113-120,1983."
        }, 
        {
            "ArticleName": "Patrice Quinton, Automatic synthesis of systolic arrays from uniform recurrent equations, Proceedings of the 11th annual international symposium on Computer architecture, p.208-214, January 1984", 
            "DOIhref": "http://doi.acm.org/10.1145/800015.808184", 
            "DOIname": "10.1145/800015.808184", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=808184"
        }, 
        {
            "ArticleName": "G.J. Li, B.W. Wah, \"The Design of Optimal Systotic Arrays,\" IEEE.Trans. on Computers, Vol. C-34, No. 10, Jan. 1985, pp."
        }, 
        {
            "ArticleName": "M. Chen, \"Synthesizing VLSI Architectures: Dynamic Programming Solver,\" Int' 1 Conf. on Parallel Processing, 1986, pp. 776-784."
        }, 
        {
            "ArticleName": "I.V. Ramakrishnan and D.S. Fussell, \"On Mapping Homo eneous Graphs on a Linear Array-Processor Model,\" Int'l %nf Parallel Processing 1983 pp. 440-447."
        }, 
        {
            "ArticleName": "J.A.B. Fortes, K.S. Fuand B.W. Wah, \"S stematic Approaches to the Desi ity Proc. Znt'l CF of Algorithmically Spec led Systolic Arrays,\" onf Acoustic, Speech and Signal Processing, 1985, pp. 8.9.1-8.9.5."
        }, 
        {
            "ArticleName": "J. A. B. Fortes , K.-S. Fu , B. W. Wah, Systematic design approaches for algorithmically specified systolic arrays, Computer architecture, Elsevier Science Inc., New York, NY, 1988", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=60767"
        }, 
        {
            "ArticleName": "D. Heller, \"Partitionin Big Matrices for Small Systolic Arays\" Chapter 11 of VLSI and Modern Signal Processing, S.Y. Kung, H.J. Whitehouse and T. Kailath eds. 1985, Prentice-Hall, Englewood Cliffs, N.J., pp. 185-199."
        }, 
        {
            "ArticleName": "R. Schreiber and P.J. Kucks, \"Systolic Linear Algebra Machines in Digital Signal Processing,\" Chapiter 22 of VLSI and Modern Signal Processing, S.Y. Kung, H.J. Whitehouse and T. Kailath eds. 1985, Prentice-Hall, Englewood Cliffs, N.J., pp.389-405."
        }, 
        {
            "ArticleName": "Juan J. Navarro , Jos\u00e9 M. Llaberia , Mateo Valero, Partitioning: An Essential Step in Mapping Algorithms Into Systolic Array Processors, Computer, v.20 n.7, p.77-89, July 1987", 
            "DOIhref": "https://dx.doi.org/10.1109/MC.1987.1663622", 
            "DOIname": "10.1109/MC.1987.1663622", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=26831"
        }, 
        {
            "ArticleName": "Dan I Moldovan , Jose A. B Fortes, Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays, IEEE Transactions on Computers, v.35 n.1, p.1-12, January 1986", 
            "DOIhref": "https://dx.doi.org/10.1109/TC.1986.1676652", 
            "DOIname": "10.1109/TC.1986.1676652", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=5222"
        }, 
        {
            "ArticleName": "H.W. Neils and E.F. Deprettere, \"Automatic Desi n and Partitioning of SystolicWavefront Arrays for VLSI,\" (?ircuits Systems SignalProcess, Vol. 7, No. 2,1988, pp. 235-252."
        }, 
        {
            "ArticleName": "H. Moreno and T. Lan \"Graph-based Partitionin of Matrix Algorithms for Systo lc Arrays: Application to % ransitive Closure,\" 1988 Int l Conf. on Parallel Processing."
        }, 
        {
            "ArticleName": "H.T. Kung, L.M. Ruane and D.W.L. Yen, \"Two-Level Pipelined S stolic Array for Multidimensional Convolution,\" Image and kJ. won Computing, Vol. 1, No. 1, Febr. 1983 pp. 30-36"
        }, 
        {
            "ArticleName": "D.W.L. Yen and A.V. Kulkarni, \"Systolic Processing and an Implementation for Signal and Image Processing,\" IEEE Trans. on Computers. Vol. C-31, No. 10, Oct. 1982, pp. lOOO- 1009."
        }, 
        {
            "ArticleName": "H.T. Kung and M.S. Lam, \"Wafer-Scale Integration and Two- Level Pipelined Implementation of Systolic Arrays,\" Journal of Parallel and Distributed Processing, Vol. 1, No, 1,1984."
        }, 
        {
            "ArticleName": "M. Valero-Garcia, J.J. Navarro, J.M. LLaberia and M. Valero, \"Systematic Desi of Two-Level Pipelined Systolic Arrays with Data Contra flow,\" Proc. IEEE lnt'l Conf. on Circuits and Systems 1988. DD. 2521-2525."
        }, 
        {
            "ArticleName": "H.T. Kung and W.T. Lin, \"An Algebra for Systolic Comoutation.\" Elliotic Problem Solvers II. Academic Press 1984; pp. 32-63."
        }, 
        {
            "ArticleName": "Charles Eric Leiserson, Area-efficient vlsi computation, Carnegie Mellon University, Pittsburgh, PA, 1981", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=910406"
        }, 
        {
            "ArticleName": "N. Torralba and J.J. Navarrq, A One-Dimensional Systolic Arrays for Solving Arbitrarily Large Least Mean Square Prob ems, \"\"Proc. Int'l Conf. on Systolic Arrays. May 1988 pp. 103-112."
        }, 
        {
            "ArticleName": "J. J. Navarro , J. M. Llaberia , M. Valero, Computing size-independent matrix problems on systolic array processors, Proceedings of the 13th annual international symposium on Computer architecture, p.271-278, June 02-05, 1986, Tokyo, Japan", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17388"
        }, 
        {
            "ArticleName": "J.J. Navarrq, J.M. LLeberia and M. Valero, \"Solving Matrix Problems,,wwlth No Size Restriction, on a Systolic Array g;r. Int 1 Conf. Parallel Processtng, Aug. 1986, pp. 676-"
        }, 
        {
            "ArticleName": "M. Valero-Garcia, J.M. Llaberia and J.J. Navarro, \"Considering Implementation Features in the Design of Systolic Array Processors,\" Internal Report, RR 88/01, Facultad de Informatica Barcelona, Spain."
        }, 
        {
            "ArticleName": "Floating Point Division/ Square Rootl IEEE Arithmetic WTL 1032/1033, Application Note, Weitek, 1983."
        }, 
        {
            "ArticleName": "C. V. Ramamoorthy , H. F. Li, Pipeline Architecture, ACM Computing Surveys (CSUR), v.9 n.1, p.61-102, March 1977", 
            "DOIhref": "http://doi.acm.org/10.1145/356683.356687", 
            "DOIname": "10.1145/356683.356687", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=356687"
        }, 
        {
            "ArticleName": "P.M. Kogge, \"The Architecture ef Pipelined Computers,\" Hemisphere Publishing Corporation, 1981."
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Dept. Arquitectura de Computadores, Facultad de Inform\u00e1tica (UPC) Pau Gargallo 5, 08028 BARCELONA (SPAIN)", 
            "Name": "M. Valero-Garcia"
        }, 
        {
            "Affiliation": "Dept. Arquitectura de Computadores, Facultad de Inform\u00e1tica (UPC) Pau Gargallo 5, 08028 BARCELONA (SPAIN)", 
            "Name": "J. J. Navarro"
        }, 
        {
            "Affiliation": "Dept. Arquitectura de Computadores, Facultad de Inform\u00e1tica (UPC) Pau Gargallo 5, 08028 BARCELONA (SPAIN)", 
            "Name": "J. M. Llaberia"
        }, 
        {
            "Affiliation": "Dept. Arquitectura de Computadores, Facultad de Inform\u00e1tica (UPC) Pau Gargallo 5, 08028 BARCELONA (SPAIN)", 
            "Name": "M. Valero"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=74937&preflayout=flat"
}