5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd func1.vcd -o func1.cdd -v func1.v
3 0 $root $root NA 0 0
3 0 main main func1.v 1 26
2 1 4 110011 2 1 c 0 0 b
2 2 4 110011 2 47 c 1 0 invert.a
2 3 4 90013 2 3a c 0 2 invert
2 4 4 50005 0 1 400 0 0 a
2 5 4 50013 2 36 f00e 3 4
1 b 3 30005 1 0 0 0 1 1 102
1 a 4 30005 1 0 0 0 1 1 1002
4 5 5 5
3 2 main.invert main.invert func1.v 16 24
2 6 21 c000c 2 1 80c 0 0 a
2 7 21 b000b 2 1b 2080c 6 0 1 2 1102
2 8 21 20007 0 1 c00 0 0 invert
2 9 21 2000c 2 37 1180e 7 8
1 invert 16 850009 1 0 0 0 1 1 1002
1 a 18 800006 1 0 0 0 1 1 102
4 9 0 0
