<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p610" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_610{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_610{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_610{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_610{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#t5_610{left:69px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t6_610{left:69px;bottom:780px;letter-spacing:0.16px;}
#t7_610{left:150px;bottom:780px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t8_610{left:149px;bottom:754px;letter-spacing:0.2px;word-spacing:0.02px;}
#t9_610{left:69px;bottom:729px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ta_610{left:146px;bottom:735px;}
#tb_610{left:162px;bottom:729px;letter-spacing:-0.31px;}
#tc_610{left:196px;bottom:735px;}
#td_610{left:211px;bottom:729px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#te_610{left:69px;bottom:712px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#tf_610{left:69px;bottom:695px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tg_610{left:69px;bottom:636px;letter-spacing:0.14px;}
#th_610{left:151px;bottom:636px;letter-spacing:0.15px;word-spacing:0.01px;}
#ti_610{left:237px;bottom:1026px;letter-spacing:0.12px;word-spacing:0.02px;}
#tj_610{left:332px;bottom:1026px;letter-spacing:0.12px;word-spacing:0.01px;}
#tk_610{left:74px;bottom:1007px;letter-spacing:-0.1px;word-spacing:0.05px;}
#tl_610{left:145px;bottom:1007px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tm_610{left:307px;bottom:1007px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tn_610{left:74px;bottom:984px;letter-spacing:-0.11px;}
#to_610{left:145px;bottom:984px;letter-spacing:-0.14px;}
#tp_610{left:307px;bottom:984px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tq_610{left:74px;bottom:961px;letter-spacing:-0.11px;}
#tr_610{left:145px;bottom:961px;letter-spacing:-0.13px;}
#ts_610{left:307px;bottom:961px;letter-spacing:-0.12px;}
#tt_610{left:74px;bottom:938px;letter-spacing:-0.12px;}
#tu_610{left:145px;bottom:938px;letter-spacing:-0.13px;}
#tv_610{left:307px;bottom:938px;letter-spacing:-0.13px;}
#tw_610{left:74px;bottom:915px;letter-spacing:-0.13px;}
#tx_610{left:145px;bottom:915px;letter-spacing:-0.1px;}
#ty_610{left:307px;bottom:915px;letter-spacing:-0.11px;}
#tz_610{left:307px;bottom:898px;letter-spacing:-0.11px;}
#t10_610{left:74px;bottom:875px;letter-spacing:-0.12px;}
#t11_610{left:145px;bottom:875px;letter-spacing:-0.11px;}
#t12_610{left:307px;bottom:875px;letter-spacing:-0.11px;}
#t13_610{left:74px;bottom:852px;letter-spacing:-0.14px;}
#t14_610{left:145px;bottom:852px;letter-spacing:-0.13px;}
#t15_610{left:307px;bottom:852px;letter-spacing:-0.14px;}
#t16_610{left:241px;bottom:593px;letter-spacing:0.12px;word-spacing:0.02px;}
#t17_610{left:336px;bottom:593px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t18_610{left:73px;bottom:573px;letter-spacing:-0.16px;}
#t19_610{left:204px;bottom:573px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t1a_610{left:257px;bottom:573px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1b_610{left:419px;bottom:573px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1c_610{left:73px;bottom:550px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_610{left:170px;bottom:557px;}
#t1e_610{left:204px;bottom:550px;letter-spacing:-0.14px;}
#t1f_610{left:257px;bottom:550px;letter-spacing:-0.17px;}
#t1g_610{left:73px;bottom:527px;letter-spacing:-0.16px;}
#t1h_610{left:124px;bottom:534px;}
#t1i_610{left:204px;bottom:527px;letter-spacing:-0.14px;}
#t1j_610{left:257px;bottom:527px;letter-spacing:-0.1px;}
#t1k_610{left:419px;bottom:527px;letter-spacing:-0.12px;}
#t1l_610{left:419px;bottom:506px;letter-spacing:-0.11px;}
#t1m_610{left:419px;bottom:484px;letter-spacing:-0.11px;}
#t1n_610{left:419px;bottom:463px;letter-spacing:-0.12px;}
#t1o_610{left:419px;bottom:441px;letter-spacing:-0.12px;}
#t1p_610{left:419px;bottom:425px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#t1q_610{left:419px;bottom:408px;letter-spacing:-0.1px;}
#t1r_610{left:73px;bottom:385px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1s_610{left:204px;bottom:385px;letter-spacing:-0.15px;}
#t1t_610{left:257px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_610{left:257px;bottom:368px;letter-spacing:-0.13px;}
#t1v_610{left:419px;bottom:385px;letter-spacing:-0.12px;}
#t1w_610{left:419px;bottom:364px;letter-spacing:-0.11px;}

.s1_610{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_610{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_610{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_610{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_610{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_610{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_610{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_610{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_610{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_610{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts610" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg610Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg610" style="-webkit-user-select: none;"><object width="935" height="1210" data="610/610.svg" type="image/svg+xml" id="pdf610" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_610" class="t s1_610">17-22 </span><span id="t2_610" class="t s1_610">Vol. 3B </span>
<span id="t3_610" class="t s2_610">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_610" class="t s3_610">Memory errors from the first memory controller may be logged in the IA32_MC7_{STATUS,ADDR,MISC} registers, </span>
<span id="t5_610" class="t s3_610">while the second memory controller logs errors in the IA32_MC8_{STATUS,ADDR,MISC} registers. </span>
<span id="t6_610" class="t s4_610">17.9 </span><span id="t7_610" class="t s4_610">INCREMENTAL DECODING INFORMATION: INTEL速 XEON速 SCALABLE </span>
<span id="t8_610" class="t s4_610">PROCESSOR FAMILY, MACHINE ERROR CODES FOR MACHINE CHECK </span>
<span id="t9_610" class="t s3_610">In the Intel </span>
<span id="ta_610" class="t s5_610">速 </span>
<span id="tb_610" class="t s3_610">Xeon </span>
<span id="tc_610" class="t s5_610">速 </span>
<span id="td_610" class="t s3_610">Scalable Processor Family with CPUID DisplayFamily_DisplaySignature 06_55H, incremental </span>
<span id="te_610" class="t s3_610">error codes for internal machine check errors from the PCU controller are reported in the register bank IA32_MC4. </span>
<span id="tf_610" class="t s3_610">Table 17-28 in Section 17.9.1 lists model-specific fields to interpret error codes applicable to IA32_MC4_STATUS. </span>
<span id="tg_610" class="t s6_610">17.9.1 </span><span id="th_610" class="t s6_610">Internal Machine Check Errors </span>
<span id="ti_610" class="t s7_610">Table 17-27. </span><span id="tj_610" class="t s7_610">Intel HA MC Error Codes for IA32_MCi_MISC (i= 7, 8) </span>
<span id="tk_610" class="t s8_610">Bit No. </span><span id="tl_610" class="t s8_610">Bit Function </span><span id="tm_610" class="t s8_610">Bit Description </span>
<span id="tn_610" class="t s9_610">5:0 </span><span id="to_610" class="t s9_610">LSB </span><span id="tp_610" class="t s9_610">See Figure 16-8. </span>
<span id="tq_610" class="t s9_610">8:6 </span><span id="tr_610" class="t s9_610">Address Mode </span><span id="ts_610" class="t s9_610">See Table 16-3. </span>
<span id="tt_610" class="t s9_610">40:9 </span><span id="tu_610" class="t s9_610">Reserved </span><span id="tv_610" class="t s9_610">Reserved </span>
<span id="tw_610" class="t s9_610">41 </span><span id="tx_610" class="t s9_610">Failover </span><span id="ty_610" class="t s9_610">Error occurred at a pair of mirrored memory channels. Error was corrected by mirroring with </span>
<span id="tz_610" class="t s9_610">channel failover. </span>
<span id="t10_610" class="t s9_610">42 </span><span id="t11_610" class="t s9_610">Mirrorcorr </span><span id="t12_610" class="t s9_610">Error was corrected by mirroring and primary channel scrubbed successfully. </span>
<span id="t13_610" class="t s9_610">63:43 </span><span id="t14_610" class="t s9_610">Reserved </span><span id="t15_610" class="t s9_610">Reserved </span>
<span id="t16_610" class="t s7_610">Table 17-28. </span><span id="t17_610" class="t s7_610">Machine Check Error Codes for IA32_MC4_STATUS </span>
<span id="t18_610" class="t s8_610">Type </span><span id="t19_610" class="t s8_610">Bit No. </span><span id="t1a_610" class="t s8_610">Bit Function </span><span id="t1b_610" class="t s8_610">Bit Description </span>
<span id="t1c_610" class="t s9_610">MCA Error Codes </span>
<span id="t1d_610" class="t sa_610">1 </span>
<span id="t1e_610" class="t s9_610">15:0 </span><span id="t1f_610" class="t s9_610">MCACOD </span>
<span id="t1g_610" class="t s9_610">MCACOD </span>
<span id="t1h_610" class="t sa_610">2 </span>
<span id="t1i_610" class="t s9_610">15:0 </span><span id="t1j_610" class="t s9_610">Internal Errors </span><span id="t1k_610" class="t s9_610">0402H: PCU internal errors. </span>
<span id="t1l_610" class="t s9_610">0403H: PCU internal errors. </span>
<span id="t1m_610" class="t s9_610">0406H: Intel TXT errors. </span>
<span id="t1n_610" class="t s9_610">0407H: Other UBOX internal errors. </span>
<span id="t1o_610" class="t s9_610">On an IERR caused by a core 3-strike, the IA32_MC3_STATUS (MLC) is </span>
<span id="t1p_610" class="t s9_610">copied to the IA32_MC4_STATUS. After a 3-strike, the core MCA banks will </span>
<span id="t1q_610" class="t s9_610">be unavailable. </span>
<span id="t1r_610" class="t s9_610">Model Specific Errors </span><span id="t1s_610" class="t s9_610">19:16 </span><span id="t1t_610" class="t s9_610">Reserved, except for the </span>
<span id="t1u_610" class="t s9_610">following </span>
<span id="t1v_610" class="t s9_610">0000b: No error. </span>
<span id="t1w_610" class="t s9_610">00xxb: PCU internal error. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
