Fitter report for sumUP
Wed Dec 25 10:59:45 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Interconnect Usage Summary
 22. LAB Logic Elements
 23. LAB-wide Signals
 24. LAB Signals Sourced
 25. LAB Signals Sourced Out
 26. LAB Distinct Inputs
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Estimated Delay Added for Hold Timing
 30. Advanced Data - General
 31. Advanced Data - Placement Preparation
 32. Advanced Data - Placement
 33. Advanced Data - Routing
 34. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Wed Dec 25 10:59:45 2019        ;
; Quartus II Version                 ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                      ; sumUP                                        ;
; Top-level Entity Name              ; sumUP                                        ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C5T144C8                                  ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 1,026 / 4,608 ( 22 % )                       ;
;     Total combinational functions  ; 1,022 / 4,608 ( 22 % )                       ;
;     Dedicated logic registers      ; 148 / 4,608 ( 3 % )                          ;
; Total registers                    ; 148                                          ;
; Total pins                         ; 15 / 89 ( 17 % )                             ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                          ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                               ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5T144C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1184 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1184 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1184    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/quartas_workspace/Alast/sumUP/sumUP.pin.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 1,026 / 4,608 ( 22 % )                                                                                                                      ;
;     -- Combinational with no register       ; 878                                                                                                                                         ;
;     -- Register only                        ; 4                                                                                                                                           ;
;     -- Combinational with a register        ; 144                                                                                                                                         ;
;                                             ;                                                                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                                                             ;
;     -- 4 input functions                    ; 225                                                                                                                                         ;
;     -- 3 input functions                    ; 288                                                                                                                                         ;
;     -- <=2 input functions                  ; 509                                                                                                                                         ;
;     -- Register only                        ; 4                                                                                                                                           ;
;                                             ;                                                                                                                                             ;
; Logic elements by mode                      ;                                                                                                                                             ;
;     -- normal mode                          ; 662                                                                                                                                         ;
;     -- arithmetic mode                      ; 360                                                                                                                                         ;
;                                             ;                                                                                                                                             ;
; Total registers*                            ; 148 / 4,851 ( 3 % )                                                                                                                         ;
;     -- Dedicated logic registers            ; 148 / 4,608 ( 3 % )                                                                                                                         ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )                                                                                                                             ;
;                                             ;                                                                                                                                             ;
; Total LABs:  partially or completely used   ; 79 / 288 ( 27 % )                                                                                                                           ;
; User inserted logic elements                ; 0                                                                                                                                           ;
; Virtual pins                                ; 0                                                                                                                                           ;
; I/O pins                                    ; 15 / 89 ( 17 % )                                                                                                                            ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )                                                                                                                              ;
; Global signals                              ; 6                                                                                                                                           ;
; M4Ks                                        ; 0 / 26 ( 0 % )                                                                                                                              ;
; Total block memory bits                     ; 0 / 119,808 ( 0 % )                                                                                                                         ;
; Total block memory implementation bits      ; 0 / 119,808 ( 0 % )                                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )                                                                                                                              ;
; PLLs                                        ; 0 / 2 ( 0 % )                                                                                                                               ;
; Global clocks                               ; 6 / 8 ( 75 % )                                                                                                                              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                                                               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                                               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                                               ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 4%                                                                                                                                ;
; Peak interconnect usage (total/H/V)         ; 6% / 5% / 7%                                                                                                                                ;
; Maximum fan-out node                        ; slowDown:inst5|dout~clkctrl                                                                                                                 ;
; Maximum fan-out                             ; 99                                                                                                                                          ;
; Highest non-global fan-out signal           ; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~16 ;
; Highest non-global fan-out                  ; 27                                                                                                                                          ;
; Total fan-out                               ; 3100                                                                                                                                        ;
; Average fan-out                             ; 2.59                                                                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk  ; 21    ; 1        ; 0            ; 6            ; 2           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; echo ; 31    ; 1        ; 0            ; 2            ; 3           ; 17                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; 38SEL[0]  ; 134   ; 2        ; 7            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; 38SEL[1]  ; 133   ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; 38SEL[2]  ; 132   ; 2        ; 9            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; 38SEL[3]  ; 129   ; 2        ; 12           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; outLED[0] ; 143   ; 2        ; 1            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; outLED[1] ; 142   ; 2        ; 1            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; outLED[2] ; 141   ; 2        ; 1            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; outLED[3] ; 139   ; 2        ; 3            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; outLED[4] ; 137   ; 2        ; 3            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; outLED[5] ; 136   ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; outLED[6] ; 135   ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; trig      ; 30    ; 1        ; 0            ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; voice     ; 32    ; 1        ; 0            ; 2            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 19 ( 32 % )  ; 3.3V          ; --           ;
; 2        ; 11 / 23 ( 48 % ) ; 3.3V          ; --           ;
; 3        ; 1 / 23 ( 4 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 24 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 11         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 27         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; trig                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 41         ; 1        ; echo                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 42         ; 1        ; voice                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 53         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 57         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 63         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 64         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 75         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 80       ; 97         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ; 98         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 104        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 94       ; 111        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 97       ; 113        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 120        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 121        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 126        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 128        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 129        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 130        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 135        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 137        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 138        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 139        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 145        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; 38SEL[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; 38SEL[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 154        ; 2        ; 38SEL[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ; 155        ; 2        ; 38SEL[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 162        ; 2        ; outLED[6]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 163        ; 2        ; outLED[5]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 164        ; 2        ; outLED[4]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; outLED[3]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; outLED[2]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 167        ; 2        ; outLED[1]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 168        ; 2        ; outLED[0]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                   ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |sumUP                                    ; 1026 (0)    ; 148 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 15   ; 0            ; 878 (0)      ; 4 (0)             ; 144 (0)          ; |sumUP                                                                                                                ; work         ;
;    |distance:inst3|                       ; 501 (52)    ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 460 (18)     ; 0 (0)             ; 41 (34)          ; |sumUP|distance:inst3                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 311 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 304 (0)      ; 0 (0)             ; 7 (0)            ; |sumUP|distance:inst3|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_qfm:auto_generated|  ; 311 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 304 (0)      ; 0 (0)             ; 7 (0)            ; |sumUP|distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_4nh:divider| ; 311 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 304 (0)      ; 0 (0)             ; 7 (0)            ; |sumUP|distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider                       ; work         ;
;                |alt_u_div_a5f:divider|    ; 311 (311)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 304 (304)    ; 0 (0)             ; 7 (7)            ; |sumUP|distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 138 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 138 (0)      ; 0 (0)             ; 0 (0)            ; |sumUP|distance:inst3|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_eem:auto_generated|  ; 138 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 138 (0)      ; 0 (0)             ; 0 (0)            ; |sumUP|distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider| ; 138 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 138 (0)      ; 0 (0)             ; 0 (0)            ; |sumUP|distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_i2f:divider|    ; 138 (138)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 138 (138)    ; 0 (0)             ; 0 (0)            ; |sumUP|distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ; work         ;
;    |echocount:inst8|                      ; 38 (38)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 29 (29)          ; |sumUP|echocount:inst8                                                                                                ; work         ;
;    |m4_1:inst1|                           ; 411 (51)    ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 371 (11)     ; 1 (1)             ; 39 (28)          ; |sumUP|m4_1:inst1                                                                                                     ; work         ;
;       |lpm_divide:Div0|                   ; 95 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 0 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Div0                                                                                     ; work         ;
;          |lpm_divide_bem:auto_generated|  ; 95 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 0 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Div0|lpm_divide_bem:auto_generated                                                       ; work         ;
;             |sign_div_unsign_llh:divider| ; 95 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 0 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                           ; work         ;
;                |alt_u_div_c2f:divider|    ; 95 (95)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (95)      ; 0 (0)             ; 0 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider     ; work         ;
;       |lpm_divide:Div1|                   ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Div1                                                                                     ; work         ;
;          |lpm_divide_0dm:auto_generated|  ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Div1|lpm_divide_0dm:auto_generated                                                       ; work         ;
;             |sign_div_unsign_akh:divider| ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                           ; work         ;
;                |alt_u_div_mve:divider|    ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 0 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider     ; work         ;
;       |lpm_divide:Mod1|                   ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Mod1                                                                                     ; work         ;
;          |lpm_divide_05m:auto_generated|  ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Mod1|lpm_divide_05m:auto_generated                                                       ; work         ;
;             |sign_div_unsign_7kh:divider| ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Mod1|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider                           ; work         ;
;                |alt_u_div_gve:divider|    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |sumUP|m4_1:inst1|lpm_divide:Mod1|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider     ; work         ;
;       |lpm_divide:Mod2|                   ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 4 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Mod2                                                                                     ; work         ;
;          |lpm_divide_65m:auto_generated|  ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 4 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Mod2|lpm_divide_65m:auto_generated                                                       ; work         ;
;             |sign_div_unsign_dkh:divider| ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 4 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Mod2|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider                           ; work         ;
;                |alt_u_div_sve:divider|    ; 60 (60)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 4 (4)            ; |sumUP|m4_1:inst1|lpm_divide:Mod2|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider     ; work         ;
;       |lpm_divide:Mod3|                   ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 0 (0)             ; 3 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Mod3                                                                                     ; work         ;
;          |lpm_divide_s7m:auto_generated|  ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 0 (0)             ; 3 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated                                                       ; work         ;
;             |sign_div_unsign_3nh:divider| ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 0 (0)             ; 3 (0)            ; |sumUP|m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider                           ; work         ;
;                |alt_u_div_85f:divider|    ; 161 (161)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (158)    ; 0 (0)             ; 3 (3)            ; |sumUP|m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider     ; work         ;
;    |self_circulation_counter:inst|        ; 27 (27)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 18 (18)          ; |sumUP|self_circulation_counter:inst                                                                                  ; work         ;
;    |slowDown:inst5|                       ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |sumUP|slowDown:inst5                                                                                                 ; work         ;
;    |voice1:inst4|                         ; 22 (22)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 11 (11)          ; |sumUP|voice1:inst4                                                                                                   ; work         ;
;    |voice2:inst7|                         ; 28 (28)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 11 (11)          ; |sumUP|voice2:inst7                                                                                                   ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                ;
+-----------+----------+---------------+---------------+-----------------------+-----+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------+----------+---------------+---------------+-----------------------+-----+
; trig      ; Output   ; --            ; --            ; --                    ; --  ;
; voice     ; Output   ; --            ; --            ; --                    ; --  ;
; 38SEL[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; 38SEL[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; 38SEL[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; 38SEL[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; outLED[6] ; Output   ; --            ; --            ; --                    ; --  ;
; outLED[5] ; Output   ; --            ; --            ; --                    ; --  ;
; outLED[4] ; Output   ; --            ; --            ; --                    ; --  ;
; outLED[3] ; Output   ; --            ; --            ; --                    ; --  ;
; outLED[2] ; Output   ; --            ; --            ; --                    ; --  ;
; outLED[1] ; Output   ; --            ; --            ; --                    ; --  ;
; outLED[0] ; Output   ; --            ; --            ; --                    ; --  ;
; clk       ; Input    ; 0             ; 0             ; --                    ; --  ;
; echo      ; Input    ; 6             ; 6             ; --                    ; --  ;
+-----------+----------+---------------+---------------+-----------------------+-----+


+------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                   ;
+------------------------------------+-------------------+---------+
; Source Pin / Fanout                ; Pad To Core Index ; Setting ;
+------------------------------------+-------------------+---------+
; clk                                ;                   ;         ;
; echo                               ;                   ;         ;
;      - echocount:inst8|js[3]       ; 1                 ; 6       ;
;      - echocount:inst8|js[1]       ; 1                 ; 6       ;
;      - echocount:inst8|js[2]       ; 1                 ; 6       ;
;      - echocount:inst8|js[4]       ; 1                 ; 6       ;
;      - echocount:inst8|js[5]       ; 1                 ; 6       ;
;      - echocount:inst8|js[6]       ; 1                 ; 6       ;
;      - echocount:inst8|js[7]       ; 1                 ; 6       ;
;      - echocount:inst8|js[8]       ; 1                 ; 6       ;
;      - echocount:inst8|js[9]       ; 1                 ; 6       ;
;      - echocount:inst8|js[10]      ; 1                 ; 6       ;
;      - echocount:inst8|js[11]      ; 1                 ; 6       ;
;      - echocount:inst8|js[12]      ; 1                 ; 6       ;
;      - echocount:inst8|js[13]      ; 1                 ; 6       ;
;      - echocount:inst8|js[14]      ; 1                 ; 6       ;
;      - echocount:inst8|js[15]      ; 1                 ; 6       ;
;      - echocount:inst8|count[4]~32 ; 1                 ; 6       ;
;      - echocount:inst8|js[0]~47    ; 1                 ; 6       ;
+------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                     ;
+----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                   ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk                                    ; PIN_21             ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; clk                                    ; PIN_21             ; 6       ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; distance:inst3|Equal0~0                ; LCCOMB_X15_Y6_N16  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; distance:inst3|Equal1~0                ; LCCOMB_X18_Y8_N28  ; 14      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; echo                                   ; PIN_31             ; 17      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; echocount:inst8|count[4]~32            ; LCCOMB_X18_Y7_N30  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; echocount:inst8|js[15]~16              ; LCCOMB_X17_Y7_N18  ; 16      ; Async. clear ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; m4_1:inst1|Equal0~2                    ; LCCOMB_X18_Y13_N26 ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; m4_1:inst1|output[0]~0                 ; LCCOMB_X4_Y13_N30  ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; self_circulation_counter:inst|Equal0~4 ; LCCOMB_X3_Y6_N20   ; 18      ; Async. clear ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; self_circulation_counter:inst|clr      ; LCFF_X2_Y6_N9      ; 29      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; slowDown:inst5|dout                    ; LCFF_X1_Y6_N15     ; 4       ; Clock        ; no     ; --                   ; --               ; --                        ;
; slowDown:inst5|dout                    ; LCFF_X1_Y6_N15     ; 99      ; Clock        ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; voice1:inst4|spks2                     ; LCFF_X17_Y6_N19    ; 11      ; Clock        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; voice2:inst7|n[6]~48                   ; LCCOMB_X15_Y3_N30  ; 10      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                ;
+----------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                   ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; clk                                    ; PIN_21            ; 6       ; Global Clock         ; GCLK3            ; --                        ;
; echocount:inst8|js[15]~16              ; LCCOMB_X17_Y7_N18 ; 16      ; Global Clock         ; GCLK7            ; --                        ;
; self_circulation_counter:inst|Equal0~4 ; LCCOMB_X3_Y6_N20  ; 18      ; Global Clock         ; GCLK0            ; --                        ;
; self_circulation_counter:inst|clr      ; LCFF_X2_Y6_N9     ; 29      ; Global Clock         ; GCLK2            ; --                        ;
; slowDown:inst5|dout                    ; LCFF_X1_Y6_N15    ; 99      ; Global Clock         ; GCLK1            ; --                        ;
; voice1:inst4|spks2                     ; LCFF_X17_Y6_N19   ; 11      ; Global Clock         ; GCLK5            ; --                        ;
+----------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~16 ; 27      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~16 ; 27      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~16 ; 27      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~16 ; 27      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~16 ; 27      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~16 ; 27      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~16 ; 27      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~16 ; 27      ;
; m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~16       ; 26      ;
; distance:inst3|Equal0~0                                                                                                                     ; 25      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~16 ; 25      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~16 ; 25      ;
; m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~14       ; 23      ;
; m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~18      ; 20      ;
; m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_6_result_int[7]~12       ; 20      ;
; m4_1:inst1|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~8        ; 18      ;
; echo                                                                                                                                        ; 17      ;
; m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_5_result_int[6]~10       ; 17      ;
; distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~16 ; 17      ;
; echocount:inst8|count[4]~32                                                                                                                 ; 16      ;
; m4_1:inst1|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~8        ; 16      ;
; m4_1:inst1|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~8        ; 16      ;
; m4_1:inst1|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~8        ; 16      ;
; m4_1:inst1|lpm_divide:Mod2|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8        ; 15      ;
; m4_1:inst1|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8        ; 15      ;
; distance:inst3|Equal1~0                                                                                                                     ; 14      ;
; m4_1:inst1|sel[0]                                                                                                                           ; 14      ;
; m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_4_result_int[5]~8        ; 14      ;
; m4_1:inst1|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8        ; 14      ;
; m4_1:inst1|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6        ; 14      ;
; m4_1:inst1|sel[1]                                                                                                                           ; 12      ;
; m4_1:inst1|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~8        ; 12      ;
; m4_1:inst1|lpm_divide:Mod2|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10       ; 12      ;
; m4_1:inst1|lpm_divide:Mod2|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6        ; 12      ;
; distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_2~10                      ; 12      ;
; distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_1~10                      ; 12      ;
; distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_12~10                     ; 12      ;
; distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_11~10                     ; 12      ;
; distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_10~10                     ; 12      ;
; distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_9~10                      ; 12      ;
; distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_8~10                      ; 12      ;
; distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_7~10                      ; 12      ;
; distance:inst3|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~8                       ; 12      ;
; distance:inst3|dis[7]                                                                                                                       ; 11      ;
; distance:inst3|dis[6]                                                                                                                       ; 11      ;
; distance:inst3|dis[5]                                                                                                                       ; 11      ;
; distance:inst3|dis[3]                                                                                                                       ; 11      ;
; distance:inst3|dis[4]                                                                                                                       ; 11      ;
; m4_1:inst1|lpm_divide:Mod3|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_3_result_int[4]~6        ; 11      ;
; m4_1:inst1|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8        ; 11      ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,089 / 15,666 ( 7 % ) ;
; C16 interconnects          ; 0 / 812 ( 0 % )        ;
; C4 interconnects           ; 480 / 11,424 ( 4 % )   ;
; Direct links               ; 341 / 15,666 ( 2 % )   ;
; Global clocks              ; 6 / 8 ( 75 % )         ;
; Local interconnects        ; 432 / 4,608 ( 9 % )    ;
; R24 interconnects          ; 4 / 652 ( < 1 % )      ;
; R4 interconnects           ; 477 / 13,328 ( 4 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.99) ; Number of LABs  (Total = 79) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 5                            ;
; 2                                           ; 3                            ;
; 3                                           ; 3                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 3                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 3                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 52                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.44) ; Number of LABs  (Total = 79) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 5                            ;
; 1 Clock                            ; 21                           ;
; 1 Clock enable                     ; 6                            ;
; 1 Sync. clear                      ; 1                            ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.04) ; Number of LABs  (Total = 79) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 4                            ;
; 2                                            ; 3                            ;
; 3                                            ; 4                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 7                            ;
; 13                                           ; 3                            ;
; 14                                           ; 6                            ;
; 15                                           ; 17                           ;
; 16                                           ; 18                           ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 2                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.57) ; Number of LABs  (Total = 79) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 9                            ;
; 2                                               ; 4                            ;
; 3                                               ; 5                            ;
; 4                                               ; 3                            ;
; 5                                               ; 3                            ;
; 6                                               ; 1                            ;
; 7                                               ; 6                            ;
; 8                                               ; 4                            ;
; 9                                               ; 11                           ;
; 10                                              ; 5                            ;
; 11                                              ; 4                            ;
; 12                                              ; 6                            ;
; 13                                              ; 1                            ;
; 14                                              ; 5                            ;
; 15                                              ; 2                            ;
; 16                                              ; 10                           ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.13) ; Number of LABs  (Total = 79) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 6                            ;
; 3                                            ; 6                            ;
; 4                                            ; 1                            ;
; 5                                            ; 5                            ;
; 6                                            ; 3                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 4                            ;
; 11                                           ; 5                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 4                            ;
; 15                                           ; 3                            ;
; 16                                           ; 5                            ;
; 17                                           ; 7                            ;
; 18                                           ; 9                            ;
; 19                                           ; 4                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 3                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+-------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                               ;
+------------------------------------------------------------------+------------------+
; Name                                                             ; Value            ;
+------------------------------------------------------------------+------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff               ;
; Mid Wire Use - Fit Attempt 1                                     ; 8                ;
; Mid Slack - Fit Attempt 1                                        ; -57392           ;
; Internal Atom Count - Fit Attempt 1                              ; 1170             ;
; LE/ALM Count - Fit Attempt 1                                     ; 1027             ;
; LAB Count - Fit Attempt 1                                        ; 80               ;
; Outputs per Lab - Fit Attempt 1                                  ; 8.462            ;
; Inputs per LAB - Fit Attempt 1                                   ; 11.663           ;
; Global Inputs per LAB - Fit Attempt 1                            ; 0.338            ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:77;1:3         ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:66;1:13;2:1    ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:63;1:14;2:3    ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:80             ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:57;1:19;2:4    ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:67;1:13        ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:66;1:13;2:1    ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:57;1:18;2:5    ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:57;1:23        ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:76;1:4         ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:78;1:2         ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:78;1:2         ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 0:1;1:70;2:7;3:2 ;
; LEs in Chains - Fit Attempt 1                                    ; 417              ;
; LEs in Long Chains - Fit Attempt 1                               ; 17               ;
; LABs with Chains - Fit Attempt 1                                 ; 49               ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 9                ;
; Time - Fit Attempt 1                                             ; 0                ;
+------------------------------------------------------------------+------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff     ;
; Early Wire Use - Fit Attempt 1      ; 3      ;
; Early Slack - Fit Attempt 1         ; -59530 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 5      ;
; Mid Slack - Fit Attempt 1           ; -56412 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 3      ;
; Mid Slack - Fit Attempt 1           ; -56396 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Late Wire Use - Fit Attempt 1       ; 4      ;
; Late Slack - Fit Attempt 1          ; -56952 ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000  ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff     ;
; Time - Fit Attempt 1                ; 1      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.063  ;
+-------------------------------------+--------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -52178      ;
; Early Wire Use - Fit Attempt 1      ; 4           ;
; Peak Regional Wire - Fit Attempt 1  ; 5           ;
; Mid Slack - Fit Attempt 1           ; -53703      ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 4           ;
; Time - Fit Attempt 1                ; 1           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.156       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 25 10:59:38 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sumUP -c sumUP
Info: Selected device EP2C5T144C8 for design "sumUP"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5T144I8 is compatible
    Info: Device EP2C8T144C8 is compatible
    Info: Device EP2C8T144I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 76
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node slowDown:inst5|dout
Info: Automatically promoted node slowDown:inst5|dout 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node voice1:inst4|spks2
        Info: Destination node slowDown:inst5|dout~2
        Info: Destination node self_circulation_counter:inst|clr
Info: Automatically promoted node self_circulation_counter:inst|clr 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node echocount:inst8|js[15]~16
Info: Automatically promoted node voice1:inst4|spks2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node voice2:inst7|voice
        Info: Destination node voice1:inst4|spks2~2
Info: Automatically promoted node self_circulation_counter:inst|Equal0~4 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node echocount:inst8|js[15]~16 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node echocount:inst8|count[4]~32
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Slack time is -56.236 ns between source register "echocount:inst8|count[0]" and destination register "distance:inst3|sigcount[13]"
    Info: + Largest register to register requirement is 2.311 ns
    Info:   Shortest clock path from clock "clk" to destination register is 6.956 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.571 ns) + CELL(0.970 ns) = 2.395 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'slowDown:inst5|dout'
        Info: 3: + IC(0.739 ns) + CELL(0.970 ns) = 4.104 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'self_circulation_counter:inst|clr'
        Info: 4: + IC(1.354 ns) + CELL(0.000 ns) = 5.458 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'self_circulation_counter:inst|clr~clkctrl'
        Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 6.956 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'distance:inst3|sigcount[13]'
        Info: Total cell delay = 3.460 ns ( 49.74 % )
        Info: Total interconnect delay = 3.496 ns ( 50.26 % )
    Info:   Longest clock path from clock "clk" to destination register is 6.956 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.571 ns) + CELL(0.970 ns) = 2.395 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'slowDown:inst5|dout'
        Info: 3: + IC(0.739 ns) + CELL(0.970 ns) = 4.104 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'self_circulation_counter:inst|clr'
        Info: 4: + IC(1.354 ns) + CELL(0.000 ns) = 5.458 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'self_circulation_counter:inst|clr~clkctrl'
        Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 6.956 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'distance:inst3|sigcount[13]'
        Info: Total cell delay = 3.460 ns ( 49.74 % )
        Info: Total interconnect delay = 3.496 ns ( 50.26 % )
    Info:   Shortest clock path from clock "clk" to source register is 4.881 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.571 ns) + CELL(0.970 ns) = 2.395 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'slowDown:inst5|dout'
        Info: 3: + IC(0.988 ns) + CELL(0.000 ns) = 3.383 ns; Loc. = Unassigned; Fanout = 99; COMB Node = 'slowDown:inst5|dout~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 4.881 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'echocount:inst8|count[0]'
        Info: Total cell delay = 2.490 ns ( 51.01 % )
        Info: Total interconnect delay = 2.391 ns ( 48.99 % )
    Info:   Longest clock path from clock "clk" to source register is 4.881 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.571 ns) + CELL(0.970 ns) = 2.395 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'slowDown:inst5|dout'
        Info: 3: + IC(0.988 ns) + CELL(0.000 ns) = 3.383 ns; Loc. = Unassigned; Fanout = 99; COMB Node = 'slowDown:inst5|dout~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 4.881 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'echocount:inst8|count[0]'
        Info: Total cell delay = 2.490 ns ( 51.01 % )
        Info: Total interconnect delay = 2.391 ns ( 48.99 % )
    Info:   Micro clock to output delay of source is 0.304 ns
    Info:   Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 58.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'echocount:inst8|count[0]'
        Info: 2: + IC(0.675 ns) + CELL(0.596 ns) = 1.271 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.357 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.443 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.529 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.615 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.701 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.787 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.873 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~15'
        Info: 10: + IC(0.107 ns) + CELL(0.086 ns) = 2.066 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.152 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 2.658 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'distance:inst3|Add0~20'
        Info: 13: + IC(1.294 ns) + CELL(0.621 ns) = 4.573 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~1'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.659 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~3'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.745 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~5'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.831 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~7'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 4.917 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~9'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 5.003 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~11'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.089 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~13'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.175 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~15'
        Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 5.681 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~16'
        Info: 22: + IC(0.903 ns) + CELL(0.624 ns) = 7.208 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[113]~249'
        Info: 23: + IC(1.294 ns) + CELL(0.621 ns) = 9.123 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~3'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 9.209 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~5'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 9.295 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~7'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 9.381 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~9'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 9.467 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~11'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 9.553 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~13'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 9.639 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~15'
        Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 10.145 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~16'
        Info: 31: + IC(1.340 ns) + CELL(0.206 ns) = 11.691 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[125]~865'
        Info: 32: + IC(1.313 ns) + CELL(0.621 ns) = 13.625 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~5'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 13.711 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~7'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 13.797 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~9'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 13.883 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~11'
        Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 13.969 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~13'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 14.055 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~15'
        Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 14.561 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~16'
        Info: 39: + IC(1.157 ns) + CELL(0.370 ns) = 16.088 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[135]~867'
        Info: 40: + IC(1.294 ns) + CELL(0.621 ns) = 18.003 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~3'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 18.089 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~5'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 18.175 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~7'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 18.261 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~9'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 18.347 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~11'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 18.433 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~13'
        Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 18.519 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~15'
        Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 19.025 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~16'
        Info: 48: + IC(1.330 ns) + CELL(0.202 ns) = 20.557 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[146]~194'
        Info: 49: + IC(1.321 ns) + CELL(0.596 ns) = 22.474 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~3'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 22.560 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~5'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 22.646 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~7'
        Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 22.732 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~9'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 22.818 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~11'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 22.904 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~13'
        Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 22.990 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~15'
        Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 23.496 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~16'
        Info: 57: + IC(1.338 ns) + CELL(0.202 ns) = 25.036 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[157]~172'
        Info: 58: + IC(1.330 ns) + CELL(0.596 ns) = 26.962 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[4]~3'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 27.048 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[5]~5'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 27.134 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~7'
        Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 27.220 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~9'
        Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 27.306 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~11'
        Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 27.392 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~13'
        Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 27.478 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~15'
        Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 27.984 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~16'
        Info: 66: + IC(1.704 ns) + CELL(0.202 ns) = 29.890 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[169]~149'
        Info: 67: + IC(1.339 ns) + CELL(0.596 ns) = 31.825 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[5]~5'
        Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 31.911 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~7'
        Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 31.997 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~9'
        Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 32.083 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~11'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 32.169 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~13'
        Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 32.255 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~15'
        Info: 73: + IC(0.000 ns) + CELL(0.506 ns) = 32.761 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~16'
        Info: 74: + IC(1.157 ns) + CELL(0.366 ns) = 34.284 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[183]~832'
        Info: 75: + IC(1.313 ns) + CELL(0.621 ns) = 36.218 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~11'
        Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 36.304 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~13'
        Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 36.390 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~15'
        Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 36.896 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~16'
        Info: 79: + IC(1.330 ns) + CELL(0.202 ns) = 38.428 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[190]~106'
        Info: 80: + IC(1.330 ns) + CELL(0.596 ns) = 40.354 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[4]~3'
        Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 40.440 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~5'
        Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 40.526 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~7'
        Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 40.612 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~9'
        Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 40.698 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~11'
        Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 40.784 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~13'
        Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 40.870 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~15'
        Info: 87: + IC(0.000 ns) + CELL(0.506 ns) = 41.376 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~16'
        Info: 88: + IC(1.114 ns) + CELL(0.366 ns) = 42.856 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[204]~845'
        Info: 89: + IC(1.669 ns) + CELL(0.621 ns) = 45.146 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~9'
        Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 45.232 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~11'
        Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 45.318 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~13'
        Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 45.404 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~15'
        Info: 93: + IC(0.000 ns) + CELL(0.506 ns) = 45.910 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~16'
        Info: 94: + IC(1.686 ns) + CELL(0.206 ns) = 47.802 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[211]~875'
        Info: 95: + IC(1.294 ns) + CELL(0.621 ns) = 49.717 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~1'
        Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 49.803 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~3'
        Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 49.889 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~5'
        Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 49.975 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~7'
        Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 50.061 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~9'
        Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 50.147 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~11'
        Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 50.233 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~13'
        Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 50.319 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~15'
        Info: 103: + IC(0.000 ns) + CELL(0.506 ns) = 50.825 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~16'
        Info: 104: + IC(1.330 ns) + CELL(0.206 ns) = 52.361 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[222]~876'
        Info: 105: + IC(1.303 ns) + CELL(0.621 ns) = 54.285 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[3]~1'
        Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 54.371 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[4]~3'
        Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 54.457 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[5]~5'
        Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 54.543 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[6]~7'
        Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 54.629 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~9'
        Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 54.715 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~11'
        Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 54.801 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~13'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 54.887 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~15'
        Info: 113: + IC(0.000 ns) + CELL(0.506 ns) = 55.393 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~16'
        Info: 114: + IC(0.912 ns) + CELL(0.596 ns) = 56.901 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[0]~29'
        Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 56.987 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[1]~31'
        Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 57.073 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[2]~33'
        Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 57.159 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[3]~35'
        Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 57.245 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[4]~37'
        Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 57.331 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[5]~39'
        Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 57.417 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[6]~41'
        Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 57.503 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[7]~43'
        Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 57.589 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[8]~45'
        Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 57.675 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[9]~47'
        Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 57.761 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[10]~49'
        Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 57.847 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'distance:inst3|sigcount[11]~51'
        Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 57.933 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|sigcount[12]~53'
        Info: 127: + IC(0.000 ns) + CELL(0.506 ns) = 58.439 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'distance:inst3|sigcount[13]~54'
        Info: 128: + IC(0.000 ns) + CELL(0.108 ns) = 58.547 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'distance:inst3|sigcount[13]'
        Info: Total cell delay = 26.370 ns ( 45.04 % )
        Info: Total interconnect delay = 32.177 ns ( 54.96 % )
Info: Estimated most critical path is register to register delay of 58.547 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y7; Fanout = 2; REG Node = 'echocount:inst8|count[0]'
    Info: 2: + IC(0.675 ns) + CELL(0.596 ns) = 1.271 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'distance:inst3|Add0~1'
    Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.357 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'distance:inst3|Add0~3'
    Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.443 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'distance:inst3|Add0~5'
    Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.529 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'distance:inst3|Add0~7'
    Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.615 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'distance:inst3|Add0~9'
    Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.701 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'distance:inst3|Add0~11'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.787 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'distance:inst3|Add0~13'
    Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.873 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'distance:inst3|Add0~15'
    Info: 10: + IC(0.107 ns) + CELL(0.086 ns) = 2.066 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'distance:inst3|Add0~17'
    Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.152 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'distance:inst3|Add0~19'
    Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 2.658 ns; Loc. = LAB_X19_Y6; Fanout = 4; COMB Node = 'distance:inst3|Add0~20'
    Info: 13: + IC(1.294 ns) + CELL(0.621 ns) = 4.573 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~1'
    Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.659 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~3'
    Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.745 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~5'
    Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.831 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~7'
    Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 4.917 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~9'
    Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 5.003 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~11'
    Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.089 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~13'
    Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.175 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~15'
    Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 5.681 ns; Loc. = LAB_X19_Y5; Fanout = 26; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~16'
    Info: 22: + IC(0.903 ns) + CELL(0.624 ns) = 7.208 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[113]~249'
    Info: 23: + IC(1.294 ns) + CELL(0.621 ns) = 9.123 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~3'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 9.209 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~5'
    Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 9.295 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~7'
    Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 9.381 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~9'
    Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 9.467 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~11'
    Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 9.553 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~13'
    Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 9.639 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~15'
    Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 10.145 ns; Loc. = LAB_X20_Y5; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~16'
    Info: 31: + IC(1.340 ns) + CELL(0.206 ns) = 11.691 ns; Loc. = LAB_X21_Y9; Fanout = 3; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[125]~865'
    Info: 32: + IC(1.313 ns) + CELL(0.621 ns) = 13.625 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~5'
    Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 13.711 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~7'
    Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 13.797 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~9'
    Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 13.883 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~11'
    Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 13.969 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~13'
    Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 14.055 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~15'
    Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 14.561 ns; Loc. = LAB_X21_Y5; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~16'
    Info: 39: + IC(1.157 ns) + CELL(0.370 ns) = 16.088 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[135]~867'
    Info: 40: + IC(1.294 ns) + CELL(0.621 ns) = 18.003 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~3'
    Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 18.089 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~5'
    Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 18.175 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~7'
    Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 18.261 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~9'
    Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 18.347 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~11'
    Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 18.433 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~13'
    Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 18.519 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~15'
    Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 19.025 ns; Loc. = LAB_X22_Y5; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~16'
    Info: 48: + IC(1.330 ns) + CELL(0.202 ns) = 20.557 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[146]~194'
    Info: 49: + IC(1.321 ns) + CELL(0.596 ns) = 22.474 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~3'
    Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 22.560 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~5'
    Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 22.646 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~7'
    Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 22.732 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~9'
    Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 22.818 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~11'
    Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 22.904 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~13'
    Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 22.990 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~15'
    Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 23.496 ns; Loc. = LAB_X22_Y6; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~16'
    Info: 57: + IC(1.338 ns) + CELL(0.202 ns) = 25.036 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[157]~172'
    Info: 58: + IC(1.330 ns) + CELL(0.596 ns) = 26.962 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[4]~3'
    Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 27.048 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[5]~5'
    Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 27.134 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~7'
    Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 27.220 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~9'
    Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 27.306 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~11'
    Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 27.392 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~13'
    Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 27.478 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~15'
    Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 27.984 ns; Loc. = LAB_X22_Y7; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~16'
    Info: 66: + IC(1.704 ns) + CELL(0.202 ns) = 29.890 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[169]~149'
    Info: 67: + IC(1.339 ns) + CELL(0.596 ns) = 31.825 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[5]~5'
    Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 31.911 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~7'
    Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 31.997 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~9'
    Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 32.083 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~11'
    Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 32.169 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~13'
    Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 32.255 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~15'
    Info: 73: + IC(0.000 ns) + CELL(0.506 ns) = 32.761 ns; Loc. = LAB_X20_Y7; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~16'
    Info: 74: + IC(1.157 ns) + CELL(0.366 ns) = 34.284 ns; Loc. = LAB_X21_Y6; Fanout = 3; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[183]~832'
    Info: 75: + IC(1.313 ns) + CELL(0.621 ns) = 36.218 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~11'
    Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 36.304 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~13'
    Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 36.390 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~15'
    Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 36.896 ns; Loc. = LAB_X20_Y10; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~16'
    Info: 79: + IC(1.330 ns) + CELL(0.202 ns) = 38.428 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[190]~106'
    Info: 80: + IC(1.330 ns) + CELL(0.596 ns) = 40.354 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[4]~3'
    Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 40.440 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~5'
    Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 40.526 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~7'
    Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 40.612 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~9'
    Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 40.698 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~11'
    Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 40.784 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~13'
    Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 40.870 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~15'
    Info: 87: + IC(0.000 ns) + CELL(0.506 ns) = 41.376 ns; Loc. = LAB_X22_Y10; Fanout = 28; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~16'
    Info: 88: + IC(1.114 ns) + CELL(0.366 ns) = 42.856 ns; Loc. = LAB_X19_Y10; Fanout = 3; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[204]~845'
    Info: 89: + IC(1.669 ns) + CELL(0.621 ns) = 45.146 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~9'
    Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 45.232 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~11'
    Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 45.318 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~13'
    Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 45.404 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~15'
    Info: 93: + IC(0.000 ns) + CELL(0.506 ns) = 45.910 ns; Loc. = LAB_X22_Y8; Fanout = 26; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~16'
    Info: 94: + IC(1.686 ns) + CELL(0.206 ns) = 47.802 ns; Loc. = LAB_X19_Y7; Fanout = 3; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[211]~875'
    Info: 95: + IC(1.294 ns) + CELL(0.621 ns) = 49.717 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~1'
    Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 49.803 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~3'
    Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 49.889 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~5'
    Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 49.975 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~7'
    Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 50.061 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~9'
    Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 50.147 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~11'
    Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 50.233 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~13'
    Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 50.319 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~15'
    Info: 103: + IC(0.000 ns) + CELL(0.506 ns) = 50.825 ns; Loc. = LAB_X20_Y8; Fanout = 18; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~16'
    Info: 104: + IC(1.330 ns) + CELL(0.206 ns) = 52.361 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[222]~876'
    Info: 105: + IC(1.303 ns) + CELL(0.621 ns) = 54.285 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[3]~1'
    Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 54.371 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[4]~3'
    Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 54.457 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[5]~5'
    Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 54.543 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[6]~7'
    Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 54.629 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~9'
    Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 54.715 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~11'
    Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 54.801 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~13'
    Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 54.887 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~15'
    Info: 113: + IC(0.000 ns) + CELL(0.506 ns) = 55.393 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'distance:inst3|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~16'
    Info: 114: + IC(0.912 ns) + CELL(0.596 ns) = 56.901 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[0]~29'
    Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 56.987 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[1]~31'
    Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 57.073 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[2]~33'
    Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 57.159 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[3]~35'
    Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 57.245 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[4]~37'
    Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 57.331 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[5]~39'
    Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 57.417 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[6]~41'
    Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 57.503 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[7]~43'
    Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 57.589 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[8]~45'
    Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 57.675 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[9]~47'
    Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 57.761 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[10]~49'
    Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 57.847 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'distance:inst3|sigcount[11]~51'
    Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 57.933 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'distance:inst3|sigcount[12]~53'
    Info: 127: + IC(0.000 ns) + CELL(0.506 ns) = 58.439 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'distance:inst3|sigcount[13]~54'
    Info: 128: + IC(0.000 ns) + CELL(0.108 ns) = 58.547 ns; Loc. = LAB_X18_Y8; Fanout = 4; REG Node = 'distance:inst3|sigcount[13]'
    Info: Total cell delay = 26.370 ns ( 45.04 % )
    Info: Total interconnect delay = 32.177 ns ( 54.96 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 3% of the available device resources
    Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 13 output pins without output pin load capacitance assignment
    Info: Pin "trig" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "voice" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "38SEL[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "38SEL[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "38SEL[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "38SEL[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outLED[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outLED[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outLED[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outLED[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outLED[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outLED[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outLED[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 278 megabytes
    Info: Processing ended: Wed Dec 25 10:59:46 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


