{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764158317778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764158317778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 18:58:37 2025 " "Processing started: Wed Nov 26 18:58:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764158317778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158317778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158317779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764158318066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764158318066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file viterbi_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 viterbi_decoder " "Found entity 1: viterbi_decoder" {  } { { "viterbi_decoder.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158326079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158326079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbck_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file tbck_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbck_dec " "Found entity 1: tbck_dec" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158326080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158326080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158326081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158326081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ham_d.v 1 1 " "Found 1 design units, including 1 entities, in source file ham_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 ham_d " "Found entity 1: ham_d" {  } { { "ham_d.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ham_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158326081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158326081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158326082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158326082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file add_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_comp " "Found entity 1: add_comp" {  } { { "add_comp.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/add_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158326083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158326083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "viterbi_decoder " "Elaborating entity \"viterbi_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764158326106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:c1 " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:c1\"" {  } { { "viterbi_decoder.v" "c1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158326107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(19) " "Verilog HDL assignment warning at ctrl.v(19): truncated value with size 32 to match size of target (4)" {  } { { "ctrl.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ctrl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158326107 "|viterbi_decoder|ctrl:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ham_d ham_d:br1 " "Elaborating entity \"ham_d\" for hierarchy \"ham_d:br1\"" {  } { { "viterbi_decoder.v" "br1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158326108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ham_d.v(31) " "Verilog HDL assignment warning at ham_d.v(31): truncated value with size 32 to match size of target (4)" {  } { { "ham_d.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ham_d.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158326108 "|viterbi_decoder|ham_d:br1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count ham_d.v(13) " "Verilog HDL Always Construct warning at ham_d.v(13): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "ham_d.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ham_d.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764158326109 "|viterbi_decoder|ham_d:br1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] ham_d.v(13) " "Inferred latch for \"count\[0\]\" at ham_d.v(13)" {  } { { "ham_d.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ham_d.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158326109 "|viterbi_decoder|ham_d:br1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_comp add_comp:add1 " "Elaborating entity \"add_comp\" for hierarchy \"add_comp:add1\"" {  } { { "viterbi_decoder.v" "add1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158326109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 add_comp.v(69) " "Verilog HDL assignment warning at add_comp.v(69): truncated value with size 32 to match size of target (4)" {  } { { "add_comp.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/add_comp.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158326110 "|viterbi_decoder|add_comp:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem1 " "Elaborating entity \"mem\" for hierarchy \"mem:mem1\"" {  } { { "viterbi_decoder.v" "mem1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158326110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mem.v(32) " "Verilog HDL assignment warning at mem.v(32): truncated value with size 32 to match size of target (4)" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158326111 "|viterbi_decoder|mem:mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem.v(41) " "Verilog HDL assignment warning at mem.v(41): truncated value with size 32 to match size of target (3)" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158326111 "|viterbi_decoder|mem:mem1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i mem.v(16) " "Verilog HDL Always Construct warning at mem.v(16): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764158326111 "|viterbi_decoder|mem:mem1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k mem.v(16) " "Verilog HDL Always Construct warning at mem.v(16): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764158326111 "|viterbi_decoder|mem:mem1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "trellis_diagr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"trellis_diagr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1764158326111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbck_dec tbck_dec:tbck1 " "Elaborating entity \"tbck_dec\" for hierarchy \"tbck_dec:tbck1\"" {  } { { "viterbi_decoder.v" "tbck1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158326112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tbck_dec.v(67) " "Verilog HDL assignment warning at tbck_dec.v(67): truncated value with size 32 to match size of target (4)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158326113 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 26 -1 0 } } { "ham_d.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ham_d.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764158326996 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764158326996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764158327154 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764158327898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764158328199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158328199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764158328293 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764158328293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764158328293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764158328293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764158328309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 18:58:48 2025 " "Processing ended: Wed Nov 26 18:58:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764158328309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764158328309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764158328309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158328309 ""}
