
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000138 <Default_Reset_Handler>:
  *         supplied main() routine is called. 
  * @param  None
  * @retval None
  */
void Default_Reset_Handler(void)
{
 8000138:	b580      	push	{r7, lr}
 800013a:	b082      	sub	sp, #8
 800013c:	af00      	add	r7, sp, #0

		// Initialize data and bss 
  unsigned long *pulSrc, *pulDest;

  // Copy the data segment initializers from flash to SRAM 
  pulSrc = &_sidata;
 800013e:	4b10      	ldr	r3, [pc, #64]	; (8000180 <zero_loop+0x18>)
 8000140:	607b      	str	r3, [r7, #4]

  for(pulDest = &_sdata; pulDest < &_edata; )
 8000142:	4b10      	ldr	r3, [pc, #64]	; (8000184 <zero_loop+0x1c>)
 8000144:	603b      	str	r3, [r7, #0]
 8000146:	e007      	b.n	8000158 <Default_Reset_Handler+0x20>
  {
    *(pulDest++) = *(pulSrc++);
 8000148:	683b      	ldr	r3, [r7, #0]
 800014a:	1d1a      	adds	r2, r3, #4
 800014c:	603a      	str	r2, [r7, #0]
 800014e:	687a      	ldr	r2, [r7, #4]
 8000150:	1d11      	adds	r1, r2, #4
 8000152:	6079      	str	r1, [r7, #4]
 8000154:	6812      	ldr	r2, [r2, #0]
 8000156:	601a      	str	r2, [r3, #0]
  unsigned long *pulSrc, *pulDest;

  // Copy the data segment initializers from flash to SRAM 
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8000158:	683b      	ldr	r3, [r7, #0]
 800015a:	4a0b      	ldr	r2, [pc, #44]	; (8000188 <zero_loop+0x20>)
 800015c:	4293      	cmp	r3, r2
 800015e:	d3f3      	bcc.n	8000148 <Default_Reset_Handler+0x10>
    *(pulDest++) = *(pulSrc++);
  }
  
  // Zero fill the bss segment.  This is done with inline assembly since this
  //  will clear the value of pulDest if it is not kept in a register. 
  __asm("  ldr     r0, =_sbss\n"
 8000160:	480c      	ldr	r0, [pc, #48]	; (8000194 <ADC1_2_IRQHandler+0x8>)
 8000162:	490d      	ldr	r1, [pc, #52]	; (8000198 <ADC1_2_IRQHandler+0xc>)
 8000164:	f04f 0200 	mov.w	r2, #0

08000168 <zero_loop>:
 8000168:	4288      	cmp	r0, r1
 800016a:	bfb8      	it	lt
 800016c:	f840 2b04 	strlt.w	r2, [r0], #4
 8000170:	dbfa      	blt.n	8000168 <zero_loop>
        "    it      lt\n"
        "    strlt   r2, [r0], #4\n"
        "    blt     zero_loop");
  
  /* Setup the microcontroller system. */
  SystemInit();
 8000172:	f000 f9eb 	bl	800054c <SystemInit>
    
  /* Call the application's entry point.*/
  main();
 8000176:	f000 f811 	bl	800019c <main>
}
 800017a:	3708      	adds	r7, #8
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}
 8000180:	0800c828 	.word	0x0800c828
 8000184:	20000000 	.word	0x20000000
 8000188:	20000904 	.word	0x20000904

0800018c <ADC1_2_IRQHandler>:
  *         preserving the system state for examination by a debugger.
  * @param  None
  * @retval None  
  */
static void Default_Handler(void) 
{
 800018c:	b480      	push	{r7}
 800018e:	af00      	add	r7, sp, #0
  /* Go into an infinite loop. */
  while (1) 
  {
  }
 8000190:	e7fe      	b.n	8000190 <ADC1_2_IRQHandler+0x4>
 8000192:	0000      	.short	0x0000
 8000194:	20000d04 	.word	0x20000d04
 8000198:	20000dc8 	.word	0x20000dc8

0800019c <main>:

void MyKeyTest( u8 key );


int main(int argc, char *argv[])
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b088      	sub	sp, #32
 80001a0:	af02      	add	r7, sp, #8
 80001a2:	6078      	str	r0, [r7, #4]
 80001a4:	6039      	str	r1, [r7, #0]
        u8 x = 0;
 80001a6:	2300      	movs	r3, #0
 80001a8:	75fb      	strb	r3, [r7, #23]
        u8 lcd_id[12];

        HardInit( );
 80001aa:	f000 fb63 	bl	8000874 <HardInit>
        //CaptureStatus = CAPTURESTART;
        //TPADDefaultTime = TpadTestDefaultTime( 8 );	

        while(1)
        {
                delay_ms(1000);
 80001ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001b2:	f000 fbff 	bl	80009b4 <delay_ms>
                LedRed.LedRollBack( &LedRed );
 80001b6:	4b35      	ldr	r3, [pc, #212]	; (800028c <main+0xf0>)
 80001b8:	69db      	ldr	r3, [r3, #28]
 80001ba:	4834      	ldr	r0, [pc, #208]	; (800028c <main+0xf0>)
 80001bc:	4798      	blx	r3


#if 1
                switch(x)
 80001be:	7dfb      	ldrb	r3, [r7, #23]
 80001c0:	2b0b      	cmp	r3, #11
 80001c2:	d850      	bhi.n	8000266 <main+0xca>
 80001c4:	a201      	add	r2, pc, #4	; (adr r2, 80001cc <main+0x30>)
 80001c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001ca:	bf00      	nop
 80001cc:	080001fd 	.word	0x080001fd
 80001d0:	08000207 	.word	0x08000207
 80001d4:	0800020f 	.word	0x0800020f
 80001d8:	08000217 	.word	0x08000217
 80001dc:	08000221 	.word	0x08000221
 80001e0:	0800022b 	.word	0x0800022b
 80001e4:	08000235 	.word	0x08000235
 80001e8:	0800023f 	.word	0x0800023f
 80001ec:	08000249 	.word	0x08000249
 80001f0:	08000253 	.word	0x08000253
 80001f4:	08000267 	.word	0x08000267
 80001f8:	0800025d 	.word	0x0800025d
                {
                        case 0:LcdClear(WHITE);break;
 80001fc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000200:	f001 f840 	bl	8001284 <LcdClear>
 8000204:	e02f      	b.n	8000266 <main+0xca>
                        case 1:LcdClear(BLACK);break;
 8000206:	2000      	movs	r0, #0
 8000208:	f001 f83c 	bl	8001284 <LcdClear>
 800020c:	e02b      	b.n	8000266 <main+0xca>
                        case 2:LcdClear(BLUE);break;
 800020e:	201f      	movs	r0, #31
 8000210:	f001 f838 	bl	8001284 <LcdClear>
 8000214:	e027      	b.n	8000266 <main+0xca>
                        case 3:LcdClear(RED);break;
 8000216:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800021a:	f001 f833 	bl	8001284 <LcdClear>
 800021e:	e022      	b.n	8000266 <main+0xca>
                        case 4:LcdClear(MAGENTA);break;
 8000220:	f64f 001f 	movw	r0, #63519	; 0xf81f
 8000224:	f001 f82e 	bl	8001284 <LcdClear>
 8000228:	e01d      	b.n	8000266 <main+0xca>
                        case 5:LcdClear(GREEN);break;
 800022a:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800022e:	f001 f829 	bl	8001284 <LcdClear>
 8000232:	e018      	b.n	8000266 <main+0xca>
                        case 6:LcdClear(CYAN);break; 
 8000234:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8000238:	f001 f824 	bl	8001284 <LcdClear>
 800023c:	e013      	b.n	8000266 <main+0xca>
                        case 7:LcdClear(YELLOW);break;
 800023e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8000242:	f001 f81f 	bl	8001284 <LcdClear>
 8000246:	e00e      	b.n	8000266 <main+0xca>
                        case 8:LcdClear(BRRED);break;
 8000248:	f64f 4007 	movw	r0, #64519	; 0xfc07
 800024c:	f001 f81a 	bl	8001284 <LcdClear>
 8000250:	e009      	b.n	8000266 <main+0xca>
                        case 9:LcdClear(GRAY);break;
 8000252:	f248 4030 	movw	r0, #33840	; 0x8430
 8000256:	f001 f815 	bl	8001284 <LcdClear>
 800025a:	e004      	b.n	8000266 <main+0xca>
                        case 11:LcdClear(BROWN);break;
 800025c:	f64b 4040 	movw	r0, #48192	; 0xbc40
 8000260:	f001 f810 	bl	8001284 <LcdClear>
 8000264:	bf00      	nop
                }

				LcdFillRect( 0, 0, 50, 50, RED );
 8000266:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800026a:	9300      	str	r3, [sp, #0]
 800026c:	2000      	movs	r0, #0
 800026e:	2100      	movs	r1, #0
 8000270:	2232      	movs	r2, #50	; 0x32
 8000272:	2332      	movs	r3, #50	; 0x32
 8000274:	f000 ffbe 	bl	80011f4 <LcdFillRect>

                x++;
 8000278:	7dfb      	ldrb	r3, [r7, #23]
 800027a:	3301      	adds	r3, #1
 800027c:	75fb      	strb	r3, [r7, #23]

                if(x==12)x=0;
 800027e:	7dfb      	ldrb	r3, [r7, #23]
 8000280:	2b0c      	cmp	r3, #12
 8000282:	d101      	bne.n	8000288 <main+0xec>
 8000284:	2300      	movs	r3, #0
 8000286:	75fb      	strb	r3, [r7, #23]
                   {
                   printf("Time is %d us \r\n", CaptureTime );
                   CaptureStatus = CAPTURESTART;
                   CaptureTime = 0;
                   }*/
        }
 8000288:	e791      	b.n	80001ae <main+0x12>
 800028a:	bf00      	nop
 800028c:	20000d84 	.word	0x20000d84

08000290 <MyKeyTest>:
}


void MyKeyTest( u8 key )
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	71fb      	strb	r3, [r7, #7]
        switch (key)
 800029a:	79fb      	ldrb	r3, [r7, #7]
 800029c:	2b03      	cmp	r3, #3
 800029e:	d82f      	bhi.n	8000300 <MyKeyTest+0x70>
 80002a0:	a201      	add	r2, pc, #4	; (adr r2, 80002a8 <MyKeyTest+0x18>)
 80002a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002a6:	bf00      	nop
 80002a8:	080002b9 	.word	0x080002b9
 80002ac:	080002d1 	.word	0x080002d1
 80002b0:	080002e9 	.word	0x080002e9
 80002b4:	080002f9 	.word	0x080002f9
        {
                case KEY0:
                        LedGreen.LedRollBack( &LedGreen );
 80002b8:	4b13      	ldr	r3, [pc, #76]	; (8000308 <MyKeyTest+0x78>)
 80002ba:	69db      	ldr	r3, [r3, #28]
 80002bc:	4812      	ldr	r0, [pc, #72]	; (8000308 <MyKeyTest+0x78>)
 80002be:	4798      	blx	r3
                        //LedRed.LedBlink( &LedRed, 1000 );
                        PwmSetDutyCycle( DutyCycle+10 ); 
 80002c0:	4b12      	ldr	r3, [pc, #72]	; (800030c <MyKeyTest+0x7c>)
 80002c2:	881b      	ldrh	r3, [r3, #0]
 80002c4:	330a      	adds	r3, #10
 80002c6:	b29b      	uxth	r3, r3
 80002c8:	4618      	mov	r0, r3
 80002ca:	f001 f935 	bl	8001538 <PwmSetDutyCycle>
                        break;
 80002ce:	e017      	b.n	8000300 <MyKeyTest+0x70>
                case KEY1:
                        LedGreen.LedRollBack( &LedGreen );
 80002d0:	4b0d      	ldr	r3, [pc, #52]	; (8000308 <MyKeyTest+0x78>)
 80002d2:	69db      	ldr	r3, [r3, #28]
 80002d4:	480c      	ldr	r0, [pc, #48]	; (8000308 <MyKeyTest+0x78>)
 80002d6:	4798      	blx	r3
                        PwmSetDutyCycle( DutyCycle-10 ); 
 80002d8:	4b0c      	ldr	r3, [pc, #48]	; (800030c <MyKeyTest+0x7c>)
 80002da:	881b      	ldrh	r3, [r3, #0]
 80002dc:	3b0a      	subs	r3, #10
 80002de:	b29b      	uxth	r3, r3
 80002e0:	4618      	mov	r0, r3
 80002e2:	f001 f929 	bl	8001538 <PwmSetDutyCycle>
                        break;
 80002e6:	e00b      	b.n	8000300 <MyKeyTest+0x70>
                case KEY2:
                        //LedRed.LedOFF( &LedRed );
                        PwmSetPeriodUs( Period+50 ); 
 80002e8:	4b09      	ldr	r3, [pc, #36]	; (8000310 <MyKeyTest+0x80>)
 80002ea:	881b      	ldrh	r3, [r3, #0]
 80002ec:	3332      	adds	r3, #50	; 0x32
 80002ee:	b29b      	uxth	r3, r3
 80002f0:	4618      	mov	r0, r3
 80002f2:	f001 f90b 	bl	800150c <PwmSetPeriodUs>
                        break;
 80002f6:	e003      	b.n	8000300 <MyKeyTest+0x70>
                case KEYWK:
                        Beep.PlayMusic( );	
 80002f8:	4b06      	ldr	r3, [pc, #24]	; (8000314 <MyKeyTest+0x84>)
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	4798      	blx	r3
                        break;
 80002fe:	bf00      	nop
        }
}
 8000300:	3708      	adds	r7, #8
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	20000da4 	.word	0x20000da4
 800030c:	20000000 	.word	0x20000000
 8000310:	20000002 	.word	0x20000002
 8000314:	20000d68 	.word	0x20000d68

08000318 <TIM3_IRQHandler>:


void TIM3_IRQHandler(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
        if(TIM_GetITStatus(TIM3,TIM_IT_Update)==SET) //溢出中断
 800031c:	4807      	ldr	r0, [pc, #28]	; (800033c <TIM3_IRQHandler+0x24>)
 800031e:	2101      	movs	r1, #1
 8000320:	f005 feca 	bl	80060b8 <TIM_GetITStatus>
 8000324:	4603      	mov	r3, r0
 8000326:	2b01      	cmp	r3, #1
 8000328:	d103      	bne.n	8000332 <TIM3_IRQHandler+0x1a>
        {
                LedRed.LedRollBack( &LedRed );
 800032a:	4b05      	ldr	r3, [pc, #20]	; (8000340 <TIM3_IRQHandler+0x28>)
 800032c:	69db      	ldr	r3, [r3, #28]
 800032e:	4804      	ldr	r0, [pc, #16]	; (8000340 <TIM3_IRQHandler+0x28>)
 8000330:	4798      	blx	r3
        }
        TIM_ClearITPendingBit(TIM3,TIM_IT_Update); //清除中断标志位
 8000332:	4802      	ldr	r0, [pc, #8]	; (800033c <TIM3_IRQHandler+0x24>)
 8000334:	2101      	movs	r1, #1
 8000336:	f005 fee9 	bl	800610c <TIM_ClearITPendingBit>
}
 800033a:	bd80      	pop	{r7, pc}
 800033c:	40000400 	.word	0x40000400
 8000340:	20000d84 	.word	0x20000d84

08000344 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{ 
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
        delay_ms(10); //消抖
 8000348:	200a      	movs	r0, #10
 800034a:	f000 fb33 	bl	80009b4 <delay_ms>
        if( KEYWKPRESS == GetKeyStatus( KEYWK ) )
 800034e:	2003      	movs	r0, #3
 8000350:	f000 fcc4 	bl	8000cdc <GetKeyStatus>
 8000354:	4603      	mov	r3, r0
 8000356:	2b01      	cmp	r3, #1
 8000358:	d10e      	bne.n	8000378 <EXTI0_IRQHandler+0x34>
        {
                LedGreen.LedRollBack( &LedGreen );
 800035a:	4b09      	ldr	r3, [pc, #36]	; (8000380 <EXTI0_IRQHandler+0x3c>)
 800035c:	69db      	ldr	r3, [r3, #28]
 800035e:	4808      	ldr	r0, [pc, #32]	; (8000380 <EXTI0_IRQHandler+0x3c>)
 8000360:	4798      	blx	r3
                PwmSetDutyCycle( DutyCycle+=10 ); 
 8000362:	4b08      	ldr	r3, [pc, #32]	; (8000384 <EXTI0_IRQHandler+0x40>)
 8000364:	881b      	ldrh	r3, [r3, #0]
 8000366:	330a      	adds	r3, #10
 8000368:	b29a      	uxth	r2, r3
 800036a:	4b06      	ldr	r3, [pc, #24]	; (8000384 <EXTI0_IRQHandler+0x40>)
 800036c:	801a      	strh	r2, [r3, #0]
 800036e:	4b05      	ldr	r3, [pc, #20]	; (8000384 <EXTI0_IRQHandler+0x40>)
 8000370:	881b      	ldrh	r3, [r3, #0]
 8000372:	4618      	mov	r0, r3
 8000374:	f001 f8e0 	bl	8001538 <PwmSetDutyCycle>
        }
        EXTI_ClearITPendingBit(EXTI_Line0); //清除 LINE0 上的中断标志位
 8000378:	2001      	movs	r0, #1
 800037a:	f002 fdb3 	bl	8002ee4 <EXTI_ClearITPendingBit>
}
 800037e:	bd80      	pop	{r7, pc}
 8000380:	20000da4 	.word	0x20000da4
 8000384:	20000000 	.word	0x20000000

08000388 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{ 
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
        delay_ms(10); //消抖
 800038c:	200a      	movs	r0, #10
 800038e:	f000 fb11 	bl	80009b4 <delay_ms>
        if( KEY2PRESS == GetKeyStatus( KEY2 ) )
 8000392:	2002      	movs	r0, #2
 8000394:	f000 fca2 	bl	8000cdc <GetKeyStatus>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d10e      	bne.n	80003bc <EXTI2_IRQHandler+0x34>
        {
                LedGreen.LedRollBack( &LedGreen );
 800039e:	4b09      	ldr	r3, [pc, #36]	; (80003c4 <EXTI2_IRQHandler+0x3c>)
 80003a0:	69db      	ldr	r3, [r3, #28]
 80003a2:	4808      	ldr	r0, [pc, #32]	; (80003c4 <EXTI2_IRQHandler+0x3c>)
 80003a4:	4798      	blx	r3
                PwmSetDutyCycle( DutyCycle-=10 ); 
 80003a6:	4b08      	ldr	r3, [pc, #32]	; (80003c8 <EXTI2_IRQHandler+0x40>)
 80003a8:	881b      	ldrh	r3, [r3, #0]
 80003aa:	3b0a      	subs	r3, #10
 80003ac:	b29a      	uxth	r2, r3
 80003ae:	4b06      	ldr	r3, [pc, #24]	; (80003c8 <EXTI2_IRQHandler+0x40>)
 80003b0:	801a      	strh	r2, [r3, #0]
 80003b2:	4b05      	ldr	r3, [pc, #20]	; (80003c8 <EXTI2_IRQHandler+0x40>)
 80003b4:	881b      	ldrh	r3, [r3, #0]
 80003b6:	4618      	mov	r0, r3
 80003b8:	f001 f8be 	bl	8001538 <PwmSetDutyCycle>
        }
        EXTI_ClearITPendingBit(EXTI_Line2); //清除 LINE2 上的中断标志位
 80003bc:	2004      	movs	r0, #4
 80003be:	f002 fd91 	bl	8002ee4 <EXTI_ClearITPendingBit>
}
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	20000da4 	.word	0x20000da4
 80003c8:	20000000 	.word	0x20000000

080003cc <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{ 
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
        delay_ms(10); //消抖
 80003d0:	200a      	movs	r0, #10
 80003d2:	f000 faef 	bl	80009b4 <delay_ms>
        if( KEY1PRESS == GetKeyStatus( KEY1 ) )
 80003d6:	2001      	movs	r0, #1
 80003d8:	f000 fc80 	bl	8000cdc <GetKeyStatus>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d10e      	bne.n	8000400 <EXTI3_IRQHandler+0x34>
        {
                LedGreen.LedRollBack( &LedGreen );
 80003e2:	4b09      	ldr	r3, [pc, #36]	; (8000408 <EXTI3_IRQHandler+0x3c>)
 80003e4:	69db      	ldr	r3, [r3, #28]
 80003e6:	4808      	ldr	r0, [pc, #32]	; (8000408 <EXTI3_IRQHandler+0x3c>)
 80003e8:	4798      	blx	r3
                PwmSetPeriodUs( Period+=50 ); 
 80003ea:	4b08      	ldr	r3, [pc, #32]	; (800040c <EXTI3_IRQHandler+0x40>)
 80003ec:	881b      	ldrh	r3, [r3, #0]
 80003ee:	3332      	adds	r3, #50	; 0x32
 80003f0:	b29a      	uxth	r2, r3
 80003f2:	4b06      	ldr	r3, [pc, #24]	; (800040c <EXTI3_IRQHandler+0x40>)
 80003f4:	801a      	strh	r2, [r3, #0]
 80003f6:	4b05      	ldr	r3, [pc, #20]	; (800040c <EXTI3_IRQHandler+0x40>)
 80003f8:	881b      	ldrh	r3, [r3, #0]
 80003fa:	4618      	mov	r0, r3
 80003fc:	f001 f886 	bl	800150c <PwmSetPeriodUs>
        }
        EXTI_ClearITPendingBit(EXTI_Line3); //清除 LINE3 上的中断标志位
 8000400:	2008      	movs	r0, #8
 8000402:	f002 fd6f 	bl	8002ee4 <EXTI_ClearITPendingBit>
}
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000da4 	.word	0x20000da4
 800040c:	20000002 	.word	0x20000002

08000410 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{ 
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
        delay_ms(10); //消抖
 8000414:	200a      	movs	r0, #10
 8000416:	f000 facd 	bl	80009b4 <delay_ms>
        if( KEY0PRESS == GetKeyStatus( KEY0 ) )
 800041a:	2000      	movs	r0, #0
 800041c:	f000 fc5e 	bl	8000cdc <GetKeyStatus>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d10e      	bne.n	8000444 <EXTI4_IRQHandler+0x34>
        {
                LedGreen.LedRollBack( &LedGreen );
 8000426:	4b09      	ldr	r3, [pc, #36]	; (800044c <EXTI4_IRQHandler+0x3c>)
 8000428:	69db      	ldr	r3, [r3, #28]
 800042a:	4808      	ldr	r0, [pc, #32]	; (800044c <EXTI4_IRQHandler+0x3c>)
 800042c:	4798      	blx	r3
                PwmSetPeriodUs( Period-=50 ); 
 800042e:	4b08      	ldr	r3, [pc, #32]	; (8000450 <EXTI4_IRQHandler+0x40>)
 8000430:	881b      	ldrh	r3, [r3, #0]
 8000432:	3b32      	subs	r3, #50	; 0x32
 8000434:	b29a      	uxth	r2, r3
 8000436:	4b06      	ldr	r3, [pc, #24]	; (8000450 <EXTI4_IRQHandler+0x40>)
 8000438:	801a      	strh	r2, [r3, #0]
 800043a:	4b05      	ldr	r3, [pc, #20]	; (8000450 <EXTI4_IRQHandler+0x40>)
 800043c:	881b      	ldrh	r3, [r3, #0]
 800043e:	4618      	mov	r0, r3
 8000440:	f001 f864 	bl	800150c <PwmSetPeriodUs>
        }
        EXTI_ClearITPendingBit(EXTI_Line4); //清除 LINE4 上的中断标志位
 8000444:	2010      	movs	r0, #16
 8000446:	f002 fd4d 	bl	8002ee4 <EXTI_ClearITPendingBit>
}
 800044a:	bd80      	pop	{r7, pc}
 800044c:	20000da4 	.word	0x20000da4
 8000450:	20000002 	.word	0x20000002

08000454 <TIM5_IRQHandler>:



void TIM5_IRQHandler(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
        u32 temp;
        switch ( CaptureStatus )	
 800045a:	4b38      	ldr	r3, [pc, #224]	; (800053c <TIM5_IRQHandler+0xe8>)
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	2b03      	cmp	r3, #3
 8000460:	d863      	bhi.n	800052a <TIM5_IRQHandler+0xd6>
 8000462:	a201      	add	r2, pc, #4	; (adr r2, 8000468 <TIM5_IRQHandler+0x14>)
 8000464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000468:	0800052b 	.word	0x0800052b
 800046c:	08000479 	.word	0x08000479
 8000470:	080004ab 	.word	0x080004ab
 8000474:	0800052b 	.word	0x0800052b
        {	
                case CAPTURESTART :
                        if(TIM_GetITStatus(TIM5, TIM_IT_CC1)==SET) //捕获中断
 8000478:	4831      	ldr	r0, [pc, #196]	; (8000540 <TIM5_IRQHandler+0xec>)
 800047a:	2102      	movs	r1, #2
 800047c:	f005 fe1c 	bl	80060b8 <TIM_GetITStatus>
 8000480:	4603      	mov	r3, r0
 8000482:	2b01      	cmp	r3, #1
 8000484:	d110      	bne.n	80004a8 <TIM5_IRQHandler+0x54>
                        {
                                TIM_SetCounter(TIM5,0);
 8000486:	482e      	ldr	r0, [pc, #184]	; (8000540 <TIM5_IRQHandler+0xec>)
 8000488:	2100      	movs	r1, #0
 800048a:	f004 fd1f 	bl	8004ecc <TIM_SetCounter>
                                TIM_OC1PolarityConfig(TIM5,TIM_ICPolarity_Falling);
 800048e:	482c      	ldr	r0, [pc, #176]	; (8000540 <TIM5_IRQHandler+0xec>)
 8000490:	2102      	movs	r1, #2
 8000492:	f005 fa79 	bl	8005988 <TIM_OC1PolarityConfig>
                                CaptureCount = 0;
 8000496:	4b2b      	ldr	r3, [pc, #172]	; (8000544 <TIM5_IRQHandler+0xf0>)
 8000498:	2200      	movs	r2, #0
 800049a:	601a      	str	r2, [r3, #0]
                                CaptureStatus = CAPTUREWAIT;
 800049c:	4b27      	ldr	r3, [pc, #156]	; (800053c <TIM5_IRQHandler+0xe8>)
 800049e:	2202      	movs	r2, #2
 80004a0:	701a      	strb	r2, [r3, #0]
                                CaptureStart( );
 80004a2:	f000 fbbf 	bl	8000c24 <CaptureStart>
                        }
                        break;
 80004a6:	e041      	b.n	800052c <TIM5_IRQHandler+0xd8>
 80004a8:	e040      	b.n	800052c <TIM5_IRQHandler+0xd8>
                case CAPTUREWAIT :
                        if(TIM_GetITStatus(TIM5, TIM_IT_CC1)==SET) //捕获中断
 80004aa:	4825      	ldr	r0, [pc, #148]	; (8000540 <TIM5_IRQHandler+0xec>)
 80004ac:	2102      	movs	r1, #2
 80004ae:	f005 fe03 	bl	80060b8 <TIM_GetITStatus>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b01      	cmp	r3, #1
 80004b6:	d112      	bne.n	80004de <TIM5_IRQHandler+0x8a>
                        {
                                temp =  CaptureGetValue();
 80004b8:	f000 fbcc 	bl	8000c54 <CaptureGetValue>
 80004bc:	6078      	str	r0, [r7, #4]
                                CaptureTime = CaptureClacTime( temp );
 80004be:	6878      	ldr	r0, [r7, #4]
 80004c0:	f000 fbd6 	bl	8000c70 <CaptureClacTime>
 80004c4:	4602      	mov	r2, r0
 80004c6:	4b20      	ldr	r3, [pc, #128]	; (8000548 <TIM5_IRQHandler+0xf4>)
 80004c8:	601a      	str	r2, [r3, #0]
                                //CaptureTime = 6789; 
                                TIM_OC1PolarityConfig(TIM5,TIM_ICPolarity_Rising);
 80004ca:	481d      	ldr	r0, [pc, #116]	; (8000540 <TIM5_IRQHandler+0xec>)
 80004cc:	2100      	movs	r1, #0
 80004ce:	f005 fa5b 	bl	8005988 <TIM_OC1PolarityConfig>
                                CaptureStatus = CAPTUREFINSH;
 80004d2:	4b1a      	ldr	r3, [pc, #104]	; (800053c <TIM5_IRQHandler+0xe8>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	701a      	strb	r2, [r3, #0]
                                CaptureCount = 0;
 80004d8:	4b1a      	ldr	r3, [pc, #104]	; (8000544 <TIM5_IRQHandler+0xf0>)
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
                        }

                        if(TIM_GetITStatus(TIM5, TIM_IT_Update)==SET) //溢出中断
 80004de:	4818      	ldr	r0, [pc, #96]	; (8000540 <TIM5_IRQHandler+0xec>)
 80004e0:	2101      	movs	r1, #1
 80004e2:	f005 fde9 	bl	80060b8 <TIM_GetITStatus>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d11d      	bne.n	8000528 <TIM5_IRQHandler+0xd4>
                        {
                                if( CaptureCount > 20 )
 80004ec:	4b15      	ldr	r3, [pc, #84]	; (8000544 <TIM5_IRQHandler+0xf0>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	2b14      	cmp	r3, #20
 80004f2:	d913      	bls.n	800051c <TIM5_IRQHandler+0xc8>
                                {
                                        CaptureTime = CaptureClacTime( CaptureGetValue() );
 80004f4:	f000 fbae 	bl	8000c54 <CaptureGetValue>
 80004f8:	4603      	mov	r3, r0
 80004fa:	4618      	mov	r0, r3
 80004fc:	f000 fbb8 	bl	8000c70 <CaptureClacTime>
 8000500:	4602      	mov	r2, r0
 8000502:	4b11      	ldr	r3, [pc, #68]	; (8000548 <TIM5_IRQHandler+0xf4>)
 8000504:	601a      	str	r2, [r3, #0]
                                        TIM_OC1PolarityConfig(TIM5,TIM_ICPolarity_Rising);
 8000506:	480e      	ldr	r0, [pc, #56]	; (8000540 <TIM5_IRQHandler+0xec>)
 8000508:	2100      	movs	r1, #0
 800050a:	f005 fa3d 	bl	8005988 <TIM_OC1PolarityConfig>
                                        CaptureStatus = CAPTURETIMEOUT;
 800050e:	4b0b      	ldr	r3, [pc, #44]	; (800053c <TIM5_IRQHandler+0xe8>)
 8000510:	2203      	movs	r2, #3
 8000512:	701a      	strb	r2, [r3, #0]
                                        CaptureCount = 0;
 8000514:	4b0b      	ldr	r3, [pc, #44]	; (8000544 <TIM5_IRQHandler+0xf0>)
 8000516:	2200      	movs	r2, #0
 8000518:	601a      	str	r2, [r3, #0]
 800051a:	e005      	b.n	8000528 <TIM5_IRQHandler+0xd4>
                                }
                                else
                                        CaptureCount++ ;
 800051c:	4b09      	ldr	r3, [pc, #36]	; (8000544 <TIM5_IRQHandler+0xf0>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	3301      	adds	r3, #1
 8000522:	4a08      	ldr	r2, [pc, #32]	; (8000544 <TIM5_IRQHandler+0xf0>)
 8000524:	6013      	str	r3, [r2, #0]
                        }

                        break;
 8000526:	e001      	b.n	800052c <TIM5_IRQHandler+0xd8>
 8000528:	e000      	b.n	800052c <TIM5_IRQHandler+0xd8>
                case CAPTUREFINSH :
                case CAPTURETIMEOUT :
                        break;
                default:
                        break;
 800052a:	bf00      	nop
        }

        //LedRed.LedRollBack( &LedRed );
        TIM_ClearITPendingBit(TIM5, TIM_IT_CC1|TIM_IT_Update);
 800052c:	4804      	ldr	r0, [pc, #16]	; (8000540 <TIM5_IRQHandler+0xec>)
 800052e:	2103      	movs	r1, #3
 8000530:	f005 fdec 	bl	800610c <TIM_ClearITPendingBit>
}
 8000534:	3708      	adds	r7, #8
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	20000d04 	.word	0x20000d04
 8000540:	40000c00 	.word	0x40000c00
 8000544:	20000d0c 	.word	0x20000d0c
 8000548:	20000d08 	.word	0x20000d08

0800054c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000550:	4a11      	ldr	r2, [pc, #68]	; (8000598 <SystemInit+0x4c>)
 8000552:	4b11      	ldr	r3, [pc, #68]	; (8000598 <SystemInit+0x4c>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	f043 0301 	orr.w	r3, r3, #1
 800055a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800055c:	4b0e      	ldr	r3, [pc, #56]	; (8000598 <SystemInit+0x4c>)
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000562:	4a0d      	ldr	r2, [pc, #52]	; (8000598 <SystemInit+0x4c>)
 8000564:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <SystemInit+0x4c>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800056c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000570:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000572:	4b09      	ldr	r3, [pc, #36]	; (8000598 <SystemInit+0x4c>)
 8000574:	4a09      	ldr	r2, [pc, #36]	; (800059c <SystemInit+0x50>)
 8000576:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000578:	4a07      	ldr	r2, [pc, #28]	; (8000598 <SystemInit+0x4c>)
 800057a:	4b07      	ldr	r3, [pc, #28]	; (8000598 <SystemInit+0x4c>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000582:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000584:	4b04      	ldr	r3, [pc, #16]	; (8000598 <SystemInit+0x4c>)
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800058a:	f000 f887 	bl	800069c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800058e:	4b04      	ldr	r3, [pc, #16]	; (80005a0 <SystemInit+0x54>)
 8000590:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000594:	609a      	str	r2, [r3, #8]
#endif
}
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40023800 	.word	0x40023800
 800059c:	24003010 	.word	0x24003010
 80005a0:	e000ed00 	.word	0xe000ed00

080005a4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80005aa:	2300      	movs	r3, #0
 80005ac:	613b      	str	r3, [r7, #16]
 80005ae:	2300      	movs	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]
 80005b2:	2302      	movs	r3, #2
 80005b4:	60fb      	str	r3, [r7, #12]
 80005b6:	2300      	movs	r3, #0
 80005b8:	60bb      	str	r3, [r7, #8]
 80005ba:	2302      	movs	r3, #2
 80005bc:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80005be:	4b32      	ldr	r3, [pc, #200]	; (8000688 <SystemCoreClockUpdate+0xe4>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	f003 030c 	and.w	r3, r3, #12
 80005c6:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80005c8:	693b      	ldr	r3, [r7, #16]
 80005ca:	2b04      	cmp	r3, #4
 80005cc:	d007      	beq.n	80005de <SystemCoreClockUpdate+0x3a>
 80005ce:	2b08      	cmp	r3, #8
 80005d0:	d009      	beq.n	80005e6 <SystemCoreClockUpdate+0x42>
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d13f      	bne.n	8000656 <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80005d6:	4b2d      	ldr	r3, [pc, #180]	; (800068c <SystemCoreClockUpdate+0xe8>)
 80005d8:	4a2d      	ldr	r2, [pc, #180]	; (8000690 <SystemCoreClockUpdate+0xec>)
 80005da:	601a      	str	r2, [r3, #0]
      break;
 80005dc:	e03f      	b.n	800065e <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80005de:	4b2b      	ldr	r3, [pc, #172]	; (800068c <SystemCoreClockUpdate+0xe8>)
 80005e0:	4a2c      	ldr	r2, [pc, #176]	; (8000694 <SystemCoreClockUpdate+0xf0>)
 80005e2:	601a      	str	r2, [r3, #0]
      break;
 80005e4:	e03b      	b.n	800065e <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80005e6:	4b28      	ldr	r3, [pc, #160]	; (8000688 <SystemCoreClockUpdate+0xe4>)
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005ee:	0d9b      	lsrs	r3, r3, #22
 80005f0:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80005f2:	4b25      	ldr	r3, [pc, #148]	; (8000688 <SystemCoreClockUpdate+0xe4>)
 80005f4:	685b      	ldr	r3, [r3, #4]
 80005f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80005fa:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d00d      	beq.n	800061e <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000602:	4a24      	ldr	r2, [pc, #144]	; (8000694 <SystemCoreClockUpdate+0xf0>)
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	fbb2 f2f3 	udiv	r2, r2, r3
 800060a:	4b1f      	ldr	r3, [pc, #124]	; (8000688 <SystemCoreClockUpdate+0xe4>)
 800060c:	6859      	ldr	r1, [r3, #4]
 800060e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000612:	400b      	ands	r3, r1
 8000614:	099b      	lsrs	r3, r3, #6
 8000616:	fb03 f302 	mul.w	r3, r3, r2
 800061a:	617b      	str	r3, [r7, #20]
 800061c:	e00c      	b.n	8000638 <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800061e:	4a1c      	ldr	r2, [pc, #112]	; (8000690 <SystemCoreClockUpdate+0xec>)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	fbb2 f2f3 	udiv	r2, r2, r3
 8000626:	4b18      	ldr	r3, [pc, #96]	; (8000688 <SystemCoreClockUpdate+0xe4>)
 8000628:	6859      	ldr	r1, [r3, #4]
 800062a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800062e:	400b      	ands	r3, r1
 8000630:	099b      	lsrs	r3, r3, #6
 8000632:	fb03 f302 	mul.w	r3, r3, r2
 8000636:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000638:	4b13      	ldr	r3, [pc, #76]	; (8000688 <SystemCoreClockUpdate+0xe4>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000640:	0c1b      	lsrs	r3, r3, #16
 8000642:	3301      	adds	r3, #1
 8000644:	005b      	lsls	r3, r3, #1
 8000646:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000648:	697a      	ldr	r2, [r7, #20]
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000650:	4a0e      	ldr	r2, [pc, #56]	; (800068c <SystemCoreClockUpdate+0xe8>)
 8000652:	6013      	str	r3, [r2, #0]
      break;
 8000654:	e003      	b.n	800065e <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 8000656:	4b0d      	ldr	r3, [pc, #52]	; (800068c <SystemCoreClockUpdate+0xe8>)
 8000658:	4a0d      	ldr	r2, [pc, #52]	; (8000690 <SystemCoreClockUpdate+0xec>)
 800065a:	601a      	str	r2, [r3, #0]
      break;
 800065c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800065e:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <SystemCoreClockUpdate+0xe4>)
 8000660:	689b      	ldr	r3, [r3, #8]
 8000662:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000666:	091b      	lsrs	r3, r3, #4
 8000668:	4a0b      	ldr	r2, [pc, #44]	; (8000698 <SystemCoreClockUpdate+0xf4>)
 800066a:	5cd3      	ldrb	r3, [r2, r3]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <SystemCoreClockUpdate+0xe8>)
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	693b      	ldr	r3, [r7, #16]
 8000676:	fa22 f303 	lsr.w	r3, r2, r3
 800067a:	4a04      	ldr	r2, [pc, #16]	; (800068c <SystemCoreClockUpdate+0xe8>)
 800067c:	6013      	str	r3, [r2, #0]
}
 800067e:	371c      	adds	r7, #28
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	40023800 	.word	0x40023800
 800068c:	20000004 	.word	0x20000004
 8000690:	00f42400 	.word	0x00f42400
 8000694:	007a1200 	.word	0x007a1200
 8000698:	20000008 	.word	0x20000008

0800069c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	2300      	movs	r3, #0
 80006a8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80006aa:	4a35      	ldr	r2, [pc, #212]	; (8000780 <SetSysClock+0xe4>)
 80006ac:	4b34      	ldr	r3, [pc, #208]	; (8000780 <SetSysClock+0xe4>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006b4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80006b6:	4b32      	ldr	r3, [pc, #200]	; (8000780 <SetSysClock+0xe4>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006be:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	3301      	adds	r3, #1
 80006c4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d103      	bne.n	80006d4 <SetSysClock+0x38>
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80006d2:	d1f0      	bne.n	80006b6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80006d4:	4b2a      	ldr	r3, [pc, #168]	; (8000780 <SetSysClock+0xe4>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d002      	beq.n	80006e6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80006e0:	2301      	movs	r3, #1
 80006e2:	603b      	str	r3, [r7, #0]
 80006e4:	e001      	b.n	80006ea <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80006e6:	2300      	movs	r3, #0
 80006e8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d142      	bne.n	8000776 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80006f0:	4a23      	ldr	r2, [pc, #140]	; (8000780 <SetSysClock+0xe4>)
 80006f2:	4b23      	ldr	r3, [pc, #140]	; (8000780 <SetSysClock+0xe4>)
 80006f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006fa:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80006fc:	4a21      	ldr	r2, [pc, #132]	; (8000784 <SetSysClock+0xe8>)
 80006fe:	4b21      	ldr	r3, [pc, #132]	; (8000784 <SetSysClock+0xe8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000706:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000708:	4a1d      	ldr	r2, [pc, #116]	; (8000780 <SetSysClock+0xe4>)
 800070a:	4b1d      	ldr	r3, [pc, #116]	; (8000780 <SetSysClock+0xe4>)
 800070c:	689b      	ldr	r3, [r3, #8]
 800070e:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000710:	4a1b      	ldr	r2, [pc, #108]	; (8000780 <SetSysClock+0xe4>)
 8000712:	4b1b      	ldr	r3, [pc, #108]	; (8000780 <SetSysClock+0xe4>)
 8000714:	689b      	ldr	r3, [r3, #8]
 8000716:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800071a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800071c:	4a18      	ldr	r2, [pc, #96]	; (8000780 <SetSysClock+0xe4>)
 800071e:	4b18      	ldr	r3, [pc, #96]	; (8000780 <SetSysClock+0xe4>)
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000726:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000728:	4b15      	ldr	r3, [pc, #84]	; (8000780 <SetSysClock+0xe4>)
 800072a:	4a17      	ldr	r2, [pc, #92]	; (8000788 <SetSysClock+0xec>)
 800072c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800072e:	4a14      	ldr	r2, [pc, #80]	; (8000780 <SetSysClock+0xe4>)
 8000730:	4b13      	ldr	r3, [pc, #76]	; (8000780 <SetSysClock+0xe4>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000738:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800073a:	bf00      	nop
 800073c:	4b10      	ldr	r3, [pc, #64]	; (8000780 <SetSysClock+0xe4>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000744:	2b00      	cmp	r3, #0
 8000746:	d0f9      	beq.n	800073c <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000748:	4b10      	ldr	r3, [pc, #64]	; (800078c <SetSysClock+0xf0>)
 800074a:	f240 7205 	movw	r2, #1797	; 0x705
 800074e:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000750:	4a0b      	ldr	r2, [pc, #44]	; (8000780 <SetSysClock+0xe4>)
 8000752:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <SetSysClock+0xe4>)
 8000754:	689b      	ldr	r3, [r3, #8]
 8000756:	f023 0303 	bic.w	r3, r3, #3
 800075a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800075c:	4a08      	ldr	r2, [pc, #32]	; (8000780 <SetSysClock+0xe4>)
 800075e:	4b08      	ldr	r3, [pc, #32]	; (8000780 <SetSysClock+0xe4>)
 8000760:	689b      	ldr	r3, [r3, #8]
 8000762:	f043 0302 	orr.w	r3, r3, #2
 8000766:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000768:	bf00      	nop
 800076a:	4b05      	ldr	r3, [pc, #20]	; (8000780 <SetSysClock+0xe4>)
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	f003 030c 	and.w	r3, r3, #12
 8000772:	2b08      	cmp	r3, #8
 8000774:	d1f9      	bne.n	800076a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	40023800 	.word	0x40023800
 8000784:	40007000 	.word	0x40007000
 8000788:	07405408 	.word	0x07405408
 800078c:	40023c00 	.word	0x40023c00

08000790 <LED_Init>:
#include "tpad.h"
#include "lcd.h"


void LED_Init( void )
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0

	LedRed.pin = LEDRED;
 8000794:	4b1d      	ldr	r3, [pc, #116]	; (800080c <LED_Init+0x7c>)
 8000796:	f44f 7200 	mov.w	r2, #512	; 0x200
 800079a:	801a      	strh	r2, [r3, #0]
    LedRed.LedInit = LedInit;
 800079c:	4b1b      	ldr	r3, [pc, #108]	; (800080c <LED_Init+0x7c>)
 800079e:	4a1c      	ldr	r2, [pc, #112]	; (8000810 <LED_Init+0x80>)
 80007a0:	605a      	str	r2, [r3, #4]
    LedRed.LedON = LedOn;
 80007a2:	4b1a      	ldr	r3, [pc, #104]	; (800080c <LED_Init+0x7c>)
 80007a4:	4a1b      	ldr	r2, [pc, #108]	; (8000814 <LED_Init+0x84>)
 80007a6:	609a      	str	r2, [r3, #8]
    LedRed.LedOFF = LedOff;
 80007a8:	4b18      	ldr	r3, [pc, #96]	; (800080c <LED_Init+0x7c>)
 80007aa:	4a1b      	ldr	r2, [pc, #108]	; (8000818 <LED_Init+0x88>)
 80007ac:	60da      	str	r2, [r3, #12]
    LedRed.SetValue = SetValue;
 80007ae:	4b17      	ldr	r3, [pc, #92]	; (800080c <LED_Init+0x7c>)
 80007b0:	4a1a      	ldr	r2, [pc, #104]	; (800081c <LED_Init+0x8c>)
 80007b2:	611a      	str	r2, [r3, #16]
    LedRed.GetLedStatus = GetLedStatus;
 80007b4:	4b15      	ldr	r3, [pc, #84]	; (800080c <LED_Init+0x7c>)
 80007b6:	4a1a      	ldr	r2, [pc, #104]	; (8000820 <LED_Init+0x90>)
 80007b8:	615a      	str	r2, [r3, #20]
    LedRed.LedBlink = LedBlink;
 80007ba:	4b14      	ldr	r3, [pc, #80]	; (800080c <LED_Init+0x7c>)
 80007bc:	4a19      	ldr	r2, [pc, #100]	; (8000824 <LED_Init+0x94>)
 80007be:	619a      	str	r2, [r3, #24]
    LedRed.LedRollBack = LedRollBack;
 80007c0:	4b12      	ldr	r3, [pc, #72]	; (800080c <LED_Init+0x7c>)
 80007c2:	4a19      	ldr	r2, [pc, #100]	; (8000828 <LED_Init+0x98>)
 80007c4:	61da      	str	r2, [r3, #28]
	LedRed.LedInit( &LedRed );
 80007c6:	4b11      	ldr	r3, [pc, #68]	; (800080c <LED_Init+0x7c>)
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	4810      	ldr	r0, [pc, #64]	; (800080c <LED_Init+0x7c>)
 80007cc:	4798      	blx	r3

	LedGreen.pin = LEDGREEN;
 80007ce:	4b17      	ldr	r3, [pc, #92]	; (800082c <LED_Init+0x9c>)
 80007d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007d4:	801a      	strh	r2, [r3, #0]
    LedGreen.LedInit = LedInit;
 80007d6:	4b15      	ldr	r3, [pc, #84]	; (800082c <LED_Init+0x9c>)
 80007d8:	4a0d      	ldr	r2, [pc, #52]	; (8000810 <LED_Init+0x80>)
 80007da:	605a      	str	r2, [r3, #4]
    LedGreen.LedON = LedOn;
 80007dc:	4b13      	ldr	r3, [pc, #76]	; (800082c <LED_Init+0x9c>)
 80007de:	4a0d      	ldr	r2, [pc, #52]	; (8000814 <LED_Init+0x84>)
 80007e0:	609a      	str	r2, [r3, #8]
    LedGreen.LedOFF = LedOff;
 80007e2:	4b12      	ldr	r3, [pc, #72]	; (800082c <LED_Init+0x9c>)
 80007e4:	4a0c      	ldr	r2, [pc, #48]	; (8000818 <LED_Init+0x88>)
 80007e6:	60da      	str	r2, [r3, #12]
    LedGreen.SetValue = SetValue;
 80007e8:	4b10      	ldr	r3, [pc, #64]	; (800082c <LED_Init+0x9c>)
 80007ea:	4a0c      	ldr	r2, [pc, #48]	; (800081c <LED_Init+0x8c>)
 80007ec:	611a      	str	r2, [r3, #16]
    LedGreen.GetLedStatus = GetLedStatus;
 80007ee:	4b0f      	ldr	r3, [pc, #60]	; (800082c <LED_Init+0x9c>)
 80007f0:	4a0b      	ldr	r2, [pc, #44]	; (8000820 <LED_Init+0x90>)
 80007f2:	615a      	str	r2, [r3, #20]
    LedGreen.LedBlink = LedBlink;
 80007f4:	4b0d      	ldr	r3, [pc, #52]	; (800082c <LED_Init+0x9c>)
 80007f6:	4a0b      	ldr	r2, [pc, #44]	; (8000824 <LED_Init+0x94>)
 80007f8:	619a      	str	r2, [r3, #24]
    LedGreen.LedRollBack = LedRollBack;
 80007fa:	4b0c      	ldr	r3, [pc, #48]	; (800082c <LED_Init+0x9c>)
 80007fc:	4a0a      	ldr	r2, [pc, #40]	; (8000828 <LED_Init+0x98>)
 80007fe:	61da      	str	r2, [r3, #28]
	LedGreen.LedInit( &LedGreen );
 8000800:	4b0a      	ldr	r3, [pc, #40]	; (800082c <LED_Init+0x9c>)
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	4809      	ldr	r0, [pc, #36]	; (800082c <LED_Init+0x9c>)
 8000806:	4798      	blx	r3
	LedGreen.LedBlink = LedBlinkGreen;
	LedGreen.LedRollBack = LedBlinkGreen;
	LedGreen.LedInit( );
#endif 	
	
}
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	20000d84 	.word	0x20000d84
 8000810:	0800130d 	.word	0x0800130d
 8000814:	080013b5 	.word	0x080013b5
 8000818:	080013cd 	.word	0x080013cd
 800081c:	08001355 	.word	0x08001355
 8000820:	08001391 	.word	0x08001391
 8000824:	080013e5 	.word	0x080013e5
 8000828:	08001419 	.word	0x08001419
 800082c:	20000da4 	.word	0x20000da4

08000830 <BEEP_INIT>:

void BEEP_INIT( void )
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	Beep.BeepInit = BeepInit ;
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <BEEP_INIT+0x2c>)
 8000836:	4a0a      	ldr	r2, [pc, #40]	; (8000860 <BEEP_INIT+0x30>)
 8000838:	609a      	str	r2, [r3, #8]
	Beep.BeepOn = BeepOn ;
 800083a:	4b08      	ldr	r3, [pc, #32]	; (800085c <BEEP_INIT+0x2c>)
 800083c:	4a09      	ldr	r2, [pc, #36]	; (8000864 <BEEP_INIT+0x34>)
 800083e:	60da      	str	r2, [r3, #12]
	Beep.BeepOff = BeepOff ;
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <BEEP_INIT+0x2c>)
 8000842:	4a09      	ldr	r2, [pc, #36]	; (8000868 <BEEP_INIT+0x38>)
 8000844:	611a      	str	r2, [r3, #16]
	Beep.BeepOnHzTime = BeepOnHzTime ;
 8000846:	4b05      	ldr	r3, [pc, #20]	; (800085c <BEEP_INIT+0x2c>)
 8000848:	4a08      	ldr	r2, [pc, #32]	; (800086c <BEEP_INIT+0x3c>)
 800084a:	615a      	str	r2, [r3, #20]
	Beep.PlayMusic = PlayMusic ;
 800084c:	4b03      	ldr	r3, [pc, #12]	; (800085c <BEEP_INIT+0x2c>)
 800084e:	4a08      	ldr	r2, [pc, #32]	; (8000870 <BEEP_INIT+0x40>)
 8000850:	619a      	str	r2, [r3, #24]

	Beep.BeepInit( );
 8000852:	4b02      	ldr	r3, [pc, #8]	; (800085c <BEEP_INIT+0x2c>)
 8000854:	689b      	ldr	r3, [r3, #8]
 8000856:	4798      	blx	r3
}
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20000d68 	.word	0x20000d68
 8000860:	08000a11 	.word	0x08000a11
 8000864:	08000a55 	.word	0x08000a55
 8000868:	08000a69 	.word	0x08000a69
 800086c:	08000a7d 	.word	0x08000a7d
 8000870:	08000ae9 	.word	0x08000ae9

08000874 <HardInit>:


void HardInit( void )
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8000878:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800087c:	f002 f978 	bl	8002b70 <NVIC_PriorityGroupConfig>
	delay_init( 168 );
 8000880:	20a8      	movs	r0, #168	; 0xa8
 8000882:	f000 f80d 	bl	80008a0 <delay_init>
	uart_init( 115200 );
 8000886:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800088a:	f000 fecf 	bl	800162c <uart_init>

	LED_Init( );
 800088e:	f7ff ff7f 	bl	8000790 <LED_Init>
	BEEP_INIT();
 8000892:	f7ff ffcd 	bl	8000830 <BEEP_INIT>
	KeyPinInit( );
 8000896:	f000 f9f9 	bl	8000c8c <KeyPinInit>
	//IwdgStart1S( );
	//Time3InitMs( 500 );
	//PwmInit( );
//	CaptureInit( );
	//TpadInit( );
    LcdInit( );
 800089a:	f000 fc77 	bl	800118c <LcdInit>
//	TIM14_PWM_Init(500-1,84-1);
//	Time14PwmInit_HZ( 2000 );
//	TIM5_CH1_Cap_Init(0XFFFFFFFF, 84-1);
//	PadInit( 8 );
//	FSMC_SRAM_Init( );
}
 800089e:	bd80      	pop	{r7, pc}

080008a0 <delay_init>:
static u8  fac_us=0;	
static u16 fac_ms=0;	
	

void delay_init(u8 SYSCLK)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8); 
 80008aa:	f06f 0004 	mvn.w	r0, #4
 80008ae:	f002 fa07 	bl	8002cc0 <SysTick_CLKSourceConfig>

	fac_us=SYSCLK/8;				
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	08db      	lsrs	r3, r3, #3
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	4b08      	ldr	r3, [pc, #32]	; (80008dc <delay_init+0x3c>)
 80008ba:	701a      	strb	r2, [r3, #0]
	fac_ms=(u16)fac_us*1000;		
 80008bc:	4b07      	ldr	r3, [pc, #28]	; (80008dc <delay_init+0x3c>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b29b      	uxth	r3, r3
 80008c2:	461a      	mov	r2, r3
 80008c4:	0152      	lsls	r2, r2, #5
 80008c6:	1ad2      	subs	r2, r2, r3
 80008c8:	0092      	lsls	r2, r2, #2
 80008ca:	4413      	add	r3, r2
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	b29a      	uxth	r2, r3
 80008d0:	4b03      	ldr	r3, [pc, #12]	; (80008e0 <delay_init+0x40>)
 80008d2:	801a      	strh	r2, [r3, #0]

}								    
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000d1c 	.word	0x20000d1c
 80008e0:	20000d1e 	.word	0x20000d1e

080008e4 <delay_us>:

void delay_us(u32 nus)
{		
 80008e4:	b480      	push	{r7}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	u32 temp;	    	 
	SysTick->LOAD=nus*fac_us; 				//ʱ	  		 
 80008ec:	4a15      	ldr	r2, [pc, #84]	; (8000944 <delay_us+0x60>)
 80008ee:	4b16      	ldr	r3, [pc, #88]	; (8000948 <delay_us+0x64>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	4619      	mov	r1, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	fb03 f301 	mul.w	r3, r3, r1
 80008fa:	6053      	str	r3, [r2, #4]
	SysTick->VAL=0x00;        				//ռ
 80008fc:	4b11      	ldr	r3, [pc, #68]	; (8000944 <delay_us+0x60>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ; //ʼ 	 
 8000902:	4a10      	ldr	r2, [pc, #64]	; (8000944 <delay_us+0x60>)
 8000904:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <delay_us+0x60>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 800090e:	4b0d      	ldr	r3, [pc, #52]	; (8000944 <delay_us+0x60>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16)));	//ȴʱ䵽   
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	f003 0301 	and.w	r3, r3, #1
 800091a:	2b00      	cmp	r3, #0
 800091c:	d004      	beq.n	8000928 <delay_us+0x44>
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000924:	2b00      	cmp	r3, #0
 8000926:	d0f2      	beq.n	800090e <delay_us+0x2a>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk; //رռ
 8000928:	4a06      	ldr	r2, [pc, #24]	; (8000944 <delay_us+0x60>)
 800092a:	4b06      	ldr	r3, [pc, #24]	; (8000944 <delay_us+0x60>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f023 0301 	bic.w	r3, r3, #1
 8000932:	6013      	str	r3, [r2, #0]
	SysTick->VAL =0X00;       				//ռ 
 8000934:	4b03      	ldr	r3, [pc, #12]	; (8000944 <delay_us+0x60>)
 8000936:	2200      	movs	r2, #0
 8000938:	609a      	str	r2, [r3, #8]
}
 800093a:	3714      	adds	r7, #20
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr
 8000944:	e000e010 	.word	0xe000e010
 8000948:	20000d1c 	.word	0x20000d1c

0800094c <delay_xms>:

void delay_xms(u16 nms)
{	 		  	  
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	80fb      	strh	r3, [r7, #6]
	u32 temp;		   
	SysTick->LOAD=(u32)nms*fac_ms;			//ʱ(SysTick->LOADΪ24bit)
 8000956:	4a15      	ldr	r2, [pc, #84]	; (80009ac <delay_xms+0x60>)
 8000958:	88fb      	ldrh	r3, [r7, #6]
 800095a:	4915      	ldr	r1, [pc, #84]	; (80009b0 <delay_xms+0x64>)
 800095c:	8809      	ldrh	r1, [r1, #0]
 800095e:	fb01 f303 	mul.w	r3, r1, r3
 8000962:	6053      	str	r3, [r2, #4]
	SysTick->VAL =0x00;           			//ռ
 8000964:	4b11      	ldr	r3, [pc, #68]	; (80009ac <delay_xms+0x60>)
 8000966:	2200      	movs	r2, #0
 8000968:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ;          //ʼ 
 800096a:	4a10      	ldr	r2, [pc, #64]	; (80009ac <delay_xms+0x60>)
 800096c:	4b0f      	ldr	r3, [pc, #60]	; (80009ac <delay_xms+0x60>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f043 0301 	orr.w	r3, r3, #1
 8000974:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 8000976:	4b0d      	ldr	r3, [pc, #52]	; (80009ac <delay_xms+0x60>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16)));	//ȴʱ䵽   
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f003 0301 	and.w	r3, r3, #1
 8000982:	2b00      	cmp	r3, #0
 8000984:	d004      	beq.n	8000990 <delay_xms+0x44>
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800098c:	2b00      	cmp	r3, #0
 800098e:	d0f2      	beq.n	8000976 <delay_xms+0x2a>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk;       //رռ
 8000990:	4a06      	ldr	r2, [pc, #24]	; (80009ac <delay_xms+0x60>)
 8000992:	4b06      	ldr	r3, [pc, #24]	; (80009ac <delay_xms+0x60>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f023 0301 	bic.w	r3, r3, #1
 800099a:	6013      	str	r3, [r2, #0]
	SysTick->VAL =0X00;     		  		//ռ	  	    
 800099c:	4b03      	ldr	r3, [pc, #12]	; (80009ac <delay_xms+0x60>)
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
} 
 80009a2:	3714      	adds	r7, #20
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr
 80009ac:	e000e010 	.word	0xe000e010
 80009b0:	20000d1e 	.word	0x20000d1e

080009b4 <delay_ms>:

void delay_ms(u16 nms)
{	 	 
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	80fb      	strh	r3, [r7, #6]
	u8 repeat=nms/540;	
 80009be:	88fb      	ldrh	r3, [r7, #6]
 80009c0:	4a12      	ldr	r2, [pc, #72]	; (8000a0c <delay_ms+0x58>)
 80009c2:	fba2 2303 	umull	r2, r3, r2, r3
 80009c6:	0a5b      	lsrs	r3, r3, #9
 80009c8:	b29b      	uxth	r3, r3
 80009ca:	73fb      	strb	r3, [r7, #15]
						
	u16 remain=nms%540;
 80009cc:	88fb      	ldrh	r3, [r7, #6]
 80009ce:	4a0f      	ldr	r2, [pc, #60]	; (8000a0c <delay_ms+0x58>)
 80009d0:	fba2 1203 	umull	r1, r2, r2, r3
 80009d4:	0a52      	lsrs	r2, r2, #9
 80009d6:	f44f 7107 	mov.w	r1, #540	; 0x21c
 80009da:	fb01 f202 	mul.w	r2, r1, r2
 80009de:	1a9b      	subs	r3, r3, r2
 80009e0:	81bb      	strh	r3, [r7, #12]
	while(repeat)
 80009e2:	e006      	b.n	80009f2 <delay_ms+0x3e>
	{
		delay_xms(540);
 80009e4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80009e8:	f7ff ffb0 	bl	800094c <delay_xms>
		repeat--;
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	3b01      	subs	r3, #1
 80009f0:	73fb      	strb	r3, [r7, #15]
void delay_ms(u16 nms)
{	 	 
	u8 repeat=nms/540;	
						
	u16 remain=nms%540;
	while(repeat)
 80009f2:	7bfb      	ldrb	r3, [r7, #15]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d1f5      	bne.n	80009e4 <delay_ms+0x30>
	{
		delay_xms(540);
		repeat--;
	}
	if(remain)delay_xms(remain);
 80009f8:	89bb      	ldrh	r3, [r7, #12]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d003      	beq.n	8000a06 <delay_ms+0x52>
 80009fe:	89bb      	ldrh	r3, [r7, #12]
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff ffa3 	bl	800094c <delay_xms>
} 
 8000a06:	3710      	adds	r7, #16
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	f2b9d649 	.word	0xf2b9d649

08000a10 <BeepInit>:




void BeepInit( void )
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000a16:	2020      	movs	r0, #32
 8000a18:	2101      	movs	r1, #1
 8000a1a:	f003 fda5 	bl	8004568 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = BEEPPIN;
 8000a1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a22:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000a24:	2301      	movs	r3, #1
 8000a26:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000a30:	2301      	movs	r3, #1
 8000a32:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000a34:	463b      	mov	r3, r7
 8000a36:	4806      	ldr	r0, [pc, #24]	; (8000a50 <BeepInit+0x40>)
 8000a38:	4619      	mov	r1, r3
 8000a3a:	f003 f81d 	bl	8003a78 <GPIO_Init>
	
	GPIO_ResetBits(GPIOF, BEEPPIN);
 8000a3e:	4804      	ldr	r0, [pc, #16]	; (8000a50 <BeepInit+0x40>)
 8000a40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a44:	f003 f940 	bl	8003cc8 <GPIO_ResetBits>
}
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40021400 	.word	0x40021400

08000a54 <BeepOn>:

void BeepOn( void )
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
	GPIO_SetBits( GPIOF, BEEPPIN );	
 8000a58:	4802      	ldr	r0, [pc, #8]	; (8000a64 <BeepOn+0x10>)
 8000a5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a5e:	f003 f925 	bl	8003cac <GPIO_SetBits>
}
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40021400 	.word	0x40021400

08000a68 <BeepOff>:

void BeepOff( void )
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
	GPIO_ResetBits( GPIOF, BEEPPIN );
 8000a6c:	4802      	ldr	r0, [pc, #8]	; (8000a78 <BeepOff+0x10>)
 8000a6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a72:	f003 f929 	bl	8003cc8 <GPIO_ResetBits>
}
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40021400 	.word	0x40021400

08000a7c <BeepOnHzTime>:

void BeepOnHzTime( u16 hz, u32 time )
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	6039      	str	r1, [r7, #0]
 8000a86:	80fb      	strh	r3, [r7, #6]
	u32 num = time*hz/1000 ;
 8000a88:	88fb      	ldrh	r3, [r7, #6]
 8000a8a:	683a      	ldr	r2, [r7, #0]
 8000a8c:	fb02 f303 	mul.w	r3, r2, r3
 8000a90:	4a14      	ldr	r2, [pc, #80]	; (8000ae4 <BeepOnHzTime+0x68>)
 8000a92:	fba2 2303 	umull	r2, r3, r2, r3
 8000a96:	099b      	lsrs	r3, r3, #6
 8000a98:	60fb      	str	r3, [r7, #12]
	while( num--  )
 8000a9a:	e01b      	b.n	8000ad4 <BeepOnHzTime+0x58>
	{
		BeepOn( );
 8000a9c:	f7ff ffda 	bl	8000a54 <BeepOn>
		delay_us( (50000/hz)*10 );
 8000aa0:	88fb      	ldrh	r3, [r7, #6]
 8000aa2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000aa6:	fb92 f2f3 	sdiv	r2, r2, r3
 8000aaa:	4613      	mov	r3, r2
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	4413      	add	r3, r2
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff ff16 	bl	80008e4 <delay_us>
		BeepOff( );
 8000ab8:	f7ff ffd6 	bl	8000a68 <BeepOff>
		delay_us( (50000/hz)*10 );
 8000abc:	88fb      	ldrh	r3, [r7, #6]
 8000abe:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000ac2:	fb92 f2f3 	sdiv	r2, r2, r3
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	4413      	add	r3, r2
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff ff08 	bl	80008e4 <delay_us>
}

void BeepOnHzTime( u16 hz, u32 time )
{
	u32 num = time*hz/1000 ;
	while( num--  )
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	1e5a      	subs	r2, r3, #1
 8000ad8:	60fa      	str	r2, [r7, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d1de      	bne.n	8000a9c <BeepOnHzTime+0x20>
		BeepOn( );
		delay_us( (50000/hz)*10 );
		BeepOff( );
		delay_us( (50000/hz)*10 );
	}
}
 8000ade:	3710      	adds	r7, #16
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	10624dd3 	.word	0x10624dd3

08000ae8 <PlayMusic>:

void PlayMusic( void )
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
	u16 i = 0;
 8000aee:	2300      	movs	r3, #0
 8000af0:	80fb      	strh	r3, [r7, #6]
	while(SONG_HZ[i]!=0 || SONG_TIME[i]!=0)
 8000af2:	e00f      	b.n	8000b14 <PlayMusic+0x2c>
	{
		BeepOnHzTime(SONG_HZ[i], SONG_TIME[i]*20);
 8000af4:	88fb      	ldrh	r3, [r7, #6]
 8000af6:	4a0e      	ldr	r2, [pc, #56]	; (8000b30 <PlayMusic+0x48>)
 8000af8:	5cd3      	ldrb	r3, [r2, r3]
 8000afa:	b299      	uxth	r1, r3
 8000afc:	88fb      	ldrh	r3, [r7, #6]
 8000afe:	4a0d      	ldr	r2, [pc, #52]	; (8000b34 <PlayMusic+0x4c>)
 8000b00:	5cd3      	ldrb	r3, [r2, r3]
 8000b02:	461a      	mov	r2, r3
 8000b04:	4613      	mov	r3, r2
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	4413      	add	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	4608      	mov	r0, r1
 8000b0e:	4619      	mov	r1, r3
 8000b10:	f7ff ffb4 	bl	8000a7c <BeepOnHzTime>
}

void PlayMusic( void )
{
	u16 i = 0;
	while(SONG_HZ[i]!=0 || SONG_TIME[i]!=0)
 8000b14:	88fb      	ldrh	r3, [r7, #6]
 8000b16:	4a06      	ldr	r2, [pc, #24]	; (8000b30 <PlayMusic+0x48>)
 8000b18:	5cd3      	ldrb	r3, [r2, r3]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d1ea      	bne.n	8000af4 <PlayMusic+0xc>
 8000b1e:	88fb      	ldrh	r3, [r7, #6]
 8000b20:	4a04      	ldr	r2, [pc, #16]	; (8000b34 <PlayMusic+0x4c>)
 8000b22:	5cd3      	ldrb	r3, [r2, r3]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d1e5      	bne.n	8000af4 <PlayMusic+0xc>
	{
		BeepOnHzTime(SONG_HZ[i], SONG_TIME[i]*20);
	}
}
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000018 	.word	0x20000018
 8000b34:	20000034 	.word	0x20000034

08000b38 <CapturePinInit>:
//=3: CaptureTimeout
//u8  CaptureStatus = 0; 


void CapturePinInit( void )
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE); 
 8000b3e:	2001      	movs	r0, #1
 8000b40:	2101      	movs	r1, #1
 8000b42:	f003 fd11 	bl	8004568 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0; //GPIOA0
 8000b46:	2301      	movs	r3, #1
 8000b48:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用功能
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz; //速度 100MHz
 8000b4e:	2303      	movs	r3, #3
 8000b50:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //推挽复用输出
 8000b52:	2300      	movs	r3, #0
 8000b54:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN; //下拉
 8000b56:	2302      	movs	r3, #2
 8000b58:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA,&GPIO_InitStructure); 
 8000b5a:	463b      	mov	r3, r7
 8000b5c:	4805      	ldr	r0, [pc, #20]	; (8000b74 <CapturePinInit+0x3c>)
 8000b5e:	4619      	mov	r1, r3
 8000b60:	f002 ff8a 	bl	8003a78 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA,GPIO_PinSource0,GPIO_AF_TIM5); //PA0 复用位定时器 5
 8000b64:	4803      	ldr	r0, [pc, #12]	; (8000b74 <CapturePinInit+0x3c>)
 8000b66:	2100      	movs	r1, #0
 8000b68:	2202      	movs	r2, #2
 8000b6a:	f003 f8f3 	bl	8003d54 <GPIO_PinAFConfig>
}
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40020000 	.word	0x40020000

08000b78 <CaptureTimeInit1us>:

void CaptureTimeInit1us( u32 per )
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5,ENABLE); 
 8000b80:	2008      	movs	r0, #8
 8000b82:	2101      	movs	r1, #1
 8000b84:	f003 fd4a 	bl	800461c <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructure.TIM_Prescaler = CAPTUREHZ-1; //定时器分频
 8000b88:	2353      	movs	r3, #83	; 0x53
 8000b8a:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up; //向上计数模式
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Period = per-1; //per+1; //自动重装载值
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	3b01      	subs	r3, #1
 8000b94:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 8000b96:	2300      	movs	r3, #0
 8000b98:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM5,&TIM_TimeBaseStructure);
 8000b9a:	f107 030c 	add.w	r3, r7, #12
 8000b9e:	4803      	ldr	r0, [pc, #12]	; (8000bac <CaptureTimeInit1us+0x34>)
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	f004 f8df 	bl	8004d64 <TIM_TimeBaseInit>
}
 8000ba6:	3718      	adds	r7, #24
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40000c00 	.word	0x40000c00

08000bb0 <CaptureInterruptInit>:

void CaptureInterruptInit( void )
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;

	TIM_ITConfig(TIM5,TIM_IT_Update|TIM_IT_CC1,ENABLE);//允许更新和捕获中断
 8000bb6:	480a      	ldr	r0, [pc, #40]	; (8000be0 <CaptureInterruptInit+0x30>)
 8000bb8:	2103      	movs	r1, #3
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f005 fa1e 	bl	8005ffc <TIM_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8000bc0:	2332      	movs	r3, #50	; 0x32
 8000bc2:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=2;//抢占优先级 2
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =0;//响应优先级 0
 8000bc8:	2300      	movs	r3, #0
 8000bca:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; //IRQ 通道使能
 8000bcc:	2301      	movs	r3, #1
 8000bce:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000bd0:	1d3b      	adds	r3, r7, #4
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f001 ffde 	bl	8002b94 <NVIC_Init>
}
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40000c00 	.word	0x40000c00

08000be4 <CaptureInit>:

void CaptureInit( void )
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
	CapturePinInit( );
 8000bea:	f7ff ffa5 	bl	8000b38 <CapturePinInit>
	CaptureTimeInit1us( CAPTURENUM );
 8000bee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf2:	f7ff ffc1 	bl	8000b78 <CaptureTimeInit1us>

	TIM_ICInitTypeDef TIM5_ICInitStructure;

	TIM5_ICInitStructure.TIM_Channel = TIM_Channel_1; //选择输入端 IC1 映射到 TI1 上
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	80bb      	strh	r3, [r7, #4]
	TIM5_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_Rising; //上升沿捕获
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	80fb      	strh	r3, [r7, #6]
	TIM5_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI; //映射到 TI1 上
 8000bfe:	2301      	movs	r3, #1
 8000c00:	813b      	strh	r3, [r7, #8]
	TIM5_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1; //配置输入分频,不分频
 8000c02:	2300      	movs	r3, #0
 8000c04:	817b      	strh	r3, [r7, #10]
	TIM5_ICInitStructure.TIM_ICFilter = 0x00;//IC1F=0000 配置输入滤波器 不滤波
 8000c06:	2300      	movs	r3, #0
 8000c08:	81bb      	strh	r3, [r7, #12]
	TIM_ICInit(TIM5, &TIM5_ICInitStructure);
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	4804      	ldr	r0, [pc, #16]	; (8000c20 <CaptureInit+0x3c>)
 8000c0e:	4619      	mov	r1, r3
 8000c10:	f004 ffdc 	bl	8005bcc <TIM_ICInit>

	CaptureInterruptInit( );
 8000c14:	f7ff ffcc 	bl	8000bb0 <CaptureInterruptInit>
}
 8000c18:	3710      	adds	r7, #16
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40000c00 	.word	0x40000c00

08000c24 <CaptureStart>:

void CaptureStart( void )
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM5, ENABLE ); //使能定时器 5
 8000c28:	4802      	ldr	r0, [pc, #8]	; (8000c34 <CaptureStart+0x10>)
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	f004 fa1c 	bl	8005068 <TIM_Cmd>
	//CaptureStatus = CAPTURESTART;

}
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40000c00 	.word	0x40000c00

08000c38 <CaptureStop>:

void CaptureStop( void )
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM5, DISABLE ); //定时器 5
 8000c3c:	4803      	ldr	r0, [pc, #12]	; (8000c4c <CaptureStop+0x14>)
 8000c3e:	2100      	movs	r1, #0
 8000c40:	f004 fa12 	bl	8005068 <TIM_Cmd>
	CaptureStatus = CAPTUREFINSH;
 8000c44:	4b02      	ldr	r3, [pc, #8]	; (8000c50 <CaptureStop+0x18>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	701a      	strb	r2, [r3, #0]
}
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40000c00 	.word	0x40000c00
 8000c50:	20000d04 	.word	0x20000d04

08000c54 <CaptureGetValue>:

u32 CaptureGetValue( void )
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
    u32 temp = TIM_GetCapture1(TIM5);
 8000c5a:	4804      	ldr	r0, [pc, #16]	; (8000c6c <CaptureGetValue+0x18>)
 8000c5c:	f005 f87e 	bl	8005d5c <TIM_GetCapture1>
 8000c60:	6078      	str	r0, [r7, #4]
	return temp;
 8000c62:	687b      	ldr	r3, [r7, #4]
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40000c00 	.word	0x40000c00

08000c70 <CaptureClacTime>:
	return tmp;
}
#endif

u32 CaptureClacTime( u32 num )
{
 8000c70:	b480      	push	{r7}
 8000c72:	b085      	sub	sp, #20
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
	//u32 tmp = (CaptureCount*CAPTURENUM + num);  //使用CaptureCount就出问题，不知道原因。
	u32 tmp = num;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	60fb      	str	r3, [r7, #12]
	return tmp;
 8000c7c:	68fb      	ldr	r3, [r7, #12]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3714      	adds	r7, #20
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop

08000c8c <KeyPinInit>:
#include "stm32f4xx_rcc.h"
#include "delay.h"


void KeyPinInit( void )
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE | RCC_AHB1Periph_GPIOA, ENABLE);
 8000c92:	2011      	movs	r0, #17
 8000c94:	2101      	movs	r1, #1
 8000c96:	f003 fc67 	bl	8004568 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = PINKEY0|PINKEY1|PINKEY2;
 8000c9a:	231c      	movs	r3, #28
 8000c9c:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 8000caa:	463b      	mov	r3, r7
 8000cac:	4809      	ldr	r0, [pc, #36]	; (8000cd4 <KeyPinInit+0x48>)
 8000cae:	4619      	mov	r1, r3
 8000cb0:	f002 fee2 	bl	8003a78 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PINKEYWK;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000cc4:	463b      	mov	r3, r7
 8000cc6:	4804      	ldr	r0, [pc, #16]	; (8000cd8 <KeyPinInit+0x4c>)
 8000cc8:	4619      	mov	r1, r3
 8000cca:	f002 fed5 	bl	8003a78 <GPIO_Init>

}
 8000cce:	3708      	adds	r7, #8
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	40020000 	.word	0x40020000

08000cdc <GetKeyStatus>:


s8 GetKeyStatus( u8 pin )
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
	switch (pin)
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	2b03      	cmp	r3, #3
 8000cea:	d827      	bhi.n	8000d3c <GetKeyStatus+0x60>
 8000cec:	a201      	add	r2, pc, #4	; (adr r2, 8000cf4 <GetKeyStatus+0x18>)
 8000cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cf2:	bf00      	nop
 8000cf4:	08000d05 	.word	0x08000d05
 8000cf8:	08000d13 	.word	0x08000d13
 8000cfc:	08000d21 	.word	0x08000d21
 8000d00:	08000d2f 	.word	0x08000d2f
	{
		case KEY0:
			return GPIO_ReadInputDataBit( GPIOE, PINKEY0 );
 8000d04:	4810      	ldr	r0, [pc, #64]	; (8000d48 <GetKeyStatus+0x6c>)
 8000d06:	2110      	movs	r1, #16
 8000d08:	f002 ff80 	bl	8003c0c <GPIO_ReadInputDataBit>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	e015      	b.n	8000d3e <GetKeyStatus+0x62>
			break;
		case KEY1:
			return GPIO_ReadInputDataBit( GPIOE, PINKEY1 );
 8000d12:	480d      	ldr	r0, [pc, #52]	; (8000d48 <GetKeyStatus+0x6c>)
 8000d14:	2108      	movs	r1, #8
 8000d16:	f002 ff79 	bl	8003c0c <GPIO_ReadInputDataBit>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	e00e      	b.n	8000d3e <GetKeyStatus+0x62>
			break;
		case KEY2:
			return GPIO_ReadInputDataBit( GPIOE, PINKEY2 );
 8000d20:	4809      	ldr	r0, [pc, #36]	; (8000d48 <GetKeyStatus+0x6c>)
 8000d22:	2104      	movs	r1, #4
 8000d24:	f002 ff72 	bl	8003c0c <GPIO_ReadInputDataBit>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	e007      	b.n	8000d3e <GetKeyStatus+0x62>
			break;
		case KEYWK:
			return GPIO_ReadInputDataBit( GPIOA, PINKEYWK );
 8000d2e:	4807      	ldr	r0, [pc, #28]	; (8000d4c <GetKeyStatus+0x70>)
 8000d30:	2101      	movs	r1, #1
 8000d32:	f002 ff6b 	bl	8003c0c <GPIO_ReadInputDataBit>
 8000d36:	4603      	mov	r3, r0
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	e000      	b.n	8000d3e <GetKeyStatus+0x62>
			break;
		default:
			return -1;
 8000d3c:	23ff      	movs	r3, #255	; 0xff
 8000d3e:	b25b      	sxtb	r3, r3
	}
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	40020000 	.word	0x40020000

08000d50 <WhichKeyPress>:

u8 WhichKeyPress( void )
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
	while(1)
	{
		if( KEY0PRESS == GetKeyStatus( KEY0 ) )
 8000d54:	2000      	movs	r0, #0
 8000d56:	f7ff ffc1 	bl	8000cdc <GetKeyStatus>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d10a      	bne.n	8000d76 <WhichKeyPress+0x26>
		{
			delay_ms(100);
 8000d60:	2064      	movs	r0, #100	; 0x64
 8000d62:	f7ff fe27 	bl	80009b4 <delay_ms>
			if( KEY0PRESS == GetKeyStatus( KEY0 ) )
 8000d66:	2000      	movs	r0, #0
 8000d68:	f7ff ffb8 	bl	8000cdc <GetKeyStatus>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d101      	bne.n	8000d76 <WhichKeyPress+0x26>
				return KEY0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	e033      	b.n	8000dde <WhichKeyPress+0x8e>
		}

		if( KEY1PRESS == GetKeyStatus( KEY1 ) )
 8000d76:	2001      	movs	r0, #1
 8000d78:	f7ff ffb0 	bl	8000cdc <GetKeyStatus>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d10a      	bne.n	8000d98 <WhichKeyPress+0x48>
		{
			delay_ms(100);
 8000d82:	2064      	movs	r0, #100	; 0x64
 8000d84:	f7ff fe16 	bl	80009b4 <delay_ms>
			if( KEY1PRESS == GetKeyStatus( KEY1 ) )
 8000d88:	2001      	movs	r0, #1
 8000d8a:	f7ff ffa7 	bl	8000cdc <GetKeyStatus>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d101      	bne.n	8000d98 <WhichKeyPress+0x48>
				return KEY1;
 8000d94:	2301      	movs	r3, #1
 8000d96:	e022      	b.n	8000dde <WhichKeyPress+0x8e>
		}

		if( KEY2PRESS == GetKeyStatus( KEY2 ) )
 8000d98:	2002      	movs	r0, #2
 8000d9a:	f7ff ff9f 	bl	8000cdc <GetKeyStatus>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d10a      	bne.n	8000dba <WhichKeyPress+0x6a>
		{
			delay_ms(100);
 8000da4:	2064      	movs	r0, #100	; 0x64
 8000da6:	f7ff fe05 	bl	80009b4 <delay_ms>
			if( KEY0PRESS == GetKeyStatus( KEY2 ) )
 8000daa:	2002      	movs	r0, #2
 8000dac:	f7ff ff96 	bl	8000cdc <GetKeyStatus>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d101      	bne.n	8000dba <WhichKeyPress+0x6a>
				return KEY2;
 8000db6:	2302      	movs	r3, #2
 8000db8:	e011      	b.n	8000dde <WhichKeyPress+0x8e>
		}

		if( KEYWKPRESS == GetKeyStatus( KEYWK ) )
 8000dba:	2003      	movs	r0, #3
 8000dbc:	f7ff ff8e 	bl	8000cdc <GetKeyStatus>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d10a      	bne.n	8000ddc <WhichKeyPress+0x8c>
		{
			delay_ms(100);
 8000dc6:	2064      	movs	r0, #100	; 0x64
 8000dc8:	f7ff fdf4 	bl	80009b4 <delay_ms>
			if( KEYWKPRESS == GetKeyStatus( KEYWK ) )
 8000dcc:	2003      	movs	r0, #3
 8000dce:	f7ff ff85 	bl	8000cdc <GetKeyStatus>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d101      	bne.n	8000ddc <WhichKeyPress+0x8c>
				return KEYWK;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	e000      	b.n	8000dde <WhichKeyPress+0x8e>
		}

	}
 8000ddc:	e7ba      	b.n	8000d54 <WhichKeyPress+0x4>
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop

08000de4 <KeyTest>:


void KeyTest( KEYTEST pFun )
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
	KEYTEST  KeyTestHandle = pFun;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	60fb      	str	r3, [r7, #12]
	KeyTestHandle( WhichKeyPress() );
 8000df0:	f7ff ffae 	bl	8000d50 <WhichKeyPress>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	4798      	blx	r3
}
 8000dfe:	3710      	adds	r7, #16
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <KeyExtiInit>:

void KeyExtiInit( void )
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;

	KeyPinInit( );
 8000e0a:	f7ff ff3f 	bl	8000c8c <KeyPinInit>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8000e0e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000e12:	2101      	movs	r1, #1
 8000e14:	f003 fc20 	bl	8004658 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource2);//PE2 连接线 2
 8000e18:	2004      	movs	r0, #4
 8000e1a:	2102      	movs	r1, #2
 8000e1c:	f003 fe4a 	bl	8004ab4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource3);//PE3 连接线 3
 8000e20:	2004      	movs	r0, #4
 8000e22:	2103      	movs	r1, #3
 8000e24:	f003 fe46 	bl	8004ab4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource4);//PE4 连接线 4
 8000e28:	2004      	movs	r0, #4
 8000e2a:	2104      	movs	r1, #4
 8000e2c:	f003 fe42 	bl	8004ab4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource0);
 8000e30:	2000      	movs	r0, #0
 8000e32:	2100      	movs	r1, #0
 8000e34:	f003 fe3e 	bl	8004ab4 <SYSCFG_EXTILineConfig>

	/* 配置 EXTI_Line0 */
	EXTI_InitStructure.EXTI_Line = EXTI_Line0;//LINE0
 8000e38:	2301      	movs	r3, #1
 8000e3a:	607b      	str	r3, [r7, #4]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;//中断事件
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	723b      	strb	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising; //上升沿触发
 8000e40:	2308      	movs	r3, #8
 8000e42:	727b      	strb	r3, [r7, #9]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;//使能 LINE0
 8000e44:	2301      	movs	r3, #1
 8000e46:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStructure);
 8000e48:	1d3b      	adds	r3, r7, #4
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f001 ff6e 	bl	8002d2c <EXTI_Init>

	/* 配置 EXTI_Line2,3,4 */
	EXTI_InitStructure.EXTI_Line = EXTI_Line2 | EXTI_Line3 | EXTI_Line4;
 8000e50:	231c      	movs	r3, #28
 8000e52:	607b      	str	r3, [r7, #4]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;//中断事件
 8000e54:	2300      	movs	r3, #0
 8000e56:	723b      	strb	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling; //下降沿触发
 8000e58:	230c      	movs	r3, #12
 8000e5a:	727b      	strb	r3, [r7, #9]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;//中断线使能
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStructure);//配置
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	4618      	mov	r0, r3
 8000e64:	f001 ff62 	bl	8002d2c <EXTI_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;//外部中断 0
 8000e68:	2306      	movs	r3, #6
 8000e6a:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00;//抢占优先级 0
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//响应优先级 2
 8000e70:	2302      	movs	r3, #2
 8000e72:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 8000e74:	2301      	movs	r3, #1
 8000e76:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);//配置 NVIC
 8000e78:	f107 030c 	add.w	r3, r7, #12
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f001 fe89 	bl	8002b94 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI2_IRQn;//外部中断 2
 8000e82:	2308      	movs	r3, #8
 8000e84:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x03;//抢占优先级 3
 8000e86:	2303      	movs	r3, #3
 8000e88:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//响应优先级 2
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 8000e8e:	2301      	movs	r3, #1
 8000e90:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 8000e92:	f107 030c 	add.w	r3, r7, #12
 8000e96:	4618      	mov	r0, r3
 8000e98:	f001 fe7c 	bl	8002b94 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI3_IRQn;//外部中断 3
 8000e9c:	2309      	movs	r3, #9
 8000e9e:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02;//抢占优先级 2
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//响应优先级 2
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);//配置 NVIC
 8000eac:	f107 030c 	add.w	r3, r7, #12
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f001 fe6f 	bl	8002b94 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI4_IRQn;//外部中断 4
 8000eb6:	230a      	movs	r3, #10
 8000eb8:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01;//抢占优先级 1
 8000eba:	2301      	movs	r3, #1
 8000ebc:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//响应优先级 2
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);//配置 NVIC 
 8000ec6:	f107 030c 	add.w	r3, r7, #12
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f001 fe62 	bl	8002b94 <NVIC_Init>

}
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop

08000ed8 <LcdGPIOCfg>:
};

#define  LCDMODULELEN	(sizeof(LcdModule)/sizeof(LcdModule[0]))

static void LcdGPIOCfg( void )
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB|RCC_AHB1Periph_GPIOD|RCC_AHB1Periph_GPIOE|RCC_AHB1Periph_GPIOF|RCC_AHB1Periph_GPIOG, ENABLE);
 8000ede:	207a      	movs	r0, #122	; 0x7a
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	f003 fb41 	bl	8004568 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;//PB15 推挽输出,控制背光
 8000ee6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000eea:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//普通输出模式
 8000eec:	2301      	movs	r3, #1
 8000eee:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;//100MHz
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000ef8:	2301      	movs	r3, #1
 8000efa:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);//初始化 //PB15 推挽输出,控制背光
 8000efc:	463b      	mov	r3, r7
 8000efe:	4855      	ldr	r0, [pc, #340]	; (8001054 <LcdGPIOCfg+0x17c>)
 8000f00:	4619      	mov	r1, r3
 8000f02:	f002 fdb9 	bl	8003a78 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = (3<<0)|(3<<4)|(7<<8)|(3<<14);//PD0,1,4,5,8,9,10,14,15 AF OUT
 8000f06:	f24c 7333 	movw	r3, #50995	; 0xc733
 8000f0a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用输出
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000f10:	2300      	movs	r3, #0
 8000f12:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000f14:	2303      	movs	r3, #3
 8000f16:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000f18:	2301      	movs	r3, #1
 8000f1a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOD, &GPIO_InitStructure);//初始化
 8000f1c:	463b      	mov	r3, r7
 8000f1e:	484e      	ldr	r0, [pc, #312]	; (8001058 <LcdGPIOCfg+0x180>)
 8000f20:	4619      	mov	r1, r3
 8000f22:	f002 fda9 	bl	8003a78 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = (0X1FF<<7);//PE7~15,AF OUT
 8000f26:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000f2a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用输出
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000f30:	2300      	movs	r3, #0
 8000f32:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000f34:	2303      	movs	r3, #3
 8000f36:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000f38:	2301      	movs	r3, #1
 8000f3a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOE, &GPIO_InitStructure);//初始化
 8000f3c:	463b      	mov	r3, r7
 8000f3e:	4847      	ldr	r0, [pc, #284]	; (800105c <LcdGPIOCfg+0x184>)
 8000f40:	4619      	mov	r1, r3
 8000f42:	f002 fd99 	bl	8003a78 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;//PF12,FSMC_A6
 8000f46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f4a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用输出
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000f50:	2300      	movs	r3, #0
 8000f52:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000f54:	2303      	movs	r3, #3
 8000f56:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000f58:	2301      	movs	r3, #1
 8000f5a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);//初始化
 8000f5c:	463b      	mov	r3, r7
 8000f5e:	4840      	ldr	r0, [pc, #256]	; (8001060 <LcdGPIOCfg+0x188>)
 8000f60:	4619      	mov	r1, r3
 8000f62:	f002 fd89 	bl	8003a78 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;//PF12,FSMC_A6
 8000f66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f6a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用输出
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000f70:	2300      	movs	r3, #0
 8000f72:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000f74:	2303      	movs	r3, #3
 8000f76:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000f78:	2301      	movs	r3, #1
 8000f7a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOG, &GPIO_InitStructure);//初始化
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	4839      	ldr	r0, [pc, #228]	; (8001064 <LcdGPIOCfg+0x18c>)
 8000f80:	4619      	mov	r1, r3
 8000f82:	f002 fd79 	bl	8003a78 <GPIO_Init>

	GPIO_PinAFConfig(GPIOD,GPIO_PinSource0,GPIO_AF_FSMC);//PD0,AF12
 8000f86:	4834      	ldr	r0, [pc, #208]	; (8001058 <LcdGPIOCfg+0x180>)
 8000f88:	2100      	movs	r1, #0
 8000f8a:	220c      	movs	r2, #12
 8000f8c:	f002 fee2 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource1,GPIO_AF_FSMC);//PD1,AF12
 8000f90:	4831      	ldr	r0, [pc, #196]	; (8001058 <LcdGPIOCfg+0x180>)
 8000f92:	2101      	movs	r1, #1
 8000f94:	220c      	movs	r2, #12
 8000f96:	f002 fedd 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource4,GPIO_AF_FSMC);
 8000f9a:	482f      	ldr	r0, [pc, #188]	; (8001058 <LcdGPIOCfg+0x180>)
 8000f9c:	2104      	movs	r1, #4
 8000f9e:	220c      	movs	r2, #12
 8000fa0:	f002 fed8 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource5,GPIO_AF_FSMC);
 8000fa4:	482c      	ldr	r0, [pc, #176]	; (8001058 <LcdGPIOCfg+0x180>)
 8000fa6:	2105      	movs	r1, #5
 8000fa8:	220c      	movs	r2, #12
 8000faa:	f002 fed3 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource8,GPIO_AF_FSMC);
 8000fae:	482a      	ldr	r0, [pc, #168]	; (8001058 <LcdGPIOCfg+0x180>)
 8000fb0:	2108      	movs	r1, #8
 8000fb2:	220c      	movs	r2, #12
 8000fb4:	f002 fece 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource9,GPIO_AF_FSMC);
 8000fb8:	4827      	ldr	r0, [pc, #156]	; (8001058 <LcdGPIOCfg+0x180>)
 8000fba:	2109      	movs	r1, #9
 8000fbc:	220c      	movs	r2, #12
 8000fbe:	f002 fec9 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource10,GPIO_AF_FSMC);
 8000fc2:	4825      	ldr	r0, [pc, #148]	; (8001058 <LcdGPIOCfg+0x180>)
 8000fc4:	210a      	movs	r1, #10
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	f002 fec4 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource14,GPIO_AF_FSMC);
 8000fcc:	4822      	ldr	r0, [pc, #136]	; (8001058 <LcdGPIOCfg+0x180>)
 8000fce:	210e      	movs	r1, #14
 8000fd0:	220c      	movs	r2, #12
 8000fd2:	f002 febf 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource15,GPIO_AF_FSMC);//PD15,AF12
 8000fd6:	4820      	ldr	r0, [pc, #128]	; (8001058 <LcdGPIOCfg+0x180>)
 8000fd8:	210f      	movs	r1, #15
 8000fda:	220c      	movs	r2, #12
 8000fdc:	f002 feba 	bl	8003d54 <GPIO_PinAFConfig>

	GPIO_PinAFConfig(GPIOE,GPIO_PinSource7,GPIO_AF_FSMC);//PE7,AF12
 8000fe0:	481e      	ldr	r0, [pc, #120]	; (800105c <LcdGPIOCfg+0x184>)
 8000fe2:	2107      	movs	r1, #7
 8000fe4:	220c      	movs	r2, #12
 8000fe6:	f002 feb5 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource8,GPIO_AF_FSMC);
 8000fea:	481c      	ldr	r0, [pc, #112]	; (800105c <LcdGPIOCfg+0x184>)
 8000fec:	2108      	movs	r1, #8
 8000fee:	220c      	movs	r2, #12
 8000ff0:	f002 feb0 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource9,GPIO_AF_FSMC);
 8000ff4:	4819      	ldr	r0, [pc, #100]	; (800105c <LcdGPIOCfg+0x184>)
 8000ff6:	2109      	movs	r1, #9
 8000ff8:	220c      	movs	r2, #12
 8000ffa:	f002 feab 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource10,GPIO_AF_FSMC);
 8000ffe:	4817      	ldr	r0, [pc, #92]	; (800105c <LcdGPIOCfg+0x184>)
 8001000:	210a      	movs	r1, #10
 8001002:	220c      	movs	r2, #12
 8001004:	f002 fea6 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource11,GPIO_AF_FSMC);
 8001008:	4814      	ldr	r0, [pc, #80]	; (800105c <LcdGPIOCfg+0x184>)
 800100a:	210b      	movs	r1, #11
 800100c:	220c      	movs	r2, #12
 800100e:	f002 fea1 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource12,GPIO_AF_FSMC);
 8001012:	4812      	ldr	r0, [pc, #72]	; (800105c <LcdGPIOCfg+0x184>)
 8001014:	210c      	movs	r1, #12
 8001016:	220c      	movs	r2, #12
 8001018:	f002 fe9c 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource13,GPIO_AF_FSMC);
 800101c:	480f      	ldr	r0, [pc, #60]	; (800105c <LcdGPIOCfg+0x184>)
 800101e:	210d      	movs	r1, #13
 8001020:	220c      	movs	r2, #12
 8001022:	f002 fe97 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource14,GPIO_AF_FSMC);
 8001026:	480d      	ldr	r0, [pc, #52]	; (800105c <LcdGPIOCfg+0x184>)
 8001028:	210e      	movs	r1, #14
 800102a:	220c      	movs	r2, #12
 800102c:	f002 fe92 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource15,GPIO_AF_FSMC);//PE15,AF12
 8001030:	480a      	ldr	r0, [pc, #40]	; (800105c <LcdGPIOCfg+0x184>)
 8001032:	210f      	movs	r1, #15
 8001034:	220c      	movs	r2, #12
 8001036:	f002 fe8d 	bl	8003d54 <GPIO_PinAFConfig>

	GPIO_PinAFConfig(GPIOF,GPIO_PinSource12,GPIO_AF_FSMC);//PF12,AF12
 800103a:	4809      	ldr	r0, [pc, #36]	; (8001060 <LcdGPIOCfg+0x188>)
 800103c:	210c      	movs	r1, #12
 800103e:	220c      	movs	r2, #12
 8001040:	f002 fe88 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOG,GPIO_PinSource12,GPIO_AF_FSMC);
 8001044:	4807      	ldr	r0, [pc, #28]	; (8001064 <LcdGPIOCfg+0x18c>)
 8001046:	210c      	movs	r1, #12
 8001048:	220c      	movs	r2, #12
 800104a:	f002 fe83 	bl	8003d54 <GPIO_PinAFConfig>
}
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40020400 	.word	0x40020400
 8001058:	40020c00 	.word	0x40020c00
 800105c:	40021000 	.word	0x40021000
 8001060:	40021400 	.word	0x40021400
 8001064:	40021800 	.word	0x40021800

08001068 <LcdFSMCCfg>:

static void LcdFSMCCfg( void )
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b09e      	sub	sp, #120	; 0x78
 800106c:	af00      	add	r7, sp, #0
	FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
	FSMC_NORSRAMTimingInitTypeDef  readWriteTiming;
	FSMC_NORSRAMTimingInitTypeDef  writeTiming;

	RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC,ENABLE);
 800106e:	2001      	movs	r0, #1
 8001070:	2101      	movs	r1, #1
 8001072:	f003 fab5 	bl	80045e0 <RCC_AHB3PeriphClockCmd>

	readWriteTiming.FSMC_AddressSetupTime = 0XF;	 //地址建立时间（ADDSET）为16个HCLK 1/168M=6ns*16=96ns
 8001076:	230f      	movs	r3, #15
 8001078:	623b      	str	r3, [r7, #32]
	readWriteTiming.FSMC_AddressHoldTime = 0x00;	 //地址保持时间（ADDHLD）模式A未用到
 800107a:	2300      	movs	r3, #0
 800107c:	627b      	str	r3, [r7, #36]	; 0x24
	readWriteTiming.FSMC_DataSetupTime = 60;			//数据保存时间为60个HCLK	=6*60=360ns
 800107e:	233c      	movs	r3, #60	; 0x3c
 8001080:	62bb      	str	r3, [r7, #40]	; 0x28
	readWriteTiming.FSMC_BusTurnAroundDuration = 0x00;
 8001082:	2300      	movs	r3, #0
 8001084:	62fb      	str	r3, [r7, #44]	; 0x2c
	readWriteTiming.FSMC_CLKDivision = 0x00;
 8001086:	2300      	movs	r3, #0
 8001088:	633b      	str	r3, [r7, #48]	; 0x30
	readWriteTiming.FSMC_DataLatency = 0x00;
 800108a:	2300      	movs	r3, #0
 800108c:	637b      	str	r3, [r7, #52]	; 0x34
	readWriteTiming.FSMC_AccessMode = FSMC_AccessMode_A;	 //模式A
 800108e:	2300      	movs	r3, #0
 8001090:	63bb      	str	r3, [r7, #56]	; 0x38

	writeTiming.FSMC_AddressSetupTime =9;	      //地址建立时间（ADDSET）为9个HCLK =54ns
 8001092:	2309      	movs	r3, #9
 8001094:	607b      	str	r3, [r7, #4]
	writeTiming.FSMC_AddressHoldTime = 0x00;	 //地址保持时间（A
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
	writeTiming.FSMC_DataSetupTime = 8;		 //数据保存时间为6ns*9个HCLK=54ns
 800109a:	2308      	movs	r3, #8
 800109c:	60fb      	str	r3, [r7, #12]
	writeTiming.FSMC_BusTurnAroundDuration = 0x00;
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
	writeTiming.FSMC_CLKDivision = 0x00;
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]
	writeTiming.FSMC_DataLatency = 0x00;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61bb      	str	r3, [r7, #24]
	writeTiming.FSMC_AccessMode = FSMC_AccessMode_A;	 //模式A
 80010aa:	2300      	movs	r3, #0
 80010ac:	61fb      	str	r3, [r7, #28]

	FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM4;//  这里我们使用NE4 ，也就对应BTCR[6],[7]。
 80010ae:	2306      	movs	r3, #6
 80010b0:	63fb      	str	r3, [r7, #60]	; 0x3c
	FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable; // 不复用数据地址
 80010b2:	2300      	movs	r3, #0
 80010b4:	643b      	str	r3, [r7, #64]	; 0x40
	FSMC_NORSRAMInitStructure.FSMC_MemoryType =FSMC_MemoryType_SRAM;// FSMC_MemoryType_SRAM;  //SRAM
 80010b6:	2300      	movs	r3, #0
 80010b8:	647b      	str	r3, [r7, #68]	; 0x44
	FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;//存储器数据宽度为16bit
 80010ba:	2310      	movs	r3, #16
 80010bc:	64bb      	str	r3, [r7, #72]	; 0x48
	FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode =FSMC_BurstAccessMode_Disable;// FSMC_BurstAccessMode_Disable;
 80010be:	2300      	movs	r3, #0
 80010c0:	64fb      	str	r3, [r7, #76]	; 0x4c
	FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 80010c2:	2300      	movs	r3, #0
 80010c4:	657b      	str	r3, [r7, #84]	; 0x54
	FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait=FSMC_AsynchronousWait_Disable;
 80010c6:	2300      	movs	r3, #0
 80010c8:	653b      	str	r3, [r7, #80]	; 0x50
	FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
 80010ca:	2300      	movs	r3, #0
 80010cc:	65bb      	str	r3, [r7, #88]	; 0x58
	FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 80010ce:	2300      	movs	r3, #0
 80010d0:	65fb      	str	r3, [r7, #92]	; 0x5c
	FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;	//  存储器写使能
 80010d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d6:	663b      	str	r3, [r7, #96]	; 0x60
	FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
 80010d8:	2300      	movs	r3, #0
 80010da:	667b      	str	r3, [r7, #100]	; 0x64
	FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Enable; // 读写使用不同的时序
 80010dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010e0:	66bb      	str	r3, [r7, #104]	; 0x68
	FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 80010e2:	2300      	movs	r3, #0
 80010e4:	66fb      	str	r3, [r7, #108]	; 0x6c
	FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &readWriteTiming; //读写时序
 80010e6:	f107 0320 	add.w	r3, r7, #32
 80010ea:	673b      	str	r3, [r7, #112]	; 0x70
	FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &writeTiming;  //写时序
 80010ec:	1d3b      	adds	r3, r7, #4
 80010ee:	677b      	str	r3, [r7, #116]	; 0x74

	FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure);  //初始化FSMC配置
 80010f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80010f4:	4618      	mov	r0, r3
 80010f6:	f001 ff2f 	bl	8002f58 <FSMC_NORSRAMInit>
	FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM4, ENABLE);  // 使能BANK1
 80010fa:	2006      	movs	r0, #6
 80010fc:	2101      	movs	r1, #1
 80010fe:	f002 f831 	bl	8003164 <FSMC_NORSRAMCmd>
}
 8001102:	3778      	adds	r7, #120	; 0x78
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <LcdBackLedOn>:

static void LcdBackLedOn( void )
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOB, GPIO_Pin_15);
 800110c:	4802      	ldr	r0, [pc, #8]	; (8001118 <LcdBackLedOn+0x10>)
 800110e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001112:	f002 fdcb 	bl	8003cac <GPIO_SetBits>
}
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40020400 	.word	0x40020400

0800111c <LcdBackLedOff>:

static void LcdBackLedOff( void )
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
	GPIO_ResetBits(GPIOB, GPIO_Pin_15);
 8001120:	4802      	ldr	r0, [pc, #8]	; (800112c <LcdBackLedOff+0x10>)
 8001122:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001126:	f002 fdcf 	bl	8003cc8 <GPIO_ResetBits>
}
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40020400 	.word	0x40020400

08001130 <LcdMatch>:

static s8 LcdMatch( void )
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
	u32 id;
	u8 i;

	for( i=0; i<LCDMODULELEN ; i++)
 8001136:	2300      	movs	r3, #0
 8001138:	71fb      	strb	r3, [r7, #7]
 800113a:	e018      	b.n	800116e <LcdMatch+0x3e>
	{
		id = LcdModule[i]->checkid( );
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	4a10      	ldr	r2, [pc, #64]	; (8001180 <LcdMatch+0x50>)
 8001140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4798      	blx	r3
 8001148:	6038      	str	r0, [r7, #0]
		if( 0 != id )
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00b      	beq.n	8001168 <LcdMatch+0x38>
		{
			lcd_drv = LcdModule[i];
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	4a0b      	ldr	r2, [pc, #44]	; (8001180 <LcdMatch+0x50>)
 8001154:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001158:	4a0a      	ldr	r2, [pc, #40]	; (8001184 <LcdMatch+0x54>)
 800115a:	6013      	str	r3, [r2, #0]
			printf("Find Lcd ID: %x \r\n", id);
 800115c:	480a      	ldr	r0, [pc, #40]	; (8001188 <LcdMatch+0x58>)
 800115e:	6839      	ldr	r1, [r7, #0]
 8001160:	f006 ffae 	bl	80080c0 <printf>
			return 0;
 8001164:	2300      	movs	r3, #0
 8001166:	e006      	b.n	8001176 <LcdMatch+0x46>
static s8 LcdMatch( void )
{
	u32 id;
	u8 i;

	for( i=0; i<LCDMODULELEN ; i++)
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	3301      	adds	r3, #1
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0e3      	beq.n	800113c <LcdMatch+0xc>
			printf("Find Lcd ID: %x \r\n", id);
			return 0;
		}
	}

	return -1;
 8001174:	23ff      	movs	r3, #255	; 0xff
 8001176:	b25b      	sxtb	r3, r3
}
 8001178:	4618      	mov	r0, r3
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000050 	.word	0x20000050
 8001184:	20000d20 	.word	0x20000d20
 8001188:	0800c610 	.word	0x0800c610

0800118c <LcdInit>:

void LcdInit( void )
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
	LcdGPIOCfg( );
 8001190:	f7ff fea2 	bl	8000ed8 <LcdGPIOCfg>
	LcdFSMCCfg( );
 8001194:	f7ff ff68 	bl	8001068 <LcdFSMCCfg>

	if( 0 == LcdMatch( ) )
 8001198:	f7ff ffca 	bl	8001130 <LcdMatch>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10b      	bne.n	80011ba <LcdInit+0x2e>
	{
		lcd_drv->init( );
 80011a2:	4b06      	ldr	r3, [pc, #24]	; (80011bc <LcdInit+0x30>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	4798      	blx	r3
		LcdBackLedOn( );
 80011aa:	f7ff ffad 	bl	8001108 <LcdBackLedOn>
		lcd_drv->clear(WHITE);
 80011ae:	4b03      	ldr	r3, [pc, #12]	; (80011bc <LcdInit+0x30>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80011b8:	4798      	blx	r3
	}
}
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000d20 	.word	0x20000d20

080011c0 <LcdDrawPixel>:

void LcdDrawPixel ( u16 x, u16 y, u16 color )
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	80fb      	strh	r3, [r7, #6]
 80011ca:	460b      	mov	r3, r1
 80011cc:	80bb      	strh	r3, [r7, #4]
 80011ce:	4613      	mov	r3, r2
 80011d0:	807b      	strh	r3, [r7, #2]
	if( lcd_drv )
 80011d2:	4b07      	ldr	r3, [pc, #28]	; (80011f0 <LcdDrawPixel+0x30>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d006      	beq.n	80011e8 <LcdDrawPixel+0x28>
		lcd_drv->drawpixel( x, y, color );
 80011da:	4b05      	ldr	r3, [pc, #20]	; (80011f0 <LcdDrawPixel+0x30>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	88f8      	ldrh	r0, [r7, #6]
 80011e2:	88b9      	ldrh	r1, [r7, #4]
 80011e4:	887a      	ldrh	r2, [r7, #2]
 80011e6:	4798      	blx	r3
}
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000d20 	.word	0x20000d20

080011f4 <LcdFillRect>:

void LcdFillRect ( u16 x0, u16 y0, u16 x1, u16 y1, u16 color )
{
 80011f4:	b5b0      	push	{r4, r5, r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af02      	add	r7, sp, #8
 80011fa:	4604      	mov	r4, r0
 80011fc:	4608      	mov	r0, r1
 80011fe:	4611      	mov	r1, r2
 8001200:	461a      	mov	r2, r3
 8001202:	4623      	mov	r3, r4
 8001204:	80fb      	strh	r3, [r7, #6]
 8001206:	4603      	mov	r3, r0
 8001208:	80bb      	strh	r3, [r7, #4]
 800120a:	460b      	mov	r3, r1
 800120c:	807b      	strh	r3, [r7, #2]
 800120e:	4613      	mov	r3, r2
 8001210:	803b      	strh	r3, [r7, #0]
	if( lcd_drv )
 8001212:	4b09      	ldr	r3, [pc, #36]	; (8001238 <LcdFillRect+0x44>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d00a      	beq.n	8001230 <LcdFillRect+0x3c>
		lcd_drv->fillrect( x0, y0, x1, y1, color );
 800121a:	4b07      	ldr	r3, [pc, #28]	; (8001238 <LcdFillRect+0x44>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	68dc      	ldr	r4, [r3, #12]
 8001220:	88f8      	ldrh	r0, [r7, #6]
 8001222:	88b9      	ldrh	r1, [r7, #4]
 8001224:	887a      	ldrh	r2, [r7, #2]
 8001226:	883d      	ldrh	r5, [r7, #0]
 8001228:	8b3b      	ldrh	r3, [r7, #24]
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	462b      	mov	r3, r5
 800122e:	47a0      	blx	r4
}
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bdb0      	pop	{r4, r5, r7, pc}
 8001236:	bf00      	nop
 8001238:	20000d20 	.word	0x20000d20

0800123c <LcdDrawBitmap>:

void LcdDrawBitmap ( u16 x0, u16 y0, u16 width, u16 height, u16* bmp )
{
 800123c:	b5b0      	push	{r4, r5, r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af02      	add	r7, sp, #8
 8001242:	4604      	mov	r4, r0
 8001244:	4608      	mov	r0, r1
 8001246:	4611      	mov	r1, r2
 8001248:	461a      	mov	r2, r3
 800124a:	4623      	mov	r3, r4
 800124c:	80fb      	strh	r3, [r7, #6]
 800124e:	4603      	mov	r3, r0
 8001250:	80bb      	strh	r3, [r7, #4]
 8001252:	460b      	mov	r3, r1
 8001254:	807b      	strh	r3, [r7, #2]
 8001256:	4613      	mov	r3, r2
 8001258:	803b      	strh	r3, [r7, #0]
	if( lcd_drv )
 800125a:	4b09      	ldr	r3, [pc, #36]	; (8001280 <LcdDrawBitmap+0x44>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00a      	beq.n	8001278 <LcdDrawBitmap+0x3c>
		lcd_drv->drawbitmap( x0, y0, width, height, bmp );
 8001262:	4b07      	ldr	r3, [pc, #28]	; (8001280 <LcdDrawBitmap+0x44>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	691c      	ldr	r4, [r3, #16]
 8001268:	88f8      	ldrh	r0, [r7, #6]
 800126a:	88b9      	ldrh	r1, [r7, #4]
 800126c:	887a      	ldrh	r2, [r7, #2]
 800126e:	883d      	ldrh	r5, [r7, #0]
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	462b      	mov	r3, r5
 8001276:	47a0      	blx	r4
}
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bdb0      	pop	{r4, r5, r7, pc}
 800127e:	bf00      	nop
 8001280:	20000d20 	.word	0x20000d20

08001284 <LcdClear>:

void LcdClear ( u16 color )
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	80fb      	strh	r3, [r7, #6]
	if( lcd_drv )
 800128e:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <LcdClear+0x24>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d005      	beq.n	80012a2 <LcdClear+0x1e>
		lcd_drv->clear( color );
 8001296:	4b04      	ldr	r3, [pc, #16]	; (80012a8 <LcdClear+0x24>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	88fa      	ldrh	r2, [r7, #6]
 800129e:	4610      	mov	r0, r2
 80012a0:	4798      	blx	r3
}
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000d20 	.word	0x20000d20

080012ac <LcdIoctl>:

s8 LcdIoctl ( u32 cmd, u32 param )
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
	if( lcd_drv )
 80012b6:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <LcdIoctl+0x28>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d005      	beq.n	80012ca <LcdIoctl+0x1e>
		lcd_drv->ioctl( cmd, param );
 80012be:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <LcdIoctl+0x28>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	6839      	ldr	r1, [r7, #0]
 80012c8:	4798      	blx	r3
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000d20 	.word	0x20000d20

080012d8 <LcdGetPixel>:

u16 LcdGetPixel (u16 x, u16 y )
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	460a      	mov	r2, r1
 80012e2:	80fb      	strh	r3, [r7, #6]
 80012e4:	4613      	mov	r3, r2
 80012e6:	80bb      	strh	r3, [r7, #4]
	if( lcd_drv )
 80012e8:	4b07      	ldr	r3, [pc, #28]	; (8001308 <LcdGetPixel+0x30>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d007      	beq.n	8001300 <LcdGetPixel+0x28>
		lcd_drv->getpixel( x, y);
 80012f0:	4b05      	ldr	r3, [pc, #20]	; (8001308 <LcdGetPixel+0x30>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	88f9      	ldrh	r1, [r7, #6]
 80012f8:	88ba      	ldrh	r2, [r7, #4]
 80012fa:	4608      	mov	r0, r1
 80012fc:	4611      	mov	r1, r2
 80012fe:	4798      	blx	r3
}
 8001300:	4618      	mov	r0, r3
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000d20 	.word	0x20000d20

0800130c <LedInit>:
*/



void LedInit( LED* led )
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);  //Only support the GPIOF as OutPut
 8001314:	2020      	movs	r0, #32
 8001316:	2101      	movs	r1, #1
 8001318:	f003 f926 	bl	8004568 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = (*led).pin;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	881b      	ldrh	r3, [r3, #0]
 8001320:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001322:	2301      	movs	r3, #1
 8001324:	733b      	strb	r3, [r7, #12]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001326:	2300      	movs	r3, #0
 8001328:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800132a:	2303      	movs	r3, #3
 800132c:	737b      	strb	r3, [r7, #13]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800132e:	2301      	movs	r3, #1
 8001330:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOF, &GPIO_InitStructure);
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	4806      	ldr	r0, [pc, #24]	; (8001350 <LedInit+0x44>)
 8001338:	4619      	mov	r1, r3
 800133a:	f002 fb9d 	bl	8003a78 <GPIO_Init>
	
	GPIO_SetBits(GPIOF, (*led).pin );
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	881b      	ldrh	r3, [r3, #0]
 8001342:	4803      	ldr	r0, [pc, #12]	; (8001350 <LedInit+0x44>)
 8001344:	4619      	mov	r1, r3
 8001346:	f002 fcb1 	bl	8003cac <GPIO_SetBits>
}
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40021400 	.word	0x40021400

08001354 <SetValue>:

void SetValue( LED* led, u8 value )
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	460b      	mov	r3, r1
 800135e:	70fb      	strb	r3, [r7, #3]
	if(value == LedStatus_ON)
 8001360:	78fb      	ldrb	r3, [r7, #3]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d106      	bne.n	8001374 <SetValue+0x20>
		GPIO_ResetBits( GPIOF, (*led).pin );
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	4808      	ldr	r0, [pc, #32]	; (800138c <SetValue+0x38>)
 800136c:	4619      	mov	r1, r3
 800136e:	f002 fcab 	bl	8003cc8 <GPIO_ResetBits>
 8001372:	e008      	b.n	8001386 <SetValue+0x32>
	else if( value == LedStatus_OFF )
 8001374:	78fb      	ldrb	r3, [r7, #3]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d105      	bne.n	8001386 <SetValue+0x32>
		GPIO_SetBits( GPIOF, (*led).pin );
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	4803      	ldr	r0, [pc, #12]	; (800138c <SetValue+0x38>)
 8001380:	4619      	mov	r1, r3
 8001382:	f002 fc93 	bl	8003cac <GPIO_SetBits>
}
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40021400 	.word	0x40021400

08001390 <GetLedStatus>:

u8 GetLedStatus( LED* led )
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	return GPIO_ReadOutputDataBit( GPIOF, (*led).pin );
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	4804      	ldr	r0, [pc, #16]	; (80013b0 <GetLedStatus+0x20>)
 800139e:	4619      	mov	r1, r3
 80013a0:	f002 fc5c 	bl	8003c5c <GPIO_ReadOutputDataBit>
 80013a4:	4603      	mov	r3, r0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40021400 	.word	0x40021400

080013b4 <LedOn>:

void LedOn( LED* led )
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	(*led).SetValue( led, LedStatus_ON );
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	691b      	ldr	r3, [r3, #16]
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	2100      	movs	r1, #0
 80013c4:	4798      	blx	r3
}
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <LedOff>:

void LedOff( LED* led )
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	(*led).SetValue( led, LedStatus_OFF );
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	691b      	ldr	r3, [r3, #16]
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	2101      	movs	r1, #1
 80013dc:	4798      	blx	r3
}
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <LedBlink>:

void LedBlink( LED* led, u16 time )
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]
	(*led).LedON( led );
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	4798      	blx	r3
	delay_ms( time );
 80013f8:	887b      	ldrh	r3, [r7, #2]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff fada 	bl	80009b4 <delay_ms>
	(*led).LedOFF( led );
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	4798      	blx	r3
	delay_ms( time );
 8001408:	887b      	ldrh	r3, [r7, #2]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fad2 	bl	80009b4 <delay_ms>
}
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop

08001418 <LedRollBack>:

void LedRollBack( LED* led )
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	((*led).GetLedStatus(led) == LedStatus_ON) ? (*led).LedOFF(led) : (*led).LedON(led);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	695b      	ldr	r3, [r3, #20]
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	4798      	blx	r3
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d104      	bne.n	8001438 <LedRollBack+0x20>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	4798      	blx	r3
 8001436:	e003      	b.n	8001440 <LedRollBack+0x28>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	4798      	blx	r3
}
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop

08001448 <PwmPinInit>:

static u16 Period=65535;


static void PwmPinInit( void )
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE); 
 800144e:	2020      	movs	r0, #32
 8001450:	2101      	movs	r1, #1
 8001452:	f003 f889 	bl	8004568 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; //GPIOF9
 8001456:	f44f 7300 	mov.w	r3, #512	; 0x200
 800145a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF; //复用功能
 800145c:	2302      	movs	r3, #2
 800145e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz; //速度 50MHz
 8001460:	2303      	movs	r3, #3
 8001462:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //推挽复用输出
 8001464:	2300      	movs	r3, #0
 8001466:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //上拉
 8001468:	2301      	movs	r3, #1
 800146a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF,&GPIO_InitStructure); 
 800146c:	463b      	mov	r3, r7
 800146e:	4806      	ldr	r0, [pc, #24]	; (8001488 <PwmPinInit+0x40>)
 8001470:	4619      	mov	r1, r3
 8001472:	f002 fb01 	bl	8003a78 <GPIO_Init>

	GPIO_PinAFConfig(GPIOF,GPIO_PinSource9,GPIO_AF_TIM14); 
 8001476:	4804      	ldr	r0, [pc, #16]	; (8001488 <PwmPinInit+0x40>)
 8001478:	2109      	movs	r1, #9
 800147a:	2209      	movs	r2, #9
 800147c:	f002 fc6a 	bl	8003d54 <GPIO_PinAFConfig>

}
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40021400 	.word	0x40021400

0800148c <PwmTimeInit1Us>:

static void PwmTimeInit1Us( u16 per )
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14,ENABLE);
 8001496:	f44f 7080 	mov.w	r0, #256	; 0x100
 800149a:	2101      	movs	r1, #1
 800149c:	f003 f8be 	bl	800461c <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseStructure.TIM_Prescaler = PWMHZ-1 ; //定时器分频 84MHz
 80014a0:	2353      	movs	r3, #83	; 0x53
 80014a2:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; //向上计数模式
 80014a4:	2300      	movs	r3, #0
 80014a6:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Period = per-1; //自动重装载值 500
 80014a8:	88fb      	ldrh	r3, [r7, #6]
 80014aa:	3b01      	subs	r3, #1
 80014ac:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 80014ae:	2300      	movs	r3, #0
 80014b0:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM14,&TIM_TimeBaseStructure);
 80014b2:	f107 030c 	add.w	r3, r7, #12
 80014b6:	4803      	ldr	r0, [pc, #12]	; (80014c4 <PwmTimeInit1Us+0x38>)
 80014b8:	4619      	mov	r1, r3
 80014ba:	f003 fc53 	bl	8004d64 <TIM_TimeBaseInit>
}
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40002000 	.word	0x40002000

080014c8 <PwmInit>:

void PwmInit( void )
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
	TIM_OCInitTypeDef TIM_OCInitStructure;

	PwmPinInit( );
 80014ce:	f7ff ffbb 	bl	8001448 <PwmPinInit>
	PwmTimeInit1Us( PWMPERIOD );
 80014d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014d6:	f7ff ffd9 	bl	800148c <PwmTimeInit1Us>

	//初始化 TIM14 Channel1 PWM 模式
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1; //PWM 调制模式 1
 80014da:	2360      	movs	r3, #96	; 0x60
 80014dc:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; //比较输出使能
 80014de:	2301      	movs	r3, #1
 80014e0:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low; //输出极性低
 80014e2:	2302      	movs	r3, #2
 80014e4:	823b      	strh	r3, [r7, #16]
	TIM_OC1Init(TIM14, &TIM_OCInitStructure); //初始化外设 TIM1 4OC1
 80014e6:	1d3b      	adds	r3, r7, #4
 80014e8:	4807      	ldr	r0, [pc, #28]	; (8001508 <PwmInit+0x40>)
 80014ea:	4619      	mov	r1, r3
 80014ec:	f003 fddc 	bl	80050a8 <TIM_OC1Init>

	TIM_OC1PreloadConfig(TIM14, TIM_OCPreload_Enable); //使能预装载寄存器
 80014f0:	4805      	ldr	r0, [pc, #20]	; (8001508 <PwmInit+0x40>)
 80014f2:	2108      	movs	r1, #8
 80014f4:	f004 f8ec 	bl	80056d0 <TIM_OC1PreloadConfig>
	TIM_ARRPreloadConfig(TIM14,ENABLE);//ARPE 使能
 80014f8:	4803      	ldr	r0, [pc, #12]	; (8001508 <PwmInit+0x40>)
 80014fa:	2101      	movs	r1, #1
 80014fc:	f003 fd5c 	bl	8004fb8 <TIM_ARRPreloadConfig>
}
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40002000 	.word	0x40002000

0800150c <PwmSetPeriodUs>:

void PwmSetPeriodUs( u16 time )
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	80fb      	strh	r3, [r7, #6]
	if( time < 65535 )
 8001516:	88fb      	ldrh	r3, [r7, #6]
 8001518:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800151c:	4293      	cmp	r3, r2
 800151e:	d006      	beq.n	800152e <PwmSetPeriodUs+0x22>
	{
		PwmTimeInit1Us( time );	
 8001520:	88fb      	ldrh	r3, [r7, #6]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff ffb2 	bl	800148c <PwmTimeInit1Us>
		Period = time;
 8001528:	4a02      	ldr	r2, [pc, #8]	; (8001534 <PwmSetPeriodUs+0x28>)
 800152a:	88fb      	ldrh	r3, [r7, #6]
 800152c:	8013      	strh	r3, [r2, #0]
	}
}
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000054 	.word	0x20000054

08001538 <PwmSetDutyCycle>:

void PwmSetDutyCycle( u16 num )
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	80fb      	strh	r3, [r7, #6]
	if( num < Period )
 8001542:	4b06      	ldr	r3, [pc, #24]	; (800155c <PwmSetDutyCycle+0x24>)
 8001544:	881b      	ldrh	r3, [r3, #0]
 8001546:	88fa      	ldrh	r2, [r7, #6]
 8001548:	429a      	cmp	r2, r3
 800154a:	d204      	bcs.n	8001556 <PwmSetDutyCycle+0x1e>
	{
		TIM_SetCompare1( TIM14, num );
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	4804      	ldr	r0, [pc, #16]	; (8001560 <PwmSetDutyCycle+0x28>)
 8001550:	4619      	mov	r1, r3
 8001552:	f004 f811 	bl	8005578 <TIM_SetCompare1>
	}
}
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000054 	.word	0x20000054
 8001560:	40002000 	.word	0x40002000

08001564 <PwmStart>:

void PwmStart( void )
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM14, ENABLE); 
 8001568:	4802      	ldr	r0, [pc, #8]	; (8001574 <PwmStart+0x10>)
 800156a:	2101      	movs	r1, #1
 800156c:	f003 fd7c 	bl	8005068 <TIM_Cmd>
}
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40002000 	.word	0x40002000

08001578 <PwmStop>:

void PwmStop( void )
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM14, DISABLE); 
 800157c:	4802      	ldr	r0, [pc, #8]	; (8001588 <PwmStop+0x10>)
 800157e:	2100      	movs	r1, #0
 8001580:	f003 fd72 	bl	8005068 <TIM_Cmd>
}
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40002000 	.word	0x40002000

0800158c <_write>:
#include "led.h"
//#include <stdio.h>
//#include <stdlib.h>

int _write (int fd, char *pBuffer, int size)  
{  
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < size; i++)  
 8001598:	2300      	movs	r3, #0
 800159a:	617b      	str	r3, [r7, #20]
 800159c:	e013      	b.n	80015c6 <_write+0x3a>
	{  
		while (!(USART1->SR & USART_SR_TXE))  
 800159e:	bf00      	nop
 80015a0:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <_write+0x4c>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d0f8      	beq.n	80015a0 <_write+0x14>
		{  
		}  
		USART_SendData(USART1, pBuffer[i]);
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	68ba      	ldr	r2, [r7, #8]
 80015b2:	4413      	add	r3, r2
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	4807      	ldr	r0, [pc, #28]	; (80015d8 <_write+0x4c>)
 80015ba:	4619      	mov	r1, r3
 80015bc:	f005 fb0c 	bl	8006bd8 <USART_SendData>
//#include <stdio.h>
//#include <stdlib.h>

int _write (int fd, char *pBuffer, int size)  
{  
	for (int i = 0; i < size; i++)  
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	3301      	adds	r3, #1
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	dbe7      	blt.n	800159e <_write+0x12>
			USART_SendData(USART1, '\n');
			while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
		}*/
	}
	
	return size;  
 80015ce:	687b      	ldr	r3, [r7, #4]
}  
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40011000 	.word	0x40011000

080015dc <_read>:
int _read (int fd, char *pBuffer, int size)  
{  
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b087      	sub	sp, #28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < size; i++)  
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
 80015ec:	e013      	b.n	8001616 <_read+0x3a>
	{  
		while ((USART1->SR & USART_SR_RXNE) == 0)  
 80015ee:	bf00      	nop
 80015f0:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <_read+0x4c>)
 80015f2:	881b      	ldrh	r3, [r3, #0]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	f003 0320 	and.w	r3, r3, #32
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d0f8      	beq.n	80015f0 <_read+0x14>
		{  
		}  
  
		pBuffer[i] = USART_ReceiveData(USART1);  
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	68ba      	ldr	r2, [r7, #8]
 8001602:	18d4      	adds	r4, r2, r3
 8001604:	4808      	ldr	r0, [pc, #32]	; (8001628 <_read+0x4c>)
 8001606:	f005 faf9 	bl	8006bfc <USART_ReceiveData>
 800160a:	4603      	mov	r3, r0
 800160c:	b2db      	uxtb	r3, r3
 800160e:	7023      	strb	r3, [r4, #0]
	
	return size;  
}  
int _read (int fd, char *pBuffer, int size)  
{  
	for (int i = 0; i < size; i++)  
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	3301      	adds	r3, #1
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	429a      	cmp	r2, r3
 800161c:	dbe7      	blt.n	80015ee <_read+0x12>
		{  
		}  
  
		pBuffer[i] = USART_ReceiveData(USART1);  
	}  
	return size;  
 800161e:	687b      	ldr	r3, [r7, #4]
} 
 8001620:	4618      	mov	r0, r3
 8001622:	371c      	adds	r7, #28
 8001624:	46bd      	mov	sp, r7
 8001626:	bd90      	pop	{r4, r7, pc}
 8001628:	40011000 	.word	0x40011000

0800162c <uart_init>:

u8 USART_RX_BUF[USART_REC_LEN];     //ջ,USART_REC_LENֽ.
u16 USART_RX_STA=0;       //״̬	


void uart_init(u32 bound){
 800162c:	b580      	push	{r7, lr}
 800162e:	b08a      	sub	sp, #40	; 0x28
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
	//GPIO˿
    GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE); //ʹGPIOAʱ
 8001634:	2001      	movs	r0, #1
 8001636:	2101      	movs	r1, #1
 8001638:	f002 ff96 	bl	8004568 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);//ʹUSART1ʱ
 800163c:	2010      	movs	r0, #16
 800163e:	2101      	movs	r1, #1
 8001640:	f003 f80a 	bl	8004658 <RCC_APB2PeriphClockCmd>
 
	//1ӦŸӳ
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1); //GPIOA9ΪUSART1
 8001644:	4825      	ldr	r0, [pc, #148]	; (80016dc <uart_init+0xb0>)
 8001646:	2109      	movs	r1, #9
 8001648:	2207      	movs	r2, #7
 800164a:	f002 fb83 	bl	8003d54 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1); //GPIOA10ΪUSART1
 800164e:	4823      	ldr	r0, [pc, #140]	; (80016dc <uart_init+0xb0>)
 8001650:	210a      	movs	r1, #10
 8001652:	2207      	movs	r2, #7
 8001654:	f002 fb7e 	bl	8003d54 <GPIO_PinAFConfig>
	
	//USART1˿
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10; //GPIOA9GPIOA10
 8001658:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800165c:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//ù
 800165e:	2302      	movs	r3, #2
 8001660:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//ٶ50MHz
 8001664:	2302      	movs	r3, #2
 8001666:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //츴
 800166a:	2300      	movs	r3, #0
 800166c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //
 8001670:	2301      	movs	r3, #1
 8001672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA,&GPIO_InitStructure); //ʼPA9PA10
 8001676:	f107 0320 	add.w	r3, r7, #32
 800167a:	4818      	ldr	r0, [pc, #96]	; (80016dc <uart_init+0xb0>)
 800167c:	4619      	mov	r1, r3
 800167e:	f002 f9fb 	bl	8003a78 <GPIO_Init>

	//USART1 ʼ
	USART_InitStructure.USART_BaudRate = bound;//
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;//ֳΪ8λݸʽ
 8001686:	2300      	movs	r3, #0
 8001688:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;//һֹͣλ
 800168a:	2300      	movs	r3, #0
 800168c:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;//żУλ
 800168e:	2300      	movs	r3, #0
 8001690:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;//Ӳ
 8001692:	2300      	movs	r3, #0
 8001694:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//շģʽ
 8001696:	230c      	movs	r3, #12
 8001698:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStructure); //ʼ1
 800169a:	f107 0310 	add.w	r3, r7, #16
 800169e:	4810      	ldr	r0, [pc, #64]	; (80016e0 <uart_init+0xb4>)
 80016a0:	4619      	mov	r1, r3
 80016a2:	f005 f903 	bl	80068ac <USART_Init>
	
	USART_Cmd(USART1, ENABLE);  //ʹܴ1 
 80016a6:	480e      	ldr	r0, [pc, #56]	; (80016e0 <uart_init+0xb4>)
 80016a8:	2101      	movs	r1, #1
 80016aa:	f005 fa17 	bl	8006adc <USART_Cmd>
	
	//USART_ClearFlag(USART1, USART_FLAG_TC);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//ж
 80016ae:	480c      	ldr	r0, [pc, #48]	; (80016e0 <uart_init+0xb4>)
 80016b0:	f240 5125 	movw	r1, #1317	; 0x525
 80016b4:	2201      	movs	r2, #1
 80016b6:	f005 fc35 	bl	8006f24 <USART_ITConfig>

	//Usart1 NVIC 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//1жͨ
 80016ba:	2325      	movs	r3, #37	; 0x25
 80016bc:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3;//ռȼ3
 80016be:	2303      	movs	r3, #3
 80016c0:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =3;		//ȼ3
 80016c2:	2303      	movs	r3, #3
 80016c4:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQͨʹ
 80016c6:	2301      	movs	r3, #1
 80016c8:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);	//ָĲʼVICĴ
 80016ca:	f107 030c 	add.w	r3, r7, #12
 80016ce:	4618      	mov	r0, r3
 80016d0:	f001 fa60 	bl	8002b94 <NVIC_Init>

#endif
	
}
 80016d4:	3728      	adds	r7, #40	; 0x28
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40020000 	.word	0x40020000
 80016e0:	40011000 	.word	0x40011000

080016e4 <USART1_IRQHandler>:


void USART1_IRQHandler(void)                	//1жϷ
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
	u8 Res;

	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) 
 80016ea:	480f      	ldr	r0, [pc, #60]	; (8001728 <USART1_IRQHandler+0x44>)
 80016ec:	f240 5125 	movw	r1, #1317	; 0x525
 80016f0:	f005 fc8c 	bl	800700c <USART_GetITStatus>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d012      	beq.n	8001720 <USART1_IRQHandler+0x3c>
	{
		Res = USART_ReceiveData(USART1);
 80016fa:	480b      	ldr	r0, [pc, #44]	; (8001728 <USART1_IRQHandler+0x44>)
 80016fc:	f005 fa7e 	bl	8006bfc <USART_ReceiveData>
 8001700:	4603      	mov	r3, r0
 8001702:	71fb      	strb	r3, [r7, #7]

		//	LedBlink( LedGreen );
		//LedBlink( Res );
		USART_SendData( USART1, Res );
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	b29b      	uxth	r3, r3
 8001708:	4807      	ldr	r0, [pc, #28]	; (8001728 <USART1_IRQHandler+0x44>)
 800170a:	4619      	mov	r1, r3
 800170c:	f005 fa64 	bl	8006bd8 <USART_SendData>
		while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
 8001710:	bf00      	nop
 8001712:	4805      	ldr	r0, [pc, #20]	; (8001728 <USART1_IRQHandler+0x44>)
 8001714:	2140      	movs	r1, #64	; 0x40
 8001716:	f005 fc4d 	bl	8006fb4 <USART_GetFlagStatus>
 800171a:	4603      	mov	r3, r0
 800171c:	2b01      	cmp	r3, #1
 800171e:	d1f8      	bne.n	8001712 <USART1_IRQHandler+0x2e>
			}
		}   		 
#endif
	} 

} 
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40011000 	.word	0x40011000

0800172c <NT35510_WriteReg>:

static lcd_atr_t  nt35510_atr;
static const u32 NT35510_DIR[]={0X0000, 0X0080, 0X0040, 0X00C0, 0X0020, 0X0060, 0X00A0, 0X00E0};

static void NT35510_WriteReg( u16 LCD_Reg, u16 LCD_RegValue )
{	
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	460a      	mov	r2, r1
 8001736:	80fb      	strh	r3, [r7, #6]
 8001738:	4613      	mov	r3, r2
 800173a:	80bb      	strh	r3, [r7, #4]
	LCDWRCMD(LCD_Reg);
 800173c:	4a05      	ldr	r2, [pc, #20]	; (8001754 <NT35510_WriteReg+0x28>)
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	8013      	strh	r3, [r2, #0]
	LCDWRDATA(LCD_RegValue);
 8001742:	4a05      	ldr	r2, [pc, #20]	; (8001758 <NT35510_WriteReg+0x2c>)
 8001744:	88bb      	ldrh	r3, [r7, #4]
 8001746:	8013      	strh	r3, [r2, #0]
}
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	6c00007e 	.word	0x6c00007e
 8001758:	6c000080 	.word	0x6c000080

0800175c <NT35510_ReadReg>:

static u16 NT35510_ReadReg( u16 LCD_Reg )
{										   
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	80fb      	strh	r3, [r7, #6]
	LCDWRCMD(LCD_Reg);		
 8001766:	4a06      	ldr	r2, [pc, #24]	; (8001780 <NT35510_ReadReg+0x24>)
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	8013      	strh	r3, [r2, #0]
	delay_us(5);		  
 800176c:	2005      	movs	r0, #5
 800176e:	f7ff f8b9 	bl	80008e4 <delay_us>
	return LCDRDDATA();
 8001772:	4b04      	ldr	r3, [pc, #16]	; (8001784 <NT35510_ReadReg+0x28>)
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	b29b      	uxth	r3, r3
}
 8001778:	4618      	mov	r0, r3
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	6c00007e 	.word	0x6c00007e
 8001784:	6c000080 	.word	0x6c000080

08001788 <NT35510_WriteRAM_Prepare>:

static void NT35510_WriteRAM_Prepare( void )
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
	LCDWRCMD(nt35510_atr.cmdwrdata);
 800178c:	4b03      	ldr	r3, [pc, #12]	; (800179c <NT35510_WriteRAM_Prepare+0x14>)
 800178e:	4a04      	ldr	r2, [pc, #16]	; (80017a0 <NT35510_WriteRAM_Prepare+0x18>)
 8001790:	88d2      	ldrh	r2, [r2, #6]
 8001792:	801a      	strh	r2, [r3, #0]
}
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	6c00007e 	.word	0x6c00007e
 80017a0:	20000d24 	.word	0x20000d24

080017a4 <NT35510_SetCursor>:

static void NT35510_SetCursor( u16 x, u16 y )
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	460a      	mov	r2, r1
 80017ae:	80fb      	strh	r3, [r7, #6]
 80017b0:	4613      	mov	r3, r2
 80017b2:	80bb      	strh	r3, [r7, #4]
	NT35510_WriteReg(nt35510_atr.cmdsetx, x >> 8);  
 80017b4:	4b15      	ldr	r3, [pc, #84]	; (800180c <NT35510_SetCursor+0x68>)
 80017b6:	891a      	ldrh	r2, [r3, #8]
 80017b8:	88fb      	ldrh	r3, [r7, #6]
 80017ba:	0a1b      	lsrs	r3, r3, #8
 80017bc:	b29b      	uxth	r3, r3
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	f7ff ffb3 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsetx+1, x & 0XFF);	  
 80017c6:	4b11      	ldr	r3, [pc, #68]	; (800180c <NT35510_SetCursor+0x68>)
 80017c8:	891b      	ldrh	r3, [r3, #8]
 80017ca:	3301      	adds	r3, #1
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	88fb      	ldrh	r3, [r7, #6]
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff ffa8 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety, y >> 8);   
 80017dc:	4b0b      	ldr	r3, [pc, #44]	; (800180c <NT35510_SetCursor+0x68>)
 80017de:	895a      	ldrh	r2, [r3, #10]
 80017e0:	88bb      	ldrh	r3, [r7, #4]
 80017e2:	0a1b      	lsrs	r3, r3, #8
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f7ff ff9f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety+1, y & 0XFF);  
 80017ee:	4b07      	ldr	r3, [pc, #28]	; (800180c <NT35510_SetCursor+0x68>)
 80017f0:	895b      	ldrh	r3, [r3, #10]
 80017f2:	3301      	adds	r3, #1
 80017f4:	b29a      	uxth	r2, r3
 80017f6:	88bb      	ldrh	r3, [r7, #4]
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	4610      	mov	r0, r2
 80017fe:	4619      	mov	r1, r3
 8001800:	f7ff ff94 	bl	800172c <NT35510_WriteReg>
}
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	20000d24 	.word	0x20000d24

08001810 <NT35510_SetWindow>:

static void NT35510_SetWindow(u16 x0,u16 y0,u16 x1,u16 y1)
{   
 8001810:	b590      	push	{r4, r7, lr}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4604      	mov	r4, r0
 8001818:	4608      	mov	r0, r1
 800181a:	4611      	mov	r1, r2
 800181c:	461a      	mov	r2, r3
 800181e:	4623      	mov	r3, r4
 8001820:	80fb      	strh	r3, [r7, #6]
 8001822:	4603      	mov	r3, r0
 8001824:	80bb      	strh	r3, [r7, #4]
 8001826:	460b      	mov	r3, r1
 8001828:	807b      	strh	r3, [r7, #2]
 800182a:	4613      	mov	r3, r2
 800182c:	803b      	strh	r3, [r7, #0]
	NT35510_WriteReg(nt35510_atr.cmdsetx, x0 >> 8);  
 800182e:	4b2b      	ldr	r3, [pc, #172]	; (80018dc <NT35510_SetWindow+0xcc>)
 8001830:	891a      	ldrh	r2, [r3, #8]
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	0a1b      	lsrs	r3, r3, #8
 8001836:	b29b      	uxth	r3, r3
 8001838:	4610      	mov	r0, r2
 800183a:	4619      	mov	r1, r3
 800183c:	f7ff ff76 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsetx+1, x0 & 0XFF);	  
 8001840:	4b26      	ldr	r3, [pc, #152]	; (80018dc <NT35510_SetWindow+0xcc>)
 8001842:	891b      	ldrh	r3, [r3, #8]
 8001844:	3301      	adds	r3, #1
 8001846:	b29a      	uxth	r2, r3
 8001848:	88fb      	ldrh	r3, [r7, #6]
 800184a:	b2db      	uxtb	r3, r3
 800184c:	b29b      	uxth	r3, r3
 800184e:	4610      	mov	r0, r2
 8001850:	4619      	mov	r1, r3
 8001852:	f7ff ff6b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsetx+2, x1 >> 8);   
 8001856:	4b21      	ldr	r3, [pc, #132]	; (80018dc <NT35510_SetWindow+0xcc>)
 8001858:	891b      	ldrh	r3, [r3, #8]
 800185a:	3302      	adds	r3, #2
 800185c:	b29a      	uxth	r2, r3
 800185e:	887b      	ldrh	r3, [r7, #2]
 8001860:	0a1b      	lsrs	r3, r3, #8
 8001862:	b29b      	uxth	r3, r3
 8001864:	4610      	mov	r0, r2
 8001866:	4619      	mov	r1, r3
 8001868:	f7ff ff60 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsetx+3, x1 & 0XFF);   
 800186c:	4b1b      	ldr	r3, [pc, #108]	; (80018dc <NT35510_SetWindow+0xcc>)
 800186e:	891b      	ldrh	r3, [r3, #8]
 8001870:	3303      	adds	r3, #3
 8001872:	b29a      	uxth	r2, r3
 8001874:	887b      	ldrh	r3, [r7, #2]
 8001876:	b2db      	uxtb	r3, r3
 8001878:	b29b      	uxth	r3, r3
 800187a:	4610      	mov	r0, r2
 800187c:	4619      	mov	r1, r3
 800187e:	f7ff ff55 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety, y0 >> 8);   
 8001882:	4b16      	ldr	r3, [pc, #88]	; (80018dc <NT35510_SetWindow+0xcc>)
 8001884:	895a      	ldrh	r2, [r3, #10]
 8001886:	88bb      	ldrh	r3, [r7, #4]
 8001888:	0a1b      	lsrs	r3, r3, #8
 800188a:	b29b      	uxth	r3, r3
 800188c:	4610      	mov	r0, r2
 800188e:	4619      	mov	r1, r3
 8001890:	f7ff ff4c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety+1, y0 & 0XFF);  
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <NT35510_SetWindow+0xcc>)
 8001896:	895b      	ldrh	r3, [r3, #10]
 8001898:	3301      	adds	r3, #1
 800189a:	b29a      	uxth	r2, r3
 800189c:	88bb      	ldrh	r3, [r7, #4]
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	4610      	mov	r0, r2
 80018a4:	4619      	mov	r1, r3
 80018a6:	f7ff ff41 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety+2, y1 >> 8);   
 80018aa:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <NT35510_SetWindow+0xcc>)
 80018ac:	895b      	ldrh	r3, [r3, #10]
 80018ae:	3302      	adds	r3, #2
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	883b      	ldrh	r3, [r7, #0]
 80018b4:	0a1b      	lsrs	r3, r3, #8
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	4610      	mov	r0, r2
 80018ba:	4619      	mov	r1, r3
 80018bc:	f7ff ff36 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety+3, y1 & 0XFF);  
 80018c0:	4b06      	ldr	r3, [pc, #24]	; (80018dc <NT35510_SetWindow+0xcc>)
 80018c2:	895b      	ldrh	r3, [r3, #10]
 80018c4:	3303      	adds	r3, #3
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	883b      	ldrh	r3, [r7, #0]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	4610      	mov	r0, r2
 80018d0:	4619      	mov	r1, r3
 80018d2:	f7ff ff2b 	bl	800172c <NT35510_WriteReg>
}
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd90      	pop	{r4, r7, pc}
 80018dc:	20000d24 	.word	0x20000d24

080018e0 <NT35510_DrawPixel>:

static void NT35510_DrawPixel( u16 x, u16 y, u16 color )
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	80fb      	strh	r3, [r7, #6]
 80018ea:	460b      	mov	r3, r1
 80018ec:	80bb      	strh	r3, [r7, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	807b      	strh	r3, [r7, #2]
	NT35510_SetCursor( x, y );		//设置光标位置
 80018f2:	88fa      	ldrh	r2, [r7, #6]
 80018f4:	88bb      	ldrh	r3, [r7, #4]
 80018f6:	4610      	mov	r0, r2
 80018f8:	4619      	mov	r1, r3
 80018fa:	f7ff ff53 	bl	80017a4 <NT35510_SetCursor>
	NT35510_WriteRAM_Prepare();	//开始写入GRAM
 80018fe:	f7ff ff43 	bl	8001788 <NT35510_WriteRAM_Prepare>
	LCDWRDATA(color);
 8001902:	4a03      	ldr	r2, [pc, #12]	; (8001910 <NT35510_DrawPixel+0x30>)
 8001904:	887b      	ldrh	r3, [r7, #2]
 8001906:	8013      	strh	r3, [r2, #0]
}
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	6c000080 	.word	0x6c000080

08001914 <NT35510_Clear>:

static void NT35510_Clear(u16 color)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	80fb      	strh	r3, [r7, #6]
	u32 i;

	NT35510_SetWindow(0, 0, nt35510_atr.width - 1, nt35510_atr.height - 1);
 800191e:	4b12      	ldr	r3, [pc, #72]	; (8001968 <NT35510_Clear+0x54>)
 8001920:	881b      	ldrh	r3, [r3, #0]
 8001922:	3b01      	subs	r3, #1
 8001924:	b29a      	uxth	r2, r3
 8001926:	4b10      	ldr	r3, [pc, #64]	; (8001968 <NT35510_Clear+0x54>)
 8001928:	885b      	ldrh	r3, [r3, #2]
 800192a:	3b01      	subs	r3, #1
 800192c:	b29b      	uxth	r3, r3
 800192e:	2000      	movs	r0, #0
 8001930:	2100      	movs	r1, #0
 8001932:	f7ff ff6d 	bl	8001810 <NT35510_SetWindow>
	NT35510_WriteRAM_Prepare();
 8001936:	f7ff ff27 	bl	8001788 <NT35510_WriteRAM_Prepare>
	for(i = 0; i < nt35510_atr.width * nt35510_atr.height; i++)
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	e005      	b.n	800194c <NT35510_Clear+0x38>
	{
		LCDWRDATA(color);
 8001940:	4a0a      	ldr	r2, [pc, #40]	; (800196c <NT35510_Clear+0x58>)
 8001942:	88fb      	ldrh	r3, [r7, #6]
 8001944:	8013      	strh	r3, [r2, #0]
{
	u32 i;

	NT35510_SetWindow(0, 0, nt35510_atr.width - 1, nt35510_atr.height - 1);
	NT35510_WriteRAM_Prepare();
	for(i = 0; i < nt35510_atr.width * nt35510_atr.height; i++)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	3301      	adds	r3, #1
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	4b06      	ldr	r3, [pc, #24]	; (8001968 <NT35510_Clear+0x54>)
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	461a      	mov	r2, r3
 8001952:	4b05      	ldr	r3, [pc, #20]	; (8001968 <NT35510_Clear+0x54>)
 8001954:	885b      	ldrh	r3, [r3, #2]
 8001956:	fb03 f302 	mul.w	r3, r3, r2
 800195a:	461a      	mov	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	429a      	cmp	r2, r3
 8001960:	d8ee      	bhi.n	8001940 <NT35510_Clear+0x2c>
	{
		LCDWRDATA(color);
	}
}
 8001962:	3710      	adds	r7, #16
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20000d24 	.word	0x20000d24
 800196c:	6c000080 	.word	0x6c000080

08001970 <NT35510_CheckID>:

static uint32_t NT35510_CheckID(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
	u8 id1, id2, id3;

	id1 = NT35510_ReadReg(0XDA00);	//should be 0x00
 8001976:	f44f 405a 	mov.w	r0, #55808	; 0xda00
 800197a:	f7ff feef 	bl	800175c <NT35510_ReadReg>
 800197e:	4603      	mov	r3, r0
 8001980:	71fb      	strb	r3, [r7, #7]
	id2 = NT35510_ReadReg(0XDB00);	//should be 0x80
 8001982:	f44f 405b 	mov.w	r0, #56064	; 0xdb00
 8001986:	f7ff fee9 	bl	800175c <NT35510_ReadReg>
 800198a:	4603      	mov	r3, r0
 800198c:	71bb      	strb	r3, [r7, #6]
	id3 = NT35510_ReadReg(0XDC00);	//should be 0x00
 800198e:	f44f 405c 	mov.w	r0, #56320	; 0xdc00
 8001992:	f7ff fee3 	bl	800175c <NT35510_ReadReg>
 8001996:	4603      	mov	r3, r0
 8001998:	717b      	strb	r3, [r7, #5]
	printf(" Read ID:%x, %x, %x\r\n", id1, id2, id3);
 800199a:	79f9      	ldrb	r1, [r7, #7]
 800199c:	79ba      	ldrb	r2, [r7, #6]
 800199e:	797b      	ldrb	r3, [r7, #5]
 80019a0:	4809      	ldr	r0, [pc, #36]	; (80019c8 <NT35510_CheckID+0x58>)
 80019a2:	f006 fb8d 	bl	80080c0 <printf>

	if((id1 == 0x00) && (id2 == 0x80) && (id3 == 0x00))
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d107      	bne.n	80019bc <NT35510_CheckID+0x4c>
 80019ac:	79bb      	ldrb	r3, [r7, #6]
 80019ae:	2b80      	cmp	r3, #128	; 0x80
 80019b0:	d104      	bne.n	80019bc <NT35510_CheckID+0x4c>
 80019b2:	797b      	ldrb	r3, [r7, #5]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <NT35510_CheckID+0x4c>
		return 0x35510;
 80019b8:	4b04      	ldr	r3, [pc, #16]	; (80019cc <NT35510_CheckID+0x5c>)
 80019ba:	e000      	b.n	80019be <NT35510_CheckID+0x4e>
	else
		return 0;
 80019bc:	2300      	movs	r3, #0

}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	0800c644 	.word	0x0800c644
 80019cc:	00035510 	.word	0x00035510

080019d0 <NT35510_AtrInit>:

static void NT35510_AtrInit( void )
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
	nt35510_atr.width = 480;
 80019d4:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <NT35510_AtrInit+0x34>)
 80019d6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80019da:	801a      	strh	r2, [r3, #0]
	nt35510_atr.height = 800;
 80019dc:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <NT35510_AtrInit+0x34>)
 80019de:	f44f 7248 	mov.w	r2, #800	; 0x320
 80019e2:	805a      	strh	r2, [r3, #2]
	nt35510_atr.cmdwrdata = 0X2C00;
 80019e4:	4b07      	ldr	r3, [pc, #28]	; (8001a04 <NT35510_AtrInit+0x34>)
 80019e6:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80019ea:	80da      	strh	r2, [r3, #6]
	nt35510_atr.cmdsetx = 0X2A00;
 80019ec:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <NT35510_AtrInit+0x34>)
 80019ee:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 80019f2:	811a      	strh	r2, [r3, #8]
	nt35510_atr.cmdsety = 0X2B00;
 80019f4:	4b03      	ldr	r3, [pc, #12]	; (8001a04 <NT35510_AtrInit+0x34>)
 80019f6:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 80019fa:	815a      	strh	r2, [r3, #10]
}
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	20000d24 	.word	0x20000d24

08001a08 <NT35510_Init>:

static void NT35510_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
	delay_ms(50);
 8001a0c:	2032      	movs	r0, #50	; 0x32
 8001a0e:	f7fe ffd1 	bl	80009b4 <delay_ms>
	NT35510_WriteReg(0x0000,0x0001);
 8001a12:	2000      	movs	r0, #0
 8001a14:	2101      	movs	r1, #1
 8001a16:	f7ff fe89 	bl	800172c <NT35510_WriteReg>
	delay_ms(50);
 8001a1a:	2032      	movs	r0, #50	; 0x32
 8001a1c:	f7fe ffca 	bl	80009b4 <delay_ms>

	NT35510_WriteReg(0xF000,0x55);
 8001a20:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8001a24:	2155      	movs	r1, #85	; 0x55
 8001a26:	f7ff fe81 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xF001,0xAA);
 8001a2a:	f24f 0001 	movw	r0, #61441	; 0xf001
 8001a2e:	21aa      	movs	r1, #170	; 0xaa
 8001a30:	f7ff fe7c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xF002,0x52);
 8001a34:	f24f 0002 	movw	r0, #61442	; 0xf002
 8001a38:	2152      	movs	r1, #82	; 0x52
 8001a3a:	f7ff fe77 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xF003,0x08);
 8001a3e:	f24f 0003 	movw	r0, #61443	; 0xf003
 8001a42:	2108      	movs	r1, #8
 8001a44:	f7ff fe72 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xF004,0x01);
 8001a48:	f24f 0004 	movw	r0, #61444	; 0xf004
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	f7ff fe6d 	bl	800172c <NT35510_WriteReg>

	//AVDD Set AVDD 5.2V
	NT35510_WriteReg(0xB000,0x0D);
 8001a52:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8001a56:	210d      	movs	r1, #13
 8001a58:	f7ff fe68 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB001,0x0D);
 8001a5c:	f24b 0001 	movw	r0, #45057	; 0xb001
 8001a60:	210d      	movs	r1, #13
 8001a62:	f7ff fe63 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB002,0x0D);
 8001a66:	f24b 0002 	movw	r0, #45058	; 0xb002
 8001a6a:	210d      	movs	r1, #13
 8001a6c:	f7ff fe5e 	bl	800172c <NT35510_WriteReg>

	//AVDD ratio
	NT35510_WriteReg(0xB600,0x34);
 8001a70:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8001a74:	2134      	movs	r1, #52	; 0x34
 8001a76:	f7ff fe59 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB601,0x34);
 8001a7a:	f24b 6001 	movw	r0, #46593	; 0xb601
 8001a7e:	2134      	movs	r1, #52	; 0x34
 8001a80:	f7ff fe54 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB602,0x34);
 8001a84:	f24b 6002 	movw	r0, #46594	; 0xb602
 8001a88:	2134      	movs	r1, #52	; 0x34
 8001a8a:	f7ff fe4f 	bl	800172c <NT35510_WriteReg>

	//AVEE -5.2V
	NT35510_WriteReg(0xB100,0x0D);
 8001a8e:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8001a92:	210d      	movs	r1, #13
 8001a94:	f7ff fe4a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB101,0x0D);
 8001a98:	f24b 1001 	movw	r0, #45313	; 0xb101
 8001a9c:	210d      	movs	r1, #13
 8001a9e:	f7ff fe45 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB102,0x0D);
 8001aa2:	f24b 1002 	movw	r0, #45314	; 0xb102
 8001aa6:	210d      	movs	r1, #13
 8001aa8:	f7ff fe40 	bl	800172c <NT35510_WriteReg>

	//AVEE ratio
	NT35510_WriteReg(0xB700,0x34);
 8001aac:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8001ab0:	2134      	movs	r1, #52	; 0x34
 8001ab2:	f7ff fe3b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB701,0x34);
 8001ab6:	f24b 7001 	movw	r0, #46849	; 0xb701
 8001aba:	2134      	movs	r1, #52	; 0x34
 8001abc:	f7ff fe36 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB702,0x34);
 8001ac0:	f24b 7002 	movw	r0, #46850	; 0xb702
 8001ac4:	2134      	movs	r1, #52	; 0x34
 8001ac6:	f7ff fe31 	bl	800172c <NT35510_WriteReg>

	//VCL -2.5V
	NT35510_WriteReg(0xB200,0x00);
 8001aca:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 8001ace:	2100      	movs	r1, #0
 8001ad0:	f7ff fe2c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB201,0x00);
 8001ad4:	f24b 2001 	movw	r0, #45569	; 0xb201
 8001ad8:	2100      	movs	r1, #0
 8001ada:	f7ff fe27 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB202,0x00);
 8001ade:	f24b 2002 	movw	r0, #45570	; 0xb202
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	f7ff fe22 	bl	800172c <NT35510_WriteReg>

	//VCL ratio
	NT35510_WriteReg(0xB800,0x24);
 8001ae8:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8001aec:	2124      	movs	r1, #36	; 0x24
 8001aee:	f7ff fe1d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB801,0x24);
 8001af2:	f64b 0001 	movw	r0, #47105	; 0xb801
 8001af6:	2124      	movs	r1, #36	; 0x24
 8001af8:	f7ff fe18 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB802,0x24);
 8001afc:	f64b 0002 	movw	r0, #47106	; 0xb802
 8001b00:	2124      	movs	r1, #36	; 0x24
 8001b02:	f7ff fe13 	bl	800172c <NT35510_WriteReg>

	//VGH 15V (Free pump)
	NT35510_WriteReg(0xBF00,0x01);
 8001b06:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	f7ff fe0e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB300,0x0F);
 8001b10:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 8001b14:	210f      	movs	r1, #15
 8001b16:	f7ff fe09 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB301,0x0F);
 8001b1a:	f24b 3001 	movw	r0, #45825	; 0xb301
 8001b1e:	210f      	movs	r1, #15
 8001b20:	f7ff fe04 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB302,0x0F);
 8001b24:	f24b 3002 	movw	r0, #45826	; 0xb302
 8001b28:	210f      	movs	r1, #15
 8001b2a:	f7ff fdff 	bl	800172c <NT35510_WriteReg>

	//VGH ratio
	NT35510_WriteReg(0xB900,0x34);
 8001b2e:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8001b32:	2134      	movs	r1, #52	; 0x34
 8001b34:	f7ff fdfa 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB901,0x34);
 8001b38:	f64b 1001 	movw	r0, #47361	; 0xb901
 8001b3c:	2134      	movs	r1, #52	; 0x34
 8001b3e:	f7ff fdf5 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB902,0x34);
 8001b42:	f64b 1002 	movw	r0, #47362	; 0xb902
 8001b46:	2134      	movs	r1, #52	; 0x34
 8001b48:	f7ff fdf0 	bl	800172c <NT35510_WriteReg>

	//VGL_REG -10V
	NT35510_WriteReg(0xB500,0x08);
 8001b4c:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8001b50:	2108      	movs	r1, #8
 8001b52:	f7ff fdeb 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB501,0x08);
 8001b56:	f24b 5001 	movw	r0, #46337	; 0xb501
 8001b5a:	2108      	movs	r1, #8
 8001b5c:	f7ff fde6 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB502,0x08);
 8001b60:	f24b 5002 	movw	r0, #46338	; 0xb502
 8001b64:	2108      	movs	r1, #8
 8001b66:	f7ff fde1 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xC200,0x03);
 8001b6a:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 8001b6e:	2103      	movs	r1, #3
 8001b70:	f7ff fddc 	bl	800172c <NT35510_WriteReg>

	//VGLX ratio
	NT35510_WriteReg(0xBA00,0x24);
 8001b74:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 8001b78:	2124      	movs	r1, #36	; 0x24
 8001b7a:	f7ff fdd7 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xBA01,0x24);
 8001b7e:	f64b 2001 	movw	r0, #47617	; 0xba01
 8001b82:	2124      	movs	r1, #36	; 0x24
 8001b84:	f7ff fdd2 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xBA02,0x24);
 8001b88:	f64b 2002 	movw	r0, #47618	; 0xba02
 8001b8c:	2124      	movs	r1, #36	; 0x24
 8001b8e:	f7ff fdcd 	bl	800172c <NT35510_WriteReg>

	//VGMP/VGSP 4.5V/0V
	NT35510_WriteReg(0xBC00,0x00);
 8001b92:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8001b96:	2100      	movs	r1, #0
 8001b98:	f7ff fdc8 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xBC01,0x78);
 8001b9c:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8001ba0:	2178      	movs	r1, #120	; 0x78
 8001ba2:	f7ff fdc3 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xBC02,0x00);
 8001ba6:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8001baa:	2100      	movs	r1, #0
 8001bac:	f7ff fdbe 	bl	800172c <NT35510_WriteReg>

	//VGMN/VGSN -4.5V/0V
	NT35510_WriteReg(0xBD00,0x00);
 8001bb0:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	f7ff fdb9 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xBD01,0x78);
 8001bba:	f64b 5001 	movw	r0, #48385	; 0xbd01
 8001bbe:	2178      	movs	r1, #120	; 0x78
 8001bc0:	f7ff fdb4 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xBD02,0x00);
 8001bc4:	f64b 5002 	movw	r0, #48386	; 0xbd02
 8001bc8:	2100      	movs	r1, #0
 8001bca:	f7ff fdaf 	bl	800172c <NT35510_WriteReg>

	//VCOM
	NT35510_WriteReg(0xBE00,0x00);
 8001bce:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	f7ff fdaa 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xBE01,0x64);
 8001bd8:	f64b 6001 	movw	r0, #48641	; 0xbe01
 8001bdc:	2164      	movs	r1, #100	; 0x64
 8001bde:	f7ff fda5 	bl	800172c <NT35510_WriteReg>

	//Gamma Setting
	NT35510_WriteReg(0xD100,0x00);
 8001be2:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 8001be6:	2100      	movs	r1, #0
 8001be8:	f7ff fda0 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD101,0x33);
 8001bec:	f24d 1001 	movw	r0, #53505	; 0xd101
 8001bf0:	2133      	movs	r1, #51	; 0x33
 8001bf2:	f7ff fd9b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD102,0x00);
 8001bf6:	f24d 1002 	movw	r0, #53506	; 0xd102
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	f7ff fd96 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD103,0x34);
 8001c00:	f24d 1003 	movw	r0, #53507	; 0xd103
 8001c04:	2134      	movs	r1, #52	; 0x34
 8001c06:	f7ff fd91 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD104,0x00);
 8001c0a:	f24d 1004 	movw	r0, #53508	; 0xd104
 8001c0e:	2100      	movs	r1, #0
 8001c10:	f7ff fd8c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD105,0x3A);
 8001c14:	f24d 1005 	movw	r0, #53509	; 0xd105
 8001c18:	213a      	movs	r1, #58	; 0x3a
 8001c1a:	f7ff fd87 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD106,0x00);
 8001c1e:	f24d 1006 	movw	r0, #53510	; 0xd106
 8001c22:	2100      	movs	r1, #0
 8001c24:	f7ff fd82 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD107,0x4A);
 8001c28:	f24d 1007 	movw	r0, #53511	; 0xd107
 8001c2c:	214a      	movs	r1, #74	; 0x4a
 8001c2e:	f7ff fd7d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD108,0x00);
 8001c32:	f24d 1008 	movw	r0, #53512	; 0xd108
 8001c36:	2100      	movs	r1, #0
 8001c38:	f7ff fd78 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD109,0x5C);
 8001c3c:	f24d 1009 	movw	r0, #53513	; 0xd109
 8001c40:	215c      	movs	r1, #92	; 0x5c
 8001c42:	f7ff fd73 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10A,0x00);
 8001c46:	f24d 100a 	movw	r0, #53514	; 0xd10a
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	f7ff fd6e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10B,0x81);
 8001c50:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8001c54:	2181      	movs	r1, #129	; 0x81
 8001c56:	f7ff fd69 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10C,0x00);
 8001c5a:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8001c5e:	2100      	movs	r1, #0
 8001c60:	f7ff fd64 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10D,0xA6);
 8001c64:	f24d 100d 	movw	r0, #53517	; 0xd10d
 8001c68:	21a6      	movs	r1, #166	; 0xa6
 8001c6a:	f7ff fd5f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10E,0x00);
 8001c6e:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8001c72:	2100      	movs	r1, #0
 8001c74:	f7ff fd5a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10F,0xE5);
 8001c78:	f24d 100f 	movw	r0, #53519	; 0xd10f
 8001c7c:	21e5      	movs	r1, #229	; 0xe5
 8001c7e:	f7ff fd55 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD110,0x01);
 8001c82:	f24d 1010 	movw	r0, #53520	; 0xd110
 8001c86:	2101      	movs	r1, #1
 8001c88:	f7ff fd50 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD111,0x13);
 8001c8c:	f24d 1011 	movw	r0, #53521	; 0xd111
 8001c90:	2113      	movs	r1, #19
 8001c92:	f7ff fd4b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD112,0x01);
 8001c96:	f24d 1012 	movw	r0, #53522	; 0xd112
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	f7ff fd46 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD113,0x54);
 8001ca0:	f24d 1013 	movw	r0, #53523	; 0xd113
 8001ca4:	2154      	movs	r1, #84	; 0x54
 8001ca6:	f7ff fd41 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD114,0x01);
 8001caa:	f24d 1014 	movw	r0, #53524	; 0xd114
 8001cae:	2101      	movs	r1, #1
 8001cb0:	f7ff fd3c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD115,0x82);
 8001cb4:	f24d 1015 	movw	r0, #53525	; 0xd115
 8001cb8:	2182      	movs	r1, #130	; 0x82
 8001cba:	f7ff fd37 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD116,0x01);
 8001cbe:	f24d 1016 	movw	r0, #53526	; 0xd116
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	f7ff fd32 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD117,0xCA);
 8001cc8:	f24d 1017 	movw	r0, #53527	; 0xd117
 8001ccc:	21ca      	movs	r1, #202	; 0xca
 8001cce:	f7ff fd2d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD118,0x02);
 8001cd2:	f24d 1018 	movw	r0, #53528	; 0xd118
 8001cd6:	2102      	movs	r1, #2
 8001cd8:	f7ff fd28 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD119,0x00);
 8001cdc:	f24d 1019 	movw	r0, #53529	; 0xd119
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	f7ff fd23 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11A,0x02);
 8001ce6:	f24d 101a 	movw	r0, #53530	; 0xd11a
 8001cea:	2102      	movs	r1, #2
 8001cec:	f7ff fd1e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11B,0x01);
 8001cf0:	f24d 101b 	movw	r0, #53531	; 0xd11b
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	f7ff fd19 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11C,0x02);
 8001cfa:	f24d 101c 	movw	r0, #53532	; 0xd11c
 8001cfe:	2102      	movs	r1, #2
 8001d00:	f7ff fd14 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11D,0x34);
 8001d04:	f24d 101d 	movw	r0, #53533	; 0xd11d
 8001d08:	2134      	movs	r1, #52	; 0x34
 8001d0a:	f7ff fd0f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11E,0x02);
 8001d0e:	f24d 101e 	movw	r0, #53534	; 0xd11e
 8001d12:	2102      	movs	r1, #2
 8001d14:	f7ff fd0a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11F,0x67);
 8001d18:	f24d 101f 	movw	r0, #53535	; 0xd11f
 8001d1c:	2167      	movs	r1, #103	; 0x67
 8001d1e:	f7ff fd05 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD120,0x02);
 8001d22:	f24d 1020 	movw	r0, #53536	; 0xd120
 8001d26:	2102      	movs	r1, #2
 8001d28:	f7ff fd00 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD121,0x84);
 8001d2c:	f24d 1021 	movw	r0, #53537	; 0xd121
 8001d30:	2184      	movs	r1, #132	; 0x84
 8001d32:	f7ff fcfb 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD122,0x02);
 8001d36:	f24d 1022 	movw	r0, #53538	; 0xd122
 8001d3a:	2102      	movs	r1, #2
 8001d3c:	f7ff fcf6 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD123,0xA4);
 8001d40:	f24d 1023 	movw	r0, #53539	; 0xd123
 8001d44:	21a4      	movs	r1, #164	; 0xa4
 8001d46:	f7ff fcf1 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD124,0x02);
 8001d4a:	f24d 1024 	movw	r0, #53540	; 0xd124
 8001d4e:	2102      	movs	r1, #2
 8001d50:	f7ff fcec 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD125,0xB7);
 8001d54:	f24d 1025 	movw	r0, #53541	; 0xd125
 8001d58:	21b7      	movs	r1, #183	; 0xb7
 8001d5a:	f7ff fce7 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD126,0x02);
 8001d5e:	f24d 1026 	movw	r0, #53542	; 0xd126
 8001d62:	2102      	movs	r1, #2
 8001d64:	f7ff fce2 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD127,0xCF);
 8001d68:	f24d 1027 	movw	r0, #53543	; 0xd127
 8001d6c:	21cf      	movs	r1, #207	; 0xcf
 8001d6e:	f7ff fcdd 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD128,0x02);
 8001d72:	f24d 1028 	movw	r0, #53544	; 0xd128
 8001d76:	2102      	movs	r1, #2
 8001d78:	f7ff fcd8 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD129,0xDE);
 8001d7c:	f24d 1029 	movw	r0, #53545	; 0xd129
 8001d80:	21de      	movs	r1, #222	; 0xde
 8001d82:	f7ff fcd3 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12A,0x02);
 8001d86:	f24d 102a 	movw	r0, #53546	; 0xd12a
 8001d8a:	2102      	movs	r1, #2
 8001d8c:	f7ff fcce 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12B,0xF2);
 8001d90:	f24d 102b 	movw	r0, #53547	; 0xd12b
 8001d94:	21f2      	movs	r1, #242	; 0xf2
 8001d96:	f7ff fcc9 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12C,0x02);
 8001d9a:	f24d 102c 	movw	r0, #53548	; 0xd12c
 8001d9e:	2102      	movs	r1, #2
 8001da0:	f7ff fcc4 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12D,0xFE);
 8001da4:	f24d 102d 	movw	r0, #53549	; 0xd12d
 8001da8:	21fe      	movs	r1, #254	; 0xfe
 8001daa:	f7ff fcbf 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12E,0x03);
 8001dae:	f24d 102e 	movw	r0, #53550	; 0xd12e
 8001db2:	2103      	movs	r1, #3
 8001db4:	f7ff fcba 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12F,0x10);
 8001db8:	f24d 102f 	movw	r0, #53551	; 0xd12f
 8001dbc:	2110      	movs	r1, #16
 8001dbe:	f7ff fcb5 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD130,0x03);
 8001dc2:	f24d 1030 	movw	r0, #53552	; 0xd130
 8001dc6:	2103      	movs	r1, #3
 8001dc8:	f7ff fcb0 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD131,0x33);
 8001dcc:	f24d 1031 	movw	r0, #53553	; 0xd131
 8001dd0:	2133      	movs	r1, #51	; 0x33
 8001dd2:	f7ff fcab 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD132,0x03);
 8001dd6:	f24d 1032 	movw	r0, #53554	; 0xd132
 8001dda:	2103      	movs	r1, #3
 8001ddc:	f7ff fca6 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD133,0x6D);
 8001de0:	f24d 1033 	movw	r0, #53555	; 0xd133
 8001de4:	216d      	movs	r1, #109	; 0x6d
 8001de6:	f7ff fca1 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD200,0x00);
 8001dea:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 8001dee:	2100      	movs	r1, #0
 8001df0:	f7ff fc9c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD201,0x33);
 8001df4:	f24d 2001 	movw	r0, #53761	; 0xd201
 8001df8:	2133      	movs	r1, #51	; 0x33
 8001dfa:	f7ff fc97 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD202,0x00);
 8001dfe:	f24d 2002 	movw	r0, #53762	; 0xd202
 8001e02:	2100      	movs	r1, #0
 8001e04:	f7ff fc92 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD203,0x34);
 8001e08:	f24d 2003 	movw	r0, #53763	; 0xd203
 8001e0c:	2134      	movs	r1, #52	; 0x34
 8001e0e:	f7ff fc8d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD204,0x00);
 8001e12:	f24d 2004 	movw	r0, #53764	; 0xd204
 8001e16:	2100      	movs	r1, #0
 8001e18:	f7ff fc88 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD205,0x3A);
 8001e1c:	f24d 2005 	movw	r0, #53765	; 0xd205
 8001e20:	213a      	movs	r1, #58	; 0x3a
 8001e22:	f7ff fc83 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD206,0x00);
 8001e26:	f24d 2006 	movw	r0, #53766	; 0xd206
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	f7ff fc7e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD207,0x4A);
 8001e30:	f24d 2007 	movw	r0, #53767	; 0xd207
 8001e34:	214a      	movs	r1, #74	; 0x4a
 8001e36:	f7ff fc79 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD208,0x00);
 8001e3a:	f24d 2008 	movw	r0, #53768	; 0xd208
 8001e3e:	2100      	movs	r1, #0
 8001e40:	f7ff fc74 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD209,0x5C);
 8001e44:	f24d 2009 	movw	r0, #53769	; 0xd209
 8001e48:	215c      	movs	r1, #92	; 0x5c
 8001e4a:	f7ff fc6f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20A,0x00);
 8001e4e:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8001e52:	2100      	movs	r1, #0
 8001e54:	f7ff fc6a 	bl	800172c <NT35510_WriteReg>

	NT35510_WriteReg(0xD20B,0x81);
 8001e58:	f24d 200b 	movw	r0, #53771	; 0xd20b
 8001e5c:	2181      	movs	r1, #129	; 0x81
 8001e5e:	f7ff fc65 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20C,0x00);
 8001e62:	f24d 200c 	movw	r0, #53772	; 0xd20c
 8001e66:	2100      	movs	r1, #0
 8001e68:	f7ff fc60 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20D,0xA6);
 8001e6c:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8001e70:	21a6      	movs	r1, #166	; 0xa6
 8001e72:	f7ff fc5b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20E,0x00);
 8001e76:	f24d 200e 	movw	r0, #53774	; 0xd20e
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	f7ff fc56 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20F,0xE5);
 8001e80:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8001e84:	21e5      	movs	r1, #229	; 0xe5
 8001e86:	f7ff fc51 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD210,0x01);
 8001e8a:	f24d 2010 	movw	r0, #53776	; 0xd210
 8001e8e:	2101      	movs	r1, #1
 8001e90:	f7ff fc4c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD211,0x13);
 8001e94:	f24d 2011 	movw	r0, #53777	; 0xd211
 8001e98:	2113      	movs	r1, #19
 8001e9a:	f7ff fc47 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD212,0x01);
 8001e9e:	f24d 2012 	movw	r0, #53778	; 0xd212
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	f7ff fc42 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD213,0x54);
 8001ea8:	f24d 2013 	movw	r0, #53779	; 0xd213
 8001eac:	2154      	movs	r1, #84	; 0x54
 8001eae:	f7ff fc3d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD214,0x01);
 8001eb2:	f24d 2014 	movw	r0, #53780	; 0xd214
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	f7ff fc38 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD215,0x82);
 8001ebc:	f24d 2015 	movw	r0, #53781	; 0xd215
 8001ec0:	2182      	movs	r1, #130	; 0x82
 8001ec2:	f7ff fc33 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD216,0x01);
 8001ec6:	f24d 2016 	movw	r0, #53782	; 0xd216
 8001eca:	2101      	movs	r1, #1
 8001ecc:	f7ff fc2e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD217,0xCA);
 8001ed0:	f24d 2017 	movw	r0, #53783	; 0xd217
 8001ed4:	21ca      	movs	r1, #202	; 0xca
 8001ed6:	f7ff fc29 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD218,0x02);
 8001eda:	f24d 2018 	movw	r0, #53784	; 0xd218
 8001ede:	2102      	movs	r1, #2
 8001ee0:	f7ff fc24 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD219,0x00);
 8001ee4:	f24d 2019 	movw	r0, #53785	; 0xd219
 8001ee8:	2100      	movs	r1, #0
 8001eea:	f7ff fc1f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21A,0x02);
 8001eee:	f24d 201a 	movw	r0, #53786	; 0xd21a
 8001ef2:	2102      	movs	r1, #2
 8001ef4:	f7ff fc1a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21B,0x01);
 8001ef8:	f24d 201b 	movw	r0, #53787	; 0xd21b
 8001efc:	2101      	movs	r1, #1
 8001efe:	f7ff fc15 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21C,0x02);
 8001f02:	f24d 201c 	movw	r0, #53788	; 0xd21c
 8001f06:	2102      	movs	r1, #2
 8001f08:	f7ff fc10 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21D,0x34);
 8001f0c:	f24d 201d 	movw	r0, #53789	; 0xd21d
 8001f10:	2134      	movs	r1, #52	; 0x34
 8001f12:	f7ff fc0b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21E,0x02);
 8001f16:	f24d 201e 	movw	r0, #53790	; 0xd21e
 8001f1a:	2102      	movs	r1, #2
 8001f1c:	f7ff fc06 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21F,0x67);
 8001f20:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8001f24:	2167      	movs	r1, #103	; 0x67
 8001f26:	f7ff fc01 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD220,0x02);
 8001f2a:	f24d 2020 	movw	r0, #53792	; 0xd220
 8001f2e:	2102      	movs	r1, #2
 8001f30:	f7ff fbfc 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD221,0x84);
 8001f34:	f24d 2021 	movw	r0, #53793	; 0xd221
 8001f38:	2184      	movs	r1, #132	; 0x84
 8001f3a:	f7ff fbf7 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD222,0x02);
 8001f3e:	f24d 2022 	movw	r0, #53794	; 0xd222
 8001f42:	2102      	movs	r1, #2
 8001f44:	f7ff fbf2 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD223,0xA4);
 8001f48:	f24d 2023 	movw	r0, #53795	; 0xd223
 8001f4c:	21a4      	movs	r1, #164	; 0xa4
 8001f4e:	f7ff fbed 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD224,0x02);
 8001f52:	f24d 2024 	movw	r0, #53796	; 0xd224
 8001f56:	2102      	movs	r1, #2
 8001f58:	f7ff fbe8 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD225,0xB7);
 8001f5c:	f24d 2025 	movw	r0, #53797	; 0xd225
 8001f60:	21b7      	movs	r1, #183	; 0xb7
 8001f62:	f7ff fbe3 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD226,0x02);
 8001f66:	f24d 2026 	movw	r0, #53798	; 0xd226
 8001f6a:	2102      	movs	r1, #2
 8001f6c:	f7ff fbde 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD227,0xCF);
 8001f70:	f24d 2027 	movw	r0, #53799	; 0xd227
 8001f74:	21cf      	movs	r1, #207	; 0xcf
 8001f76:	f7ff fbd9 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD228,0x02);
 8001f7a:	f24d 2028 	movw	r0, #53800	; 0xd228
 8001f7e:	2102      	movs	r1, #2
 8001f80:	f7ff fbd4 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD229,0xDE);
 8001f84:	f24d 2029 	movw	r0, #53801	; 0xd229
 8001f88:	21de      	movs	r1, #222	; 0xde
 8001f8a:	f7ff fbcf 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22A,0x02);
 8001f8e:	f24d 202a 	movw	r0, #53802	; 0xd22a
 8001f92:	2102      	movs	r1, #2
 8001f94:	f7ff fbca 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22B,0xF2);
 8001f98:	f24d 202b 	movw	r0, #53803	; 0xd22b
 8001f9c:	21f2      	movs	r1, #242	; 0xf2
 8001f9e:	f7ff fbc5 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22C,0x02);
 8001fa2:	f24d 202c 	movw	r0, #53804	; 0xd22c
 8001fa6:	2102      	movs	r1, #2
 8001fa8:	f7ff fbc0 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22D,0xFE);
 8001fac:	f24d 202d 	movw	r0, #53805	; 0xd22d
 8001fb0:	21fe      	movs	r1, #254	; 0xfe
 8001fb2:	f7ff fbbb 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22E,0x03);
 8001fb6:	f24d 202e 	movw	r0, #53806	; 0xd22e
 8001fba:	2103      	movs	r1, #3
 8001fbc:	f7ff fbb6 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22F,0x10);
 8001fc0:	f24d 202f 	movw	r0, #53807	; 0xd22f
 8001fc4:	2110      	movs	r1, #16
 8001fc6:	f7ff fbb1 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD230,0x03);
 8001fca:	f24d 2030 	movw	r0, #53808	; 0xd230
 8001fce:	2103      	movs	r1, #3
 8001fd0:	f7ff fbac 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD231,0x33);
 8001fd4:	f24d 2031 	movw	r0, #53809	; 0xd231
 8001fd8:	2133      	movs	r1, #51	; 0x33
 8001fda:	f7ff fba7 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD232,0x03);
 8001fde:	f24d 2032 	movw	r0, #53810	; 0xd232
 8001fe2:	2103      	movs	r1, #3
 8001fe4:	f7ff fba2 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD233,0x6D);
 8001fe8:	f24d 2033 	movw	r0, #53811	; 0xd233
 8001fec:	216d      	movs	r1, #109	; 0x6d
 8001fee:	f7ff fb9d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD300,0x00);
 8001ff2:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	f7ff fb98 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD301,0x33);
 8001ffc:	f24d 3001 	movw	r0, #54017	; 0xd301
 8002000:	2133      	movs	r1, #51	; 0x33
 8002002:	f7ff fb93 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD302,0x00);
 8002006:	f24d 3002 	movw	r0, #54018	; 0xd302
 800200a:	2100      	movs	r1, #0
 800200c:	f7ff fb8e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD303,0x34);
 8002010:	f24d 3003 	movw	r0, #54019	; 0xd303
 8002014:	2134      	movs	r1, #52	; 0x34
 8002016:	f7ff fb89 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD304,0x00);
 800201a:	f24d 3004 	movw	r0, #54020	; 0xd304
 800201e:	2100      	movs	r1, #0
 8002020:	f7ff fb84 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD305,0x3A);
 8002024:	f24d 3005 	movw	r0, #54021	; 0xd305
 8002028:	213a      	movs	r1, #58	; 0x3a
 800202a:	f7ff fb7f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD306,0x00);
 800202e:	f24d 3006 	movw	r0, #54022	; 0xd306
 8002032:	2100      	movs	r1, #0
 8002034:	f7ff fb7a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD307,0x4A);
 8002038:	f24d 3007 	movw	r0, #54023	; 0xd307
 800203c:	214a      	movs	r1, #74	; 0x4a
 800203e:	f7ff fb75 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD308,0x00);
 8002042:	f24d 3008 	movw	r0, #54024	; 0xd308
 8002046:	2100      	movs	r1, #0
 8002048:	f7ff fb70 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD309,0x5C);
 800204c:	f24d 3009 	movw	r0, #54025	; 0xd309
 8002050:	215c      	movs	r1, #92	; 0x5c
 8002052:	f7ff fb6b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30A,0x00);
 8002056:	f24d 300a 	movw	r0, #54026	; 0xd30a
 800205a:	2100      	movs	r1, #0
 800205c:	f7ff fb66 	bl	800172c <NT35510_WriteReg>

	NT35510_WriteReg(0xD30B,0x81);
 8002060:	f24d 300b 	movw	r0, #54027	; 0xd30b
 8002064:	2181      	movs	r1, #129	; 0x81
 8002066:	f7ff fb61 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30C,0x00);
 800206a:	f24d 300c 	movw	r0, #54028	; 0xd30c
 800206e:	2100      	movs	r1, #0
 8002070:	f7ff fb5c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30D,0xA6);
 8002074:	f24d 300d 	movw	r0, #54029	; 0xd30d
 8002078:	21a6      	movs	r1, #166	; 0xa6
 800207a:	f7ff fb57 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30E,0x00);
 800207e:	f24d 300e 	movw	r0, #54030	; 0xd30e
 8002082:	2100      	movs	r1, #0
 8002084:	f7ff fb52 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30F,0xE5);
 8002088:	f24d 300f 	movw	r0, #54031	; 0xd30f
 800208c:	21e5      	movs	r1, #229	; 0xe5
 800208e:	f7ff fb4d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD310,0x01);
 8002092:	f24d 3010 	movw	r0, #54032	; 0xd310
 8002096:	2101      	movs	r1, #1
 8002098:	f7ff fb48 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD311,0x13);
 800209c:	f24d 3011 	movw	r0, #54033	; 0xd311
 80020a0:	2113      	movs	r1, #19
 80020a2:	f7ff fb43 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD312,0x01);
 80020a6:	f24d 3012 	movw	r0, #54034	; 0xd312
 80020aa:	2101      	movs	r1, #1
 80020ac:	f7ff fb3e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD313,0x54);
 80020b0:	f24d 3013 	movw	r0, #54035	; 0xd313
 80020b4:	2154      	movs	r1, #84	; 0x54
 80020b6:	f7ff fb39 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD314,0x01);
 80020ba:	f24d 3014 	movw	r0, #54036	; 0xd314
 80020be:	2101      	movs	r1, #1
 80020c0:	f7ff fb34 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD315,0x82);
 80020c4:	f24d 3015 	movw	r0, #54037	; 0xd315
 80020c8:	2182      	movs	r1, #130	; 0x82
 80020ca:	f7ff fb2f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD316,0x01);
 80020ce:	f24d 3016 	movw	r0, #54038	; 0xd316
 80020d2:	2101      	movs	r1, #1
 80020d4:	f7ff fb2a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD317,0xCA);
 80020d8:	f24d 3017 	movw	r0, #54039	; 0xd317
 80020dc:	21ca      	movs	r1, #202	; 0xca
 80020de:	f7ff fb25 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD318,0x02);
 80020e2:	f24d 3018 	movw	r0, #54040	; 0xd318
 80020e6:	2102      	movs	r1, #2
 80020e8:	f7ff fb20 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD319,0x00);
 80020ec:	f24d 3019 	movw	r0, #54041	; 0xd319
 80020f0:	2100      	movs	r1, #0
 80020f2:	f7ff fb1b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31A,0x02);
 80020f6:	f24d 301a 	movw	r0, #54042	; 0xd31a
 80020fa:	2102      	movs	r1, #2
 80020fc:	f7ff fb16 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31B,0x01);
 8002100:	f24d 301b 	movw	r0, #54043	; 0xd31b
 8002104:	2101      	movs	r1, #1
 8002106:	f7ff fb11 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31C,0x02);
 800210a:	f24d 301c 	movw	r0, #54044	; 0xd31c
 800210e:	2102      	movs	r1, #2
 8002110:	f7ff fb0c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31D,0x34);
 8002114:	f24d 301d 	movw	r0, #54045	; 0xd31d
 8002118:	2134      	movs	r1, #52	; 0x34
 800211a:	f7ff fb07 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31E,0x02);
 800211e:	f24d 301e 	movw	r0, #54046	; 0xd31e
 8002122:	2102      	movs	r1, #2
 8002124:	f7ff fb02 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31F,0x67);
 8002128:	f24d 301f 	movw	r0, #54047	; 0xd31f
 800212c:	2167      	movs	r1, #103	; 0x67
 800212e:	f7ff fafd 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD320,0x02);
 8002132:	f24d 3020 	movw	r0, #54048	; 0xd320
 8002136:	2102      	movs	r1, #2
 8002138:	f7ff faf8 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD321,0x84);
 800213c:	f24d 3021 	movw	r0, #54049	; 0xd321
 8002140:	2184      	movs	r1, #132	; 0x84
 8002142:	f7ff faf3 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD322,0x02);
 8002146:	f24d 3022 	movw	r0, #54050	; 0xd322
 800214a:	2102      	movs	r1, #2
 800214c:	f7ff faee 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD323,0xA4);
 8002150:	f24d 3023 	movw	r0, #54051	; 0xd323
 8002154:	21a4      	movs	r1, #164	; 0xa4
 8002156:	f7ff fae9 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD324,0x02);
 800215a:	f24d 3024 	movw	r0, #54052	; 0xd324
 800215e:	2102      	movs	r1, #2
 8002160:	f7ff fae4 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD325,0xB7);
 8002164:	f24d 3025 	movw	r0, #54053	; 0xd325
 8002168:	21b7      	movs	r1, #183	; 0xb7
 800216a:	f7ff fadf 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD326,0x02);
 800216e:	f24d 3026 	movw	r0, #54054	; 0xd326
 8002172:	2102      	movs	r1, #2
 8002174:	f7ff fada 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD327,0xCF);
 8002178:	f24d 3027 	movw	r0, #54055	; 0xd327
 800217c:	21cf      	movs	r1, #207	; 0xcf
 800217e:	f7ff fad5 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD328,0x02);
 8002182:	f24d 3028 	movw	r0, #54056	; 0xd328
 8002186:	2102      	movs	r1, #2
 8002188:	f7ff fad0 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD329,0xDE);
 800218c:	f24d 3029 	movw	r0, #54057	; 0xd329
 8002190:	21de      	movs	r1, #222	; 0xde
 8002192:	f7ff facb 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32A,0x02);
 8002196:	f24d 302a 	movw	r0, #54058	; 0xd32a
 800219a:	2102      	movs	r1, #2
 800219c:	f7ff fac6 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32B,0xF2);
 80021a0:	f24d 302b 	movw	r0, #54059	; 0xd32b
 80021a4:	21f2      	movs	r1, #242	; 0xf2
 80021a6:	f7ff fac1 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32C,0x02);
 80021aa:	f24d 302c 	movw	r0, #54060	; 0xd32c
 80021ae:	2102      	movs	r1, #2
 80021b0:	f7ff fabc 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32D,0xFE);
 80021b4:	f24d 302d 	movw	r0, #54061	; 0xd32d
 80021b8:	21fe      	movs	r1, #254	; 0xfe
 80021ba:	f7ff fab7 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32E,0x03);
 80021be:	f24d 302e 	movw	r0, #54062	; 0xd32e
 80021c2:	2103      	movs	r1, #3
 80021c4:	f7ff fab2 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32F,0x10);
 80021c8:	f24d 302f 	movw	r0, #54063	; 0xd32f
 80021cc:	2110      	movs	r1, #16
 80021ce:	f7ff faad 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD330,0x03);
 80021d2:	f24d 3030 	movw	r0, #54064	; 0xd330
 80021d6:	2103      	movs	r1, #3
 80021d8:	f7ff faa8 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD331,0x33);
 80021dc:	f24d 3031 	movw	r0, #54065	; 0xd331
 80021e0:	2133      	movs	r1, #51	; 0x33
 80021e2:	f7ff faa3 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD332,0x03);
 80021e6:	f24d 3032 	movw	r0, #54066	; 0xd332
 80021ea:	2103      	movs	r1, #3
 80021ec:	f7ff fa9e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD333,0x6D);
 80021f0:	f24d 3033 	movw	r0, #54067	; 0xd333
 80021f4:	216d      	movs	r1, #109	; 0x6d
 80021f6:	f7ff fa99 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD400,0x00);
 80021fa:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 80021fe:	2100      	movs	r1, #0
 8002200:	f7ff fa94 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD401,0x33);
 8002204:	f24d 4001 	movw	r0, #54273	; 0xd401
 8002208:	2133      	movs	r1, #51	; 0x33
 800220a:	f7ff fa8f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD402,0x00);
 800220e:	f24d 4002 	movw	r0, #54274	; 0xd402
 8002212:	2100      	movs	r1, #0
 8002214:	f7ff fa8a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD403,0x34);
 8002218:	f24d 4003 	movw	r0, #54275	; 0xd403
 800221c:	2134      	movs	r1, #52	; 0x34
 800221e:	f7ff fa85 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD404,0x00);
 8002222:	f24d 4004 	movw	r0, #54276	; 0xd404
 8002226:	2100      	movs	r1, #0
 8002228:	f7ff fa80 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD405,0x3A);
 800222c:	f24d 4005 	movw	r0, #54277	; 0xd405
 8002230:	213a      	movs	r1, #58	; 0x3a
 8002232:	f7ff fa7b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD406,0x00);
 8002236:	f24d 4006 	movw	r0, #54278	; 0xd406
 800223a:	2100      	movs	r1, #0
 800223c:	f7ff fa76 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD407,0x4A);
 8002240:	f24d 4007 	movw	r0, #54279	; 0xd407
 8002244:	214a      	movs	r1, #74	; 0x4a
 8002246:	f7ff fa71 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD408,0x00);
 800224a:	f24d 4008 	movw	r0, #54280	; 0xd408
 800224e:	2100      	movs	r1, #0
 8002250:	f7ff fa6c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD409,0x5C);
 8002254:	f24d 4009 	movw	r0, #54281	; 0xd409
 8002258:	215c      	movs	r1, #92	; 0x5c
 800225a:	f7ff fa67 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40A,0x00);
 800225e:	f24d 400a 	movw	r0, #54282	; 0xd40a
 8002262:	2100      	movs	r1, #0
 8002264:	f7ff fa62 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40B,0x81);
 8002268:	f24d 400b 	movw	r0, #54283	; 0xd40b
 800226c:	2181      	movs	r1, #129	; 0x81
 800226e:	f7ff fa5d 	bl	800172c <NT35510_WriteReg>

	NT35510_WriteReg(0xD40C,0x00);
 8002272:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8002276:	2100      	movs	r1, #0
 8002278:	f7ff fa58 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40D,0xA6);
 800227c:	f24d 400d 	movw	r0, #54285	; 0xd40d
 8002280:	21a6      	movs	r1, #166	; 0xa6
 8002282:	f7ff fa53 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40E,0x00);
 8002286:	f24d 400e 	movw	r0, #54286	; 0xd40e
 800228a:	2100      	movs	r1, #0
 800228c:	f7ff fa4e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40F,0xE5);
 8002290:	f24d 400f 	movw	r0, #54287	; 0xd40f
 8002294:	21e5      	movs	r1, #229	; 0xe5
 8002296:	f7ff fa49 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD410,0x01);
 800229a:	f24d 4010 	movw	r0, #54288	; 0xd410
 800229e:	2101      	movs	r1, #1
 80022a0:	f7ff fa44 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD411,0x13);
 80022a4:	f24d 4011 	movw	r0, #54289	; 0xd411
 80022a8:	2113      	movs	r1, #19
 80022aa:	f7ff fa3f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD412,0x01);
 80022ae:	f24d 4012 	movw	r0, #54290	; 0xd412
 80022b2:	2101      	movs	r1, #1
 80022b4:	f7ff fa3a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD413,0x54);
 80022b8:	f24d 4013 	movw	r0, #54291	; 0xd413
 80022bc:	2154      	movs	r1, #84	; 0x54
 80022be:	f7ff fa35 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD414,0x01);
 80022c2:	f24d 4014 	movw	r0, #54292	; 0xd414
 80022c6:	2101      	movs	r1, #1
 80022c8:	f7ff fa30 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD415,0x82);
 80022cc:	f24d 4015 	movw	r0, #54293	; 0xd415
 80022d0:	2182      	movs	r1, #130	; 0x82
 80022d2:	f7ff fa2b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD416,0x01);
 80022d6:	f24d 4016 	movw	r0, #54294	; 0xd416
 80022da:	2101      	movs	r1, #1
 80022dc:	f7ff fa26 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD417,0xCA);
 80022e0:	f24d 4017 	movw	r0, #54295	; 0xd417
 80022e4:	21ca      	movs	r1, #202	; 0xca
 80022e6:	f7ff fa21 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD418,0x02);
 80022ea:	f24d 4018 	movw	r0, #54296	; 0xd418
 80022ee:	2102      	movs	r1, #2
 80022f0:	f7ff fa1c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD419,0x00);
 80022f4:	f24d 4019 	movw	r0, #54297	; 0xd419
 80022f8:	2100      	movs	r1, #0
 80022fa:	f7ff fa17 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41A,0x02);
 80022fe:	f24d 401a 	movw	r0, #54298	; 0xd41a
 8002302:	2102      	movs	r1, #2
 8002304:	f7ff fa12 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41B,0x01);
 8002308:	f24d 401b 	movw	r0, #54299	; 0xd41b
 800230c:	2101      	movs	r1, #1
 800230e:	f7ff fa0d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41C,0x02);
 8002312:	f24d 401c 	movw	r0, #54300	; 0xd41c
 8002316:	2102      	movs	r1, #2
 8002318:	f7ff fa08 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41D,0x34);
 800231c:	f24d 401d 	movw	r0, #54301	; 0xd41d
 8002320:	2134      	movs	r1, #52	; 0x34
 8002322:	f7ff fa03 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41E,0x02);
 8002326:	f24d 401e 	movw	r0, #54302	; 0xd41e
 800232a:	2102      	movs	r1, #2
 800232c:	f7ff f9fe 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41F,0x67);
 8002330:	f24d 401f 	movw	r0, #54303	; 0xd41f
 8002334:	2167      	movs	r1, #103	; 0x67
 8002336:	f7ff f9f9 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD420,0x02);
 800233a:	f24d 4020 	movw	r0, #54304	; 0xd420
 800233e:	2102      	movs	r1, #2
 8002340:	f7ff f9f4 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD421,0x84);
 8002344:	f24d 4021 	movw	r0, #54305	; 0xd421
 8002348:	2184      	movs	r1, #132	; 0x84
 800234a:	f7ff f9ef 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD422,0x02);
 800234e:	f24d 4022 	movw	r0, #54306	; 0xd422
 8002352:	2102      	movs	r1, #2
 8002354:	f7ff f9ea 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD423,0xA4);
 8002358:	f24d 4023 	movw	r0, #54307	; 0xd423
 800235c:	21a4      	movs	r1, #164	; 0xa4
 800235e:	f7ff f9e5 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD424,0x02);
 8002362:	f24d 4024 	movw	r0, #54308	; 0xd424
 8002366:	2102      	movs	r1, #2
 8002368:	f7ff f9e0 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD425,0xB7);
 800236c:	f24d 4025 	movw	r0, #54309	; 0xd425
 8002370:	21b7      	movs	r1, #183	; 0xb7
 8002372:	f7ff f9db 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD426,0x02);
 8002376:	f24d 4026 	movw	r0, #54310	; 0xd426
 800237a:	2102      	movs	r1, #2
 800237c:	f7ff f9d6 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD427,0xCF);
 8002380:	f24d 4027 	movw	r0, #54311	; 0xd427
 8002384:	21cf      	movs	r1, #207	; 0xcf
 8002386:	f7ff f9d1 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD428,0x02);
 800238a:	f24d 4028 	movw	r0, #54312	; 0xd428
 800238e:	2102      	movs	r1, #2
 8002390:	f7ff f9cc 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD429,0xDE);
 8002394:	f24d 4029 	movw	r0, #54313	; 0xd429
 8002398:	21de      	movs	r1, #222	; 0xde
 800239a:	f7ff f9c7 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42A,0x02);
 800239e:	f24d 402a 	movw	r0, #54314	; 0xd42a
 80023a2:	2102      	movs	r1, #2
 80023a4:	f7ff f9c2 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42B,0xF2);
 80023a8:	f24d 402b 	movw	r0, #54315	; 0xd42b
 80023ac:	21f2      	movs	r1, #242	; 0xf2
 80023ae:	f7ff f9bd 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42C,0x02);
 80023b2:	f24d 402c 	movw	r0, #54316	; 0xd42c
 80023b6:	2102      	movs	r1, #2
 80023b8:	f7ff f9b8 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42D,0xFE);
 80023bc:	f24d 402d 	movw	r0, #54317	; 0xd42d
 80023c0:	21fe      	movs	r1, #254	; 0xfe
 80023c2:	f7ff f9b3 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42E,0x03);
 80023c6:	f24d 402e 	movw	r0, #54318	; 0xd42e
 80023ca:	2103      	movs	r1, #3
 80023cc:	f7ff f9ae 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42F,0x10);
 80023d0:	f24d 402f 	movw	r0, #54319	; 0xd42f
 80023d4:	2110      	movs	r1, #16
 80023d6:	f7ff f9a9 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD430,0x03);
 80023da:	f24d 4030 	movw	r0, #54320	; 0xd430
 80023de:	2103      	movs	r1, #3
 80023e0:	f7ff f9a4 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD431,0x33);
 80023e4:	f24d 4031 	movw	r0, #54321	; 0xd431
 80023e8:	2133      	movs	r1, #51	; 0x33
 80023ea:	f7ff f99f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD432,0x03);
 80023ee:	f24d 4032 	movw	r0, #54322	; 0xd432
 80023f2:	2103      	movs	r1, #3
 80023f4:	f7ff f99a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD433,0x6D);
 80023f8:	f24d 4033 	movw	r0, #54323	; 0xd433
 80023fc:	216d      	movs	r1, #109	; 0x6d
 80023fe:	f7ff f995 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD500,0x00);
 8002402:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 8002406:	2100      	movs	r1, #0
 8002408:	f7ff f990 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD501,0x33);
 800240c:	f24d 5001 	movw	r0, #54529	; 0xd501
 8002410:	2133      	movs	r1, #51	; 0x33
 8002412:	f7ff f98b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD502,0x00);
 8002416:	f24d 5002 	movw	r0, #54530	; 0xd502
 800241a:	2100      	movs	r1, #0
 800241c:	f7ff f986 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD503,0x34);
 8002420:	f24d 5003 	movw	r0, #54531	; 0xd503
 8002424:	2134      	movs	r1, #52	; 0x34
 8002426:	f7ff f981 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD504,0x00);
 800242a:	f24d 5004 	movw	r0, #54532	; 0xd504
 800242e:	2100      	movs	r1, #0
 8002430:	f7ff f97c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD505,0x3A);
 8002434:	f24d 5005 	movw	r0, #54533	; 0xd505
 8002438:	213a      	movs	r1, #58	; 0x3a
 800243a:	f7ff f977 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD506,0x00);
 800243e:	f24d 5006 	movw	r0, #54534	; 0xd506
 8002442:	2100      	movs	r1, #0
 8002444:	f7ff f972 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD507,0x4A);
 8002448:	f24d 5007 	movw	r0, #54535	; 0xd507
 800244c:	214a      	movs	r1, #74	; 0x4a
 800244e:	f7ff f96d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD508,0x00);
 8002452:	f24d 5008 	movw	r0, #54536	; 0xd508
 8002456:	2100      	movs	r1, #0
 8002458:	f7ff f968 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD509,0x5C);
 800245c:	f24d 5009 	movw	r0, #54537	; 0xd509
 8002460:	215c      	movs	r1, #92	; 0x5c
 8002462:	f7ff f963 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50A,0x00);
 8002466:	f24d 500a 	movw	r0, #54538	; 0xd50a
 800246a:	2100      	movs	r1, #0
 800246c:	f7ff f95e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50B,0x81);
 8002470:	f24d 500b 	movw	r0, #54539	; 0xd50b
 8002474:	2181      	movs	r1, #129	; 0x81
 8002476:	f7ff f959 	bl	800172c <NT35510_WriteReg>

	NT35510_WriteReg(0xD50C,0x00);
 800247a:	f24d 500c 	movw	r0, #54540	; 0xd50c
 800247e:	2100      	movs	r1, #0
 8002480:	f7ff f954 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50D,0xA6);
 8002484:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8002488:	21a6      	movs	r1, #166	; 0xa6
 800248a:	f7ff f94f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50E,0x00);
 800248e:	f24d 500e 	movw	r0, #54542	; 0xd50e
 8002492:	2100      	movs	r1, #0
 8002494:	f7ff f94a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50F,0xE5);
 8002498:	f24d 500f 	movw	r0, #54543	; 0xd50f
 800249c:	21e5      	movs	r1, #229	; 0xe5
 800249e:	f7ff f945 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD510,0x01);
 80024a2:	f24d 5010 	movw	r0, #54544	; 0xd510
 80024a6:	2101      	movs	r1, #1
 80024a8:	f7ff f940 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD511,0x13);
 80024ac:	f24d 5011 	movw	r0, #54545	; 0xd511
 80024b0:	2113      	movs	r1, #19
 80024b2:	f7ff f93b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD512,0x01);
 80024b6:	f24d 5012 	movw	r0, #54546	; 0xd512
 80024ba:	2101      	movs	r1, #1
 80024bc:	f7ff f936 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD513,0x54);
 80024c0:	f24d 5013 	movw	r0, #54547	; 0xd513
 80024c4:	2154      	movs	r1, #84	; 0x54
 80024c6:	f7ff f931 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD514,0x01);
 80024ca:	f24d 5014 	movw	r0, #54548	; 0xd514
 80024ce:	2101      	movs	r1, #1
 80024d0:	f7ff f92c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD515,0x82);
 80024d4:	f24d 5015 	movw	r0, #54549	; 0xd515
 80024d8:	2182      	movs	r1, #130	; 0x82
 80024da:	f7ff f927 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD516,0x01);
 80024de:	f24d 5016 	movw	r0, #54550	; 0xd516
 80024e2:	2101      	movs	r1, #1
 80024e4:	f7ff f922 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD517,0xCA);
 80024e8:	f24d 5017 	movw	r0, #54551	; 0xd517
 80024ec:	21ca      	movs	r1, #202	; 0xca
 80024ee:	f7ff f91d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD518,0x02);
 80024f2:	f24d 5018 	movw	r0, #54552	; 0xd518
 80024f6:	2102      	movs	r1, #2
 80024f8:	f7ff f918 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD519,0x00);
 80024fc:	f24d 5019 	movw	r0, #54553	; 0xd519
 8002500:	2100      	movs	r1, #0
 8002502:	f7ff f913 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51A,0x02);
 8002506:	f24d 501a 	movw	r0, #54554	; 0xd51a
 800250a:	2102      	movs	r1, #2
 800250c:	f7ff f90e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51B,0x01);
 8002510:	f24d 501b 	movw	r0, #54555	; 0xd51b
 8002514:	2101      	movs	r1, #1
 8002516:	f7ff f909 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51C,0x02);
 800251a:	f24d 501c 	movw	r0, #54556	; 0xd51c
 800251e:	2102      	movs	r1, #2
 8002520:	f7ff f904 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51D,0x34);
 8002524:	f24d 501d 	movw	r0, #54557	; 0xd51d
 8002528:	2134      	movs	r1, #52	; 0x34
 800252a:	f7ff f8ff 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51E,0x02);
 800252e:	f24d 501e 	movw	r0, #54558	; 0xd51e
 8002532:	2102      	movs	r1, #2
 8002534:	f7ff f8fa 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51F,0x67);
 8002538:	f24d 501f 	movw	r0, #54559	; 0xd51f
 800253c:	2167      	movs	r1, #103	; 0x67
 800253e:	f7ff f8f5 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD520,0x02);
 8002542:	f24d 5020 	movw	r0, #54560	; 0xd520
 8002546:	2102      	movs	r1, #2
 8002548:	f7ff f8f0 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD521,0x84);
 800254c:	f24d 5021 	movw	r0, #54561	; 0xd521
 8002550:	2184      	movs	r1, #132	; 0x84
 8002552:	f7ff f8eb 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD522,0x02);
 8002556:	f24d 5022 	movw	r0, #54562	; 0xd522
 800255a:	2102      	movs	r1, #2
 800255c:	f7ff f8e6 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD523,0xA4);
 8002560:	f24d 5023 	movw	r0, #54563	; 0xd523
 8002564:	21a4      	movs	r1, #164	; 0xa4
 8002566:	f7ff f8e1 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD524,0x02);
 800256a:	f24d 5024 	movw	r0, #54564	; 0xd524
 800256e:	2102      	movs	r1, #2
 8002570:	f7ff f8dc 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD525,0xB7);
 8002574:	f24d 5025 	movw	r0, #54565	; 0xd525
 8002578:	21b7      	movs	r1, #183	; 0xb7
 800257a:	f7ff f8d7 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD526,0x02);
 800257e:	f24d 5026 	movw	r0, #54566	; 0xd526
 8002582:	2102      	movs	r1, #2
 8002584:	f7ff f8d2 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD527,0xCF);
 8002588:	f24d 5027 	movw	r0, #54567	; 0xd527
 800258c:	21cf      	movs	r1, #207	; 0xcf
 800258e:	f7ff f8cd 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD528,0x02);
 8002592:	f24d 5028 	movw	r0, #54568	; 0xd528
 8002596:	2102      	movs	r1, #2
 8002598:	f7ff f8c8 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD529,0xDE);
 800259c:	f24d 5029 	movw	r0, #54569	; 0xd529
 80025a0:	21de      	movs	r1, #222	; 0xde
 80025a2:	f7ff f8c3 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52A,0x02);
 80025a6:	f24d 502a 	movw	r0, #54570	; 0xd52a
 80025aa:	2102      	movs	r1, #2
 80025ac:	f7ff f8be 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52B,0xF2);
 80025b0:	f24d 502b 	movw	r0, #54571	; 0xd52b
 80025b4:	21f2      	movs	r1, #242	; 0xf2
 80025b6:	f7ff f8b9 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52C,0x02);
 80025ba:	f24d 502c 	movw	r0, #54572	; 0xd52c
 80025be:	2102      	movs	r1, #2
 80025c0:	f7ff f8b4 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52D,0xFE);
 80025c4:	f24d 502d 	movw	r0, #54573	; 0xd52d
 80025c8:	21fe      	movs	r1, #254	; 0xfe
 80025ca:	f7ff f8af 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52E,0x03);
 80025ce:	f24d 502e 	movw	r0, #54574	; 0xd52e
 80025d2:	2103      	movs	r1, #3
 80025d4:	f7ff f8aa 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52F,0x10);
 80025d8:	f24d 502f 	movw	r0, #54575	; 0xd52f
 80025dc:	2110      	movs	r1, #16
 80025de:	f7ff f8a5 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD530,0x03);
 80025e2:	f24d 5030 	movw	r0, #54576	; 0xd530
 80025e6:	2103      	movs	r1, #3
 80025e8:	f7ff f8a0 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD531,0x33);
 80025ec:	f24d 5031 	movw	r0, #54577	; 0xd531
 80025f0:	2133      	movs	r1, #51	; 0x33
 80025f2:	f7ff f89b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD532,0x03);
 80025f6:	f24d 5032 	movw	r0, #54578	; 0xd532
 80025fa:	2103      	movs	r1, #3
 80025fc:	f7ff f896 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD533,0x6D);
 8002600:	f24d 5033 	movw	r0, #54579	; 0xd533
 8002604:	216d      	movs	r1, #109	; 0x6d
 8002606:	f7ff f891 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD600,0x00);
 800260a:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 800260e:	2100      	movs	r1, #0
 8002610:	f7ff f88c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD601,0x33);
 8002614:	f24d 6001 	movw	r0, #54785	; 0xd601
 8002618:	2133      	movs	r1, #51	; 0x33
 800261a:	f7ff f887 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD602,0x00);
 800261e:	f24d 6002 	movw	r0, #54786	; 0xd602
 8002622:	2100      	movs	r1, #0
 8002624:	f7ff f882 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD603,0x34);
 8002628:	f24d 6003 	movw	r0, #54787	; 0xd603
 800262c:	2134      	movs	r1, #52	; 0x34
 800262e:	f7ff f87d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD604,0x00);
 8002632:	f24d 6004 	movw	r0, #54788	; 0xd604
 8002636:	2100      	movs	r1, #0
 8002638:	f7ff f878 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD605,0x3A);
 800263c:	f24d 6005 	movw	r0, #54789	; 0xd605
 8002640:	213a      	movs	r1, #58	; 0x3a
 8002642:	f7ff f873 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD606,0x00);
 8002646:	f24d 6006 	movw	r0, #54790	; 0xd606
 800264a:	2100      	movs	r1, #0
 800264c:	f7ff f86e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD607,0x4A);
 8002650:	f24d 6007 	movw	r0, #54791	; 0xd607
 8002654:	214a      	movs	r1, #74	; 0x4a
 8002656:	f7ff f869 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD608,0x00);
 800265a:	f24d 6008 	movw	r0, #54792	; 0xd608
 800265e:	2100      	movs	r1, #0
 8002660:	f7ff f864 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD609,0x5C);
 8002664:	f24d 6009 	movw	r0, #54793	; 0xd609
 8002668:	215c      	movs	r1, #92	; 0x5c
 800266a:	f7ff f85f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60A,0x00);
 800266e:	f24d 600a 	movw	r0, #54794	; 0xd60a
 8002672:	2100      	movs	r1, #0
 8002674:	f7ff f85a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60B,0x81);
 8002678:	f24d 600b 	movw	r0, #54795	; 0xd60b
 800267c:	2181      	movs	r1, #129	; 0x81
 800267e:	f7ff f855 	bl	800172c <NT35510_WriteReg>

	NT35510_WriteReg(0xD60C,0x00);
 8002682:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8002686:	2100      	movs	r1, #0
 8002688:	f7ff f850 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60D,0xA6);
 800268c:	f24d 600d 	movw	r0, #54797	; 0xd60d
 8002690:	21a6      	movs	r1, #166	; 0xa6
 8002692:	f7ff f84b 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60E,0x00);
 8002696:	f24d 600e 	movw	r0, #54798	; 0xd60e
 800269a:	2100      	movs	r1, #0
 800269c:	f7ff f846 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60F,0xE5);
 80026a0:	f24d 600f 	movw	r0, #54799	; 0xd60f
 80026a4:	21e5      	movs	r1, #229	; 0xe5
 80026a6:	f7ff f841 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD610,0x01);
 80026aa:	f24d 6010 	movw	r0, #54800	; 0xd610
 80026ae:	2101      	movs	r1, #1
 80026b0:	f7ff f83c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD611,0x13);
 80026b4:	f24d 6011 	movw	r0, #54801	; 0xd611
 80026b8:	2113      	movs	r1, #19
 80026ba:	f7ff f837 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD612,0x01);
 80026be:	f24d 6012 	movw	r0, #54802	; 0xd612
 80026c2:	2101      	movs	r1, #1
 80026c4:	f7ff f832 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD613,0x54);
 80026c8:	f24d 6013 	movw	r0, #54803	; 0xd613
 80026cc:	2154      	movs	r1, #84	; 0x54
 80026ce:	f7ff f82d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD614,0x01);
 80026d2:	f24d 6014 	movw	r0, #54804	; 0xd614
 80026d6:	2101      	movs	r1, #1
 80026d8:	f7ff f828 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD615,0x82);
 80026dc:	f24d 6015 	movw	r0, #54805	; 0xd615
 80026e0:	2182      	movs	r1, #130	; 0x82
 80026e2:	f7ff f823 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD616,0x01);
 80026e6:	f24d 6016 	movw	r0, #54806	; 0xd616
 80026ea:	2101      	movs	r1, #1
 80026ec:	f7ff f81e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD617,0xCA);
 80026f0:	f24d 6017 	movw	r0, #54807	; 0xd617
 80026f4:	21ca      	movs	r1, #202	; 0xca
 80026f6:	f7ff f819 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD618,0x02);
 80026fa:	f24d 6018 	movw	r0, #54808	; 0xd618
 80026fe:	2102      	movs	r1, #2
 8002700:	f7ff f814 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD619,0x00);
 8002704:	f24d 6019 	movw	r0, #54809	; 0xd619
 8002708:	2100      	movs	r1, #0
 800270a:	f7ff f80f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61A,0x02);
 800270e:	f24d 601a 	movw	r0, #54810	; 0xd61a
 8002712:	2102      	movs	r1, #2
 8002714:	f7ff f80a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61B,0x01);
 8002718:	f24d 601b 	movw	r0, #54811	; 0xd61b
 800271c:	2101      	movs	r1, #1
 800271e:	f7ff f805 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61C,0x02);
 8002722:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8002726:	2102      	movs	r1, #2
 8002728:	f7ff f800 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61D,0x34);
 800272c:	f24d 601d 	movw	r0, #54813	; 0xd61d
 8002730:	2134      	movs	r1, #52	; 0x34
 8002732:	f7fe fffb 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61E,0x02);
 8002736:	f24d 601e 	movw	r0, #54814	; 0xd61e
 800273a:	2102      	movs	r1, #2
 800273c:	f7fe fff6 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61F,0x67);
 8002740:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8002744:	2167      	movs	r1, #103	; 0x67
 8002746:	f7fe fff1 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD620,0x02);
 800274a:	f24d 6020 	movw	r0, #54816	; 0xd620
 800274e:	2102      	movs	r1, #2
 8002750:	f7fe ffec 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD621,0x84);
 8002754:	f24d 6021 	movw	r0, #54817	; 0xd621
 8002758:	2184      	movs	r1, #132	; 0x84
 800275a:	f7fe ffe7 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD622,0x02);
 800275e:	f24d 6022 	movw	r0, #54818	; 0xd622
 8002762:	2102      	movs	r1, #2
 8002764:	f7fe ffe2 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD623,0xA4);
 8002768:	f24d 6023 	movw	r0, #54819	; 0xd623
 800276c:	21a4      	movs	r1, #164	; 0xa4
 800276e:	f7fe ffdd 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD624,0x02);
 8002772:	f24d 6024 	movw	r0, #54820	; 0xd624
 8002776:	2102      	movs	r1, #2
 8002778:	f7fe ffd8 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD625,0xB7);
 800277c:	f24d 6025 	movw	r0, #54821	; 0xd625
 8002780:	21b7      	movs	r1, #183	; 0xb7
 8002782:	f7fe ffd3 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD626,0x02);
 8002786:	f24d 6026 	movw	r0, #54822	; 0xd626
 800278a:	2102      	movs	r1, #2
 800278c:	f7fe ffce 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD627,0xCF);
 8002790:	f24d 6027 	movw	r0, #54823	; 0xd627
 8002794:	21cf      	movs	r1, #207	; 0xcf
 8002796:	f7fe ffc9 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD628,0x02);
 800279a:	f24d 6028 	movw	r0, #54824	; 0xd628
 800279e:	2102      	movs	r1, #2
 80027a0:	f7fe ffc4 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD629,0xDE);
 80027a4:	f24d 6029 	movw	r0, #54825	; 0xd629
 80027a8:	21de      	movs	r1, #222	; 0xde
 80027aa:	f7fe ffbf 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62A,0x02);
 80027ae:	f24d 602a 	movw	r0, #54826	; 0xd62a
 80027b2:	2102      	movs	r1, #2
 80027b4:	f7fe ffba 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62B,0xF2);
 80027b8:	f24d 602b 	movw	r0, #54827	; 0xd62b
 80027bc:	21f2      	movs	r1, #242	; 0xf2
 80027be:	f7fe ffb5 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62C,0x02);
 80027c2:	f24d 602c 	movw	r0, #54828	; 0xd62c
 80027c6:	2102      	movs	r1, #2
 80027c8:	f7fe ffb0 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62D,0xFE);
 80027cc:	f24d 602d 	movw	r0, #54829	; 0xd62d
 80027d0:	21fe      	movs	r1, #254	; 0xfe
 80027d2:	f7fe ffab 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62E,0x03);
 80027d6:	f24d 602e 	movw	r0, #54830	; 0xd62e
 80027da:	2103      	movs	r1, #3
 80027dc:	f7fe ffa6 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62F,0x10);
 80027e0:	f24d 602f 	movw	r0, #54831	; 0xd62f
 80027e4:	2110      	movs	r1, #16
 80027e6:	f7fe ffa1 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD630,0x03);
 80027ea:	f24d 6030 	movw	r0, #54832	; 0xd630
 80027ee:	2103      	movs	r1, #3
 80027f0:	f7fe ff9c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD631,0x33);
 80027f4:	f24d 6031 	movw	r0, #54833	; 0xd631
 80027f8:	2133      	movs	r1, #51	; 0x33
 80027fa:	f7fe ff97 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD632,0x03);
 80027fe:	f24d 6032 	movw	r0, #54834	; 0xd632
 8002802:	2103      	movs	r1, #3
 8002804:	f7fe ff92 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xD633,0x6D);
 8002808:	f24d 6033 	movw	r0, #54835	; 0xd633
 800280c:	216d      	movs	r1, #109	; 0x6d
 800280e:	f7fe ff8d 	bl	800172c <NT35510_WriteReg>

	//LV2 Page 0 enable
	NT35510_WriteReg(0xF000,0x55);
 8002812:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8002816:	2155      	movs	r1, #85	; 0x55
 8002818:	f7fe ff88 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xF001,0xAA);
 800281c:	f24f 0001 	movw	r0, #61441	; 0xf001
 8002820:	21aa      	movs	r1, #170	; 0xaa
 8002822:	f7fe ff83 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xF002,0x52);
 8002826:	f24f 0002 	movw	r0, #61442	; 0xf002
 800282a:	2152      	movs	r1, #82	; 0x52
 800282c:	f7fe ff7e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xF003,0x08);
 8002830:	f24f 0003 	movw	r0, #61443	; 0xf003
 8002834:	2108      	movs	r1, #8
 8002836:	f7fe ff79 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xF004,0x00);
 800283a:	f24f 0004 	movw	r0, #61444	; 0xf004
 800283e:	2100      	movs	r1, #0
 8002840:	f7fe ff74 	bl	800172c <NT35510_WriteReg>

	//Display control
	NT35510_WriteReg(0xB100, 0xCC);
 8002844:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8002848:	21cc      	movs	r1, #204	; 0xcc
 800284a:	f7fe ff6f 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB101, 0x00);
 800284e:	f24b 1001 	movw	r0, #45313	; 0xb101
 8002852:	2100      	movs	r1, #0
 8002854:	f7fe ff6a 	bl	800172c <NT35510_WriteReg>

	//Source hold time
	NT35510_WriteReg(0xB600,0x05);
 8002858:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 800285c:	2105      	movs	r1, #5
 800285e:	f7fe ff65 	bl	800172c <NT35510_WriteReg>
	//Gate EQ control
	NT35510_WriteReg(0xB700,0x70);
 8002862:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8002866:	2170      	movs	r1, #112	; 0x70
 8002868:	f7fe ff60 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB701,0x70);
 800286c:	f24b 7001 	movw	r0, #46849	; 0xb701
 8002870:	2170      	movs	r1, #112	; 0x70
 8002872:	f7fe ff5b 	bl	800172c <NT35510_WriteReg>

	//Source EQ control (Mode 2)
	NT35510_WriteReg(0xB800,0x01);
 8002876:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 800287a:	2101      	movs	r1, #1
 800287c:	f7fe ff56 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB801,0x03);
 8002880:	f64b 0001 	movw	r0, #47105	; 0xb801
 8002884:	2103      	movs	r1, #3
 8002886:	f7fe ff51 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB802,0x03);
 800288a:	f64b 0002 	movw	r0, #47106	; 0xb802
 800288e:	2103      	movs	r1, #3
 8002890:	f7fe ff4c 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xB803,0x03);
 8002894:	f64b 0003 	movw	r0, #47107	; 0xb803
 8002898:	2103      	movs	r1, #3
 800289a:	f7fe ff47 	bl	800172c <NT35510_WriteReg>

	//Inversion mode (2-dot)
	NT35510_WriteReg(0xBC00,0x02);
 800289e:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 80028a2:	2102      	movs	r1, #2
 80028a4:	f7fe ff42 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xBC01,0x00);
 80028a8:	f64b 4001 	movw	r0, #48129	; 0xbc01
 80028ac:	2100      	movs	r1, #0
 80028ae:	f7fe ff3d 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xBC02,0x00);
 80028b2:	f64b 4002 	movw	r0, #48130	; 0xbc02
 80028b6:	2100      	movs	r1, #0
 80028b8:	f7fe ff38 	bl	800172c <NT35510_WriteReg>

	//Timing control 4H w/ 4-delay
	NT35510_WriteReg(0xC900,0xD0);
 80028bc:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 80028c0:	21d0      	movs	r1, #208	; 0xd0
 80028c2:	f7fe ff33 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xC901,0x02);
 80028c6:	f64c 1001 	movw	r0, #51457	; 0xc901
 80028ca:	2102      	movs	r1, #2
 80028cc:	f7fe ff2e 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xC902,0x50);
 80028d0:	f64c 1002 	movw	r0, #51458	; 0xc902
 80028d4:	2150      	movs	r1, #80	; 0x50
 80028d6:	f7fe ff29 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xC903,0x50);
 80028da:	f64c 1003 	movw	r0, #51459	; 0xc903
 80028de:	2150      	movs	r1, #80	; 0x50
 80028e0:	f7fe ff24 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0xC904,0x50);
 80028e4:	f64c 1004 	movw	r0, #51460	; 0xc904
 80028e8:	2150      	movs	r1, #80	; 0x50
 80028ea:	f7fe ff1f 	bl	800172c <NT35510_WriteReg>

	NT35510_WriteReg(0x3500,0x00);
 80028ee:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 80028f2:	2100      	movs	r1, #0
 80028f4:	f7fe ff1a 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0x3A00,0x55);  //16-bit/pixel
 80028f8:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 80028fc:	2155      	movs	r1, #85	; 0x55
 80028fe:	f7fe ff15 	bl	800172c <NT35510_WriteReg>
	NT35510_WriteReg(0x3600,NT35510_DIR[DFT_SCAN_DIR]);		//默认为竖屏
 8002902:	2300      	movs	r3, #0
 8002904:	b29b      	uxth	r3, r3
 8002906:	f44f 5058 	mov.w	r0, #13824	; 0x3600
 800290a:	4619      	mov	r1, r3
 800290c:	f7fe ff0e 	bl	800172c <NT35510_WriteReg>

	LCDWRCMD(0x1100);
 8002910:	4b06      	ldr	r3, [pc, #24]	; (800292c <NT35510_Init+0xf24>)
 8002912:	f44f 5288 	mov.w	r2, #4352	; 0x1100
 8002916:	801a      	strh	r2, [r3, #0]
	delay_us(120);
 8002918:	2078      	movs	r0, #120	; 0x78
 800291a:	f7fd ffe3 	bl	80008e4 <delay_us>
	LCDWRCMD(0x2900);
 800291e:	4b03      	ldr	r3, [pc, #12]	; (800292c <NT35510_Init+0xf24>)
 8002920:	f44f 5224 	mov.w	r2, #10496	; 0x2900
 8002924:	801a      	strh	r2, [r3, #0]

	//NT35510_Clear(WHITE);
	
	NT35510_AtrInit( );
 8002926:	f7ff f853 	bl	80019d0 <NT35510_AtrInit>

}
 800292a:	bd80      	pop	{r7, pc}
 800292c:	6c00007e 	.word	0x6c00007e

08002930 <NT35510_FillRect>:

static void NT35510_FillRect( u16 x0, u16 y0, u16 x1, u16 y1, u16 color)
{
 8002930:	b590      	push	{r4, r7, lr}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	4604      	mov	r4, r0
 8002938:	4608      	mov	r0, r1
 800293a:	4611      	mov	r1, r2
 800293c:	461a      	mov	r2, r3
 800293e:	4623      	mov	r3, r4
 8002940:	80fb      	strh	r3, [r7, #6]
 8002942:	4603      	mov	r3, r0
 8002944:	80bb      	strh	r3, [r7, #4]
 8002946:	460b      	mov	r3, r1
 8002948:	807b      	strh	r3, [r7, #2]
 800294a:	4613      	mov	r3, r2
 800294c:	803b      	strh	r3, [r7, #0]
	u32 i;
	u16 width, height;

	if( x1<nt35510_atr.width && y1<nt35510_atr.height )
 800294e:	4b19      	ldr	r3, [pc, #100]	; (80029b4 <NT35510_FillRect+0x84>)
 8002950:	881b      	ldrh	r3, [r3, #0]
 8002952:	887a      	ldrh	r2, [r7, #2]
 8002954:	429a      	cmp	r2, r3
 8002956:	d229      	bcs.n	80029ac <NT35510_FillRect+0x7c>
 8002958:	4b16      	ldr	r3, [pc, #88]	; (80029b4 <NT35510_FillRect+0x84>)
 800295a:	885b      	ldrh	r3, [r3, #2]
 800295c:	883a      	ldrh	r2, [r7, #0]
 800295e:	429a      	cmp	r2, r3
 8002960:	d224      	bcs.n	80029ac <NT35510_FillRect+0x7c>
	{
		width = x1-x0+1;
 8002962:	887a      	ldrh	r2, [r7, #2]
 8002964:	88fb      	ldrh	r3, [r7, #6]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	b29b      	uxth	r3, r3
 800296a:	3301      	adds	r3, #1
 800296c:	817b      	strh	r3, [r7, #10]
		height = y1-y0+1;
 800296e:	883a      	ldrh	r2, [r7, #0]
 8002970:	88bb      	ldrh	r3, [r7, #4]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	b29b      	uxth	r3, r3
 8002976:	3301      	adds	r3, #1
 8002978:	813b      	strh	r3, [r7, #8]

		NT35510_SetWindow(x0, y0, x1, y1);
 800297a:	88f8      	ldrh	r0, [r7, #6]
 800297c:	88b9      	ldrh	r1, [r7, #4]
 800297e:	887a      	ldrh	r2, [r7, #2]
 8002980:	883b      	ldrh	r3, [r7, #0]
 8002982:	f7fe ff45 	bl	8001810 <NT35510_SetWindow>
		NT35510_WriteRAM_Prepare();
 8002986:	f7fe feff 	bl	8001788 <NT35510_WriteRAM_Prepare>
		for(i = 0; i < width * height; i++)
 800298a:	2300      	movs	r3, #0
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	e005      	b.n	800299c <NT35510_FillRect+0x6c>
		{
			LCDWRDATA(color);
 8002990:	4a09      	ldr	r2, [pc, #36]	; (80029b8 <NT35510_FillRect+0x88>)
 8002992:	8c3b      	ldrh	r3, [r7, #32]
 8002994:	8013      	strh	r3, [r2, #0]
		width = x1-x0+1;
		height = y1-y0+1;

		NT35510_SetWindow(x0, y0, x1, y1);
		NT35510_WriteRAM_Prepare();
		for(i = 0; i < width * height; i++)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	3301      	adds	r3, #1
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	897b      	ldrh	r3, [r7, #10]
 800299e:	893a      	ldrh	r2, [r7, #8]
 80029a0:	fb02 f303 	mul.w	r3, r2, r3
 80029a4:	461a      	mov	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d8f1      	bhi.n	8002990 <NT35510_FillRect+0x60>
		{
			LCDWRDATA(color);
		}
	}
}
 80029ac:	3714      	adds	r7, #20
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd90      	pop	{r4, r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000d24 	.word	0x20000d24
 80029b8:	6c000080 	.word	0x6c000080

080029bc <NT35510_DrawBitmap>:

//位图显示函数，位图中每个像素大小为16bit，高字节在前低字节在后
static void NT35510_DrawBitmap( u16 x0, u16 y0, u16 width, u16 height, u16* bmp )
{
 80029bc:	b590      	push	{r4, r7, lr}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	4604      	mov	r4, r0
 80029c4:	4608      	mov	r0, r1
 80029c6:	4611      	mov	r1, r2
 80029c8:	461a      	mov	r2, r3
 80029ca:	4623      	mov	r3, r4
 80029cc:	80fb      	strh	r3, [r7, #6]
 80029ce:	4603      	mov	r3, r0
 80029d0:	80bb      	strh	r3, [r7, #4]
 80029d2:	460b      	mov	r3, r1
 80029d4:	807b      	strh	r3, [r7, #2]
 80029d6:	4613      	mov	r3, r2
 80029d8:	803b      	strh	r3, [r7, #0]
	u32 i;
	u16 x1, y1;

	x1 = x0 + width - 1;
 80029da:	88fa      	ldrh	r2, [r7, #6]
 80029dc:	887b      	ldrh	r3, [r7, #2]
 80029de:	4413      	add	r3, r2
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	3b01      	subs	r3, #1
 80029e4:	817b      	strh	r3, [r7, #10]
	y1 = y0 + height - 1;
 80029e6:	88ba      	ldrh	r2, [r7, #4]
 80029e8:	883b      	ldrh	r3, [r7, #0]
 80029ea:	4413      	add	r3, r2
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	3b01      	subs	r3, #1
 80029f0:	813b      	strh	r3, [r7, #8]

	if( x1<nt35510_atr.width && y1<nt35510_atr.height )
 80029f2:	4b15      	ldr	r3, [pc, #84]	; (8002a48 <NT35510_DrawBitmap+0x8c>)
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	897a      	ldrh	r2, [r7, #10]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d221      	bcs.n	8002a40 <NT35510_DrawBitmap+0x84>
 80029fc:	4b12      	ldr	r3, [pc, #72]	; (8002a48 <NT35510_DrawBitmap+0x8c>)
 80029fe:	885b      	ldrh	r3, [r3, #2]
 8002a00:	893a      	ldrh	r2, [r7, #8]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d21c      	bcs.n	8002a40 <NT35510_DrawBitmap+0x84>
	{
		NT35510_SetWindow(x0, y0, x1, y1);
 8002a06:	88f8      	ldrh	r0, [r7, #6]
 8002a08:	88b9      	ldrh	r1, [r7, #4]
 8002a0a:	897a      	ldrh	r2, [r7, #10]
 8002a0c:	893b      	ldrh	r3, [r7, #8]
 8002a0e:	f7fe feff 	bl	8001810 <NT35510_SetWindow>
		NT35510_WriteRAM_Prepare();
 8002a12:	f7fe feb9 	bl	8001788 <NT35510_WriteRAM_Prepare>
		for(i = 0; i < width * height; i++)
 8002a16:	2300      	movs	r3, #0
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	e009      	b.n	8002a30 <NT35510_DrawBitmap+0x74>
		{
			LCDWRDATA(*(bmp+i));
 8002a1c:	490b      	ldr	r1, [pc, #44]	; (8002a4c <NT35510_DrawBitmap+0x90>)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	6a3a      	ldr	r2, [r7, #32]
 8002a24:	4413      	add	r3, r2
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	800b      	strh	r3, [r1, #0]

	if( x1<nt35510_atr.width && y1<nt35510_atr.height )
	{
		NT35510_SetWindow(x0, y0, x1, y1);
		NT35510_WriteRAM_Prepare();
		for(i = 0; i < width * height; i++)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	887b      	ldrh	r3, [r7, #2]
 8002a32:	883a      	ldrh	r2, [r7, #0]
 8002a34:	fb02 f303 	mul.w	r3, r2, r3
 8002a38:	461a      	mov	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d8ed      	bhi.n	8002a1c <NT35510_DrawBitmap+0x60>
		{
			LCDWRDATA(*(bmp+i));
		}
	}
}
 8002a40:	3714      	adds	r7, #20
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd90      	pop	{r4, r7, pc}
 8002a46:	bf00      	nop
 8002a48:	20000d24 	.word	0x20000d24
 8002a4c:	6c000080 	.word	0x6c000080

08002a50 <NT35510_IOCtrl>:


s8 NT35510_IOCtrl(u32 cmd, u32 param)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
	switch(cmd)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d00f      	beq.n	8002a80 <NT35510_IOCtrl+0x30>
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d30f      	bcc.n	8002a84 <NT35510_IOCtrl+0x34>
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d000      	beq.n	8002a6a <NT35510_IOCtrl+0x1a>
		case LCDCMDSETDIR :
			NT35510_WriteReg( 0X3600, NT35510_DIR[param] );	
			break;

		default:
			break;
 8002a68:	e00d      	b.n	8002a86 <NT35510_IOCtrl+0x36>

		case LCDCMDSLEEPOUT :
			break;

		case LCDCMDSETDIR :
			NT35510_WriteReg( 0X3600, NT35510_DIR[param] );	
 8002a6a:	4a0a      	ldr	r2, [pc, #40]	; (8002a94 <NT35510_IOCtrl+0x44>)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	f44f 5058 	mov.w	r0, #13824	; 0x3600
 8002a78:	4619      	mov	r1, r3
 8002a7a:	f7fe fe57 	bl	800172c <NT35510_WriteReg>
			break;
 8002a7e:	e002      	b.n	8002a86 <NT35510_IOCtrl+0x36>
	{
		case LCDCMDSLEEPIN :
			break;

		case LCDCMDSLEEPOUT :
			break;
 8002a80:	bf00      	nop
 8002a82:	e000      	b.n	8002a86 <NT35510_IOCtrl+0x36>
s8 NT35510_IOCtrl(u32 cmd, u32 param)
{
	switch(cmd)
	{
		case LCDCMDSLEEPIN :
			break;
 8002a84:	bf00      	nop
			break;

		default:
			break;
	}
	return 0;
 8002a86:	2300      	movs	r3, #0
 8002a88:	b25b      	sxtb	r3, r3
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	0800c624 	.word	0x0800c624

08002a98 <NT35510_Data2RGB>:

static u16 NT35510_Data2RGB( u16 data0, u16 data1 )
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	460a      	mov	r2, r1
 8002aa2:	80fb      	strh	r3, [r7, #6]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	80bb      	strh	r3, [r7, #4]
	u16 r=0, g=0, b=0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	81fb      	strh	r3, [r7, #14]
 8002aac:	2300      	movs	r3, #0
 8002aae:	81bb      	strh	r3, [r7, #12]
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	817b      	strh	r3, [r7, #10]

	g = (data0&0X00FF) >> 2;
 8002ab4:	88fb      	ldrh	r3, [r7, #6]
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	109b      	asrs	r3, r3, #2
 8002aba:	81bb      	strh	r3, [r7, #12]
	r = (data0>>11) & 0X1F;
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	0adb      	lsrs	r3, r3, #11
 8002ac0:	81fb      	strh	r3, [r7, #14]
	b = (data1>>11) & 0X1F;
 8002ac2:	88bb      	ldrh	r3, [r7, #4]
 8002ac4:	0adb      	lsrs	r3, r3, #11
 8002ac6:	817b      	strh	r3, [r7, #10]

	return ((r<<11) | (g<<5) | b);
 8002ac8:	89fb      	ldrh	r3, [r7, #14]
 8002aca:	02db      	lsls	r3, r3, #11
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	89bb      	ldrh	r3, [r7, #12]
 8002ad0:	015b      	lsls	r3, r3, #5
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	897b      	ldrh	r3, [r7, #10]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	b29b      	uxth	r3, r3
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <NT35510_GetPixel>:

static u16 NT35510_GetPixel( u16 x, u16 y )
{	
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	460a      	mov	r2, r1
 8002af6:	80fb      	strh	r3, [r7, #6]
 8002af8:	4613      	mov	r3, r2
 8002afa:	80bb      	strh	r3, [r7, #4]
	u16 data0=0, data1=0;
 8002afc:	2300      	movs	r3, #0
 8002afe:	81fb      	strh	r3, [r7, #14]
 8002b00:	2300      	movs	r3, #0
 8002b02:	81bb      	strh	r3, [r7, #12]
	
	if( x<nt35510_atr.width && y<nt35510_atr.height )
 8002b04:	4b17      	ldr	r3, [pc, #92]	; (8002b64 <NT35510_GetPixel+0x78>)
 8002b06:	881b      	ldrh	r3, [r3, #0]
 8002b08:	88fa      	ldrh	r2, [r7, #6]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d225      	bcs.n	8002b5a <NT35510_GetPixel+0x6e>
 8002b0e:	4b15      	ldr	r3, [pc, #84]	; (8002b64 <NT35510_GetPixel+0x78>)
 8002b10:	885b      	ldrh	r3, [r3, #2]
 8002b12:	88ba      	ldrh	r2, [r7, #4]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d220      	bcs.n	8002b5a <NT35510_GetPixel+0x6e>
	{
		NT35510_SetCursor( x, y );
 8002b18:	88fa      	ldrh	r2, [r7, #6]
 8002b1a:	88bb      	ldrh	r3, [r7, #4]
 8002b1c:	4610      	mov	r0, r2
 8002b1e:	4619      	mov	r1, r3
 8002b20:	f7fe fe40 	bl	80017a4 <NT35510_SetCursor>
		LCDWRCMD( 0X2E00 );	
 8002b24:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <NT35510_GetPixel+0x7c>)
 8002b26:	f44f 5238 	mov.w	r2, #11776	; 0x2e00
 8002b2a:	801a      	strh	r2, [r3, #0]
		data0 = LCDRDDATA( );	//dummy data
 8002b2c:	4b0f      	ldr	r3, [pc, #60]	; (8002b6c <NT35510_GetPixel+0x80>)
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	81fb      	strh	r3, [r7, #14]
		delay_us( 2 );
 8002b32:	2002      	movs	r0, #2
 8002b34:	f7fd fed6 	bl	80008e4 <delay_us>
		data0 = LCDRDDATA( );	//R and G
 8002b38:	4b0c      	ldr	r3, [pc, #48]	; (8002b6c <NT35510_GetPixel+0x80>)
 8002b3a:	881b      	ldrh	r3, [r3, #0]
 8002b3c:	81fb      	strh	r3, [r7, #14]
		delay_us( 2 );
 8002b3e:	2002      	movs	r0, #2
 8002b40:	f7fd fed0 	bl	80008e4 <delay_us>
		data1 = LCDRDDATA( );	//B
 8002b44:	4b09      	ldr	r3, [pc, #36]	; (8002b6c <NT35510_GetPixel+0x80>)
 8002b46:	881b      	ldrh	r3, [r3, #0]
 8002b48:	81bb      	strh	r3, [r7, #12]

		return NT35510_Data2RGB( data0, data1 );
 8002b4a:	89fa      	ldrh	r2, [r7, #14]
 8002b4c:	89bb      	ldrh	r3, [r7, #12]
 8002b4e:	4610      	mov	r0, r2
 8002b50:	4619      	mov	r1, r3
 8002b52:	f7ff ffa1 	bl	8002a98 <NT35510_Data2RGB>
 8002b56:	4603      	mov	r3, r0
 8002b58:	e000      	b.n	8002b5c <NT35510_GetPixel+0x70>
	}
	else
		return 0;
 8002b5a:	2300      	movs	r3, #0

}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	20000d24 	.word	0x20000d24
 8002b68:	6c00007e 	.word	0x6c00007e
 8002b6c:	6c000080 	.word	0x6c000080

08002b70 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8002b78:	4a05      	ldr	r2, [pc, #20]	; (8002b90 <NVIC_PriorityGroupConfig+0x20>)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b84:	60d3      	str	r3, [r2, #12]
}
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	73fb      	strb	r3, [r7, #15]
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	73bb      	strb	r3, [r7, #14]
 8002ba4:	230f      	movs	r3, #15
 8002ba6:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	78db      	ldrb	r3, [r3, #3]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d038      	beq.n	8002c22 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8002bb0:	4b26      	ldr	r3, [pc, #152]	; (8002c4c <NVIC_Init+0xb8>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002bba:	0a1b      	lsrs	r3, r3, #8
 8002bbc:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8002bbe:	7bfb      	ldrb	r3, [r7, #15]
 8002bc0:	f1c3 0304 	rsb	r3, r3, #4
 8002bc4:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8002bc6:	7b7a      	ldrb	r2, [r7, #13]
 8002bc8:	7bfb      	ldrb	r3, [r7, #15]
 8002bca:	fa42 f303 	asr.w	r3, r2, r3
 8002bce:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	785b      	ldrb	r3, [r3, #1]
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	7bbb      	ldrb	r3, [r7, #14]
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	789a      	ldrb	r2, [r3, #2]
 8002be2:	7b7b      	ldrb	r3, [r7, #13]
 8002be4:	4013      	ands	r3, r2
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	7bfb      	ldrb	r3, [r7, #15]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8002bee:	7bfb      	ldrb	r3, [r7, #15]
 8002bf0:	011b      	lsls	r3, r3, #4
 8002bf2:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8002bf4:	4a16      	ldr	r2, [pc, #88]	; (8002c50 <NVIC_Init+0xbc>)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	7bfa      	ldrb	r2, [r7, #15]
 8002bfe:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002c02:	4a13      	ldr	r2, [pc, #76]	; (8002c50 <NVIC_Init+0xbc>)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	095b      	lsrs	r3, r3, #5
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	f003 031f 	and.w	r3, r3, #31
 8002c16:	2101      	movs	r1, #1
 8002c18:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002c1c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8002c20:	e00f      	b.n	8002c42 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002c22:	490b      	ldr	r1, [pc, #44]	; (8002c50 <NVIC_Init+0xbc>)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	095b      	lsrs	r3, r3, #5
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	f003 031f 	and.w	r3, r3, #31
 8002c36:	2201      	movs	r2, #1
 8002c38:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002c3a:	f100 0320 	add.w	r3, r0, #32
 8002c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	e000ed00 	.word	0xe000ed00
 8002c50:	e000e100 	.word	0xe000e100

08002c54 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8002c5e:	4907      	ldr	r1, [pc, #28]	; (8002c7c <NVIC_SetVectorTable+0x28>)
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8002c66:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	608b      	str	r3, [r1, #8]
}
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	460a      	mov	r2, r1
 8002c8a:	71fb      	strb	r3, [r7, #7]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8002c90:	79bb      	ldrb	r3, [r7, #6]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d006      	beq.n	8002ca4 <NVIC_SystemLPConfig+0x24>
  {
    SCB->SCR |= LowPowerMode;
 8002c96:	4909      	ldr	r1, [pc, #36]	; (8002cbc <NVIC_SystemLPConfig+0x3c>)
 8002c98:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <NVIC_SystemLPConfig+0x3c>)
 8002c9a:	691a      	ldr	r2, [r3, #16]
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	610b      	str	r3, [r1, #16]
 8002ca2:	e006      	b.n	8002cb2 <NVIC_SystemLPConfig+0x32>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8002ca4:	4905      	ldr	r1, [pc, #20]	; (8002cbc <NVIC_SystemLPConfig+0x3c>)
 8002ca6:	4b05      	ldr	r3, [pc, #20]	; (8002cbc <NVIC_SystemLPConfig+0x3c>)
 8002ca8:	691a      	ldr	r2, [r3, #16]
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	43db      	mvns	r3, r3
 8002cae:	4013      	ands	r3, r2
 8002cb0:	610b      	str	r3, [r1, #16]
  }
}
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	e000ed00 	.word	0xe000ed00

08002cc0 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b04      	cmp	r3, #4
 8002ccc:	d106      	bne.n	8002cdc <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8002cce:	4a09      	ldr	r2, [pc, #36]	; (8002cf4 <SysTick_CLKSourceConfig+0x34>)
 8002cd0:	4b08      	ldr	r3, [pc, #32]	; (8002cf4 <SysTick_CLKSourceConfig+0x34>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f043 0304 	orr.w	r3, r3, #4
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	e005      	b.n	8002ce8 <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8002cdc:	4a05      	ldr	r2, [pc, #20]	; (8002cf4 <SysTick_CLKSourceConfig+0x34>)
 8002cde:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <SysTick_CLKSourceConfig+0x34>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f023 0304 	bic.w	r3, r3, #4
 8002ce6:	6013      	str	r3, [r2, #0]
  }
}
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	e000e010 	.word	0xe000e010

08002cf8 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 8002cfc:	4b09      	ldr	r3, [pc, #36]	; (8002d24 <EXTI_DeInit+0x2c>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8002d02:	4b08      	ldr	r3, [pc, #32]	; (8002d24 <EXTI_DeInit+0x2c>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8002d08:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <EXTI_DeInit+0x2c>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8002d0e:	4b05      	ldr	r3, [pc, #20]	; (8002d24 <EXTI_DeInit+0x2c>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8002d14:	4b03      	ldr	r3, [pc, #12]	; (8002d24 <EXTI_DeInit+0x2c>)
 8002d16:	4a04      	ldr	r2, [pc, #16]	; (8002d28 <EXTI_DeInit+0x30>)
 8002d18:	615a      	str	r2, [r3, #20]
}
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	40013c00 	.word	0x40013c00
 8002d28:	007fffff 	.word	0x007fffff

08002d2c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8002d38:	4b34      	ldr	r3, [pc, #208]	; (8002e0c <EXTI_Init+0xe0>)
 8002d3a:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	799b      	ldrb	r3, [r3, #6]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d04f      	beq.n	8002de4 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8002d44:	4931      	ldr	r1, [pc, #196]	; (8002e0c <EXTI_Init+0xe0>)
 8002d46:	4b31      	ldr	r3, [pc, #196]	; (8002e0c <EXTI_Init+0xe0>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	4013      	ands	r3, r2
 8002d52:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8002d54:	492d      	ldr	r1, [pc, #180]	; (8002e0c <EXTI_Init+0xe0>)
 8002d56:	4b2d      	ldr	r3, [pc, #180]	; (8002e0c <EXTI_Init+0xe0>)
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	4013      	ands	r3, r2
 8002d62:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	791b      	ldrb	r3, [r3, #4]
 8002d68:	461a      	mov	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	6811      	ldr	r1, [r2, #0]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6812      	ldr	r2, [r2, #0]
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002d7e:	4923      	ldr	r1, [pc, #140]	; (8002e0c <EXTI_Init+0xe0>)
 8002d80:	4b22      	ldr	r3, [pc, #136]	; (8002e0c <EXTI_Init+0xe0>)
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002d8e:	491f      	ldr	r1, [pc, #124]	; (8002e0c <EXTI_Init+0xe0>)
 8002d90:	4b1e      	ldr	r3, [pc, #120]	; (8002e0c <EXTI_Init+0xe0>)
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	795b      	ldrb	r3, [r3, #5]
 8002da2:	2b10      	cmp	r3, #16
 8002da4:	d10e      	bne.n	8002dc4 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8002da6:	4919      	ldr	r1, [pc, #100]	; (8002e0c <EXTI_Init+0xe0>)
 8002da8:	4b18      	ldr	r3, [pc, #96]	; (8002e0c <EXTI_Init+0xe0>)
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8002db4:	4915      	ldr	r1, [pc, #84]	; (8002e0c <EXTI_Init+0xe0>)
 8002db6:	4b15      	ldr	r3, [pc, #84]	; (8002e0c <EXTI_Init+0xe0>)
 8002db8:	68da      	ldr	r2, [r3, #12]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	60cb      	str	r3, [r1, #12]
 8002dc2:	e01d      	b.n	8002e00 <EXTI_Init+0xd4>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8002dc4:	4b11      	ldr	r3, [pc, #68]	; (8002e0c <EXTI_Init+0xe0>)
 8002dc6:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	795b      	ldrb	r3, [r3, #5]
 8002dcc:	461a      	mov	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	6811      	ldr	r1, [r2, #0]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6812      	ldr	r2, [r2, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	e00d      	b.n	8002e00 <EXTI_Init+0xd4>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	791b      	ldrb	r3, [r3, #4]
 8002de8:	461a      	mov	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	4413      	add	r3, r2
 8002dee:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	6811      	ldr	r1, [r2, #0]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6812      	ldr	r2, [r2, #0]
 8002dfa:	43d2      	mvns	r2, r2
 8002dfc:	400a      	ands	r2, r1
 8002dfe:	601a      	str	r2, [r3, #0]
  }
}
 8002e00:	3714      	adds	r7, #20
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	40013c00 	.word	0x40013c00

08002e10 <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	220c      	movs	r2, #12
 8002e28:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	719a      	strb	r2, [r3, #6]
}
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop

08002e3c <EXTI_GenerateSWInterrupt>:
  *         will be generated.
  *         This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8002e44:	4905      	ldr	r1, [pc, #20]	; (8002e5c <EXTI_GenerateSWInterrupt+0x20>)
 8002e46:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <EXTI_GenerateSWInterrupt+0x20>)
 8002e48:	691a      	ldr	r2, [r3, #16]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	610b      	str	r3, [r1, #16]
}
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	40013c00 	.word	0x40013c00

08002e60 <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8002e6c:	4b08      	ldr	r3, [pc, #32]	; (8002e90 <EXTI_GetFlagStatus+0x30>)
 8002e6e:	695a      	ldr	r2, [r3, #20]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4013      	ands	r3, r2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d002      	beq.n	8002e7e <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	73fb      	strb	r3, [r7, #15]
 8002e7c:	e001      	b.n	8002e82 <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	40013c00 	.word	0x40013c00

08002e94 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8002e9c:	4a03      	ldr	r2, [pc, #12]	; (8002eac <EXTI_ClearFlag+0x18>)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6153      	str	r3, [r2, #20]
}
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	40013c00 	.word	0x40013c00

08002eb0 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8002ebc:	4b08      	ldr	r3, [pc, #32]	; (8002ee0 <EXTI_GetITStatus+0x30>)
 8002ebe:	695a      	ldr	r2, [r3, #20]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d002      	beq.n	8002ece <EXTI_GetITStatus+0x1e>
  {
    bitstatus = SET;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	73fb      	strb	r3, [r7, #15]
 8002ecc:	e001      	b.n	8002ed2 <EXTI_GetITStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ed2:	7bfb      	ldrb	r3, [r7, #15]
  
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3714      	adds	r7, #20
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr
 8002ee0:	40013c00 	.word	0x40013c00

08002ee4 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8002eec:	4a03      	ldr	r2, [pc, #12]	; (8002efc <EXTI_ClearITPendingBit+0x18>)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6153      	str	r3, [r2, #20]
}
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	40013c00 	.word	0x40013c00

08002f00 <FSMC_NORSRAMDeInit>:
  *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d107      	bne.n	8002f1e <FSMC_NORSRAMDeInit+0x1e>
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 8002f0e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f243 01db 	movw	r1, #12507	; 0x30db
 8002f18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8002f1c:	e006      	b.n	8002f2c <FSMC_NORSRAMDeInit+0x2c>
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 8002f1e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f243 01d2 	movw	r1, #12498	; 0x30d2
 8002f28:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 8002f2c:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	3301      	adds	r3, #1
 8002f34:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8002f38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8002f3c:	4a05      	ldr	r2, [pc, #20]	; (8002f54 <FSMC_NORSRAMDeInit+0x54>)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8002f44:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	a0000104 	.word	0xa0000104

08002f58 <FSMC_NORSRAMInit>:
  *         that contains the configuration information for the FSMC NOR/SRAM 
  *         specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8002f58:	b480      	push	{r7}
 8002f5a:	b087      	sub	sp, #28
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpbcr = 0, tmpbtr = 0, tmpbwr = 0;
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	2300      	movs	r3, #0
 8002f66:	613b      	str	r3, [r7, #16]
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 

  /* Get the BTCR register value */
  tmpbcr = FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank];
 8002f6c:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f78:	617b      	str	r3, [r7, #20]

  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpbcr &= ((uint32_t)~(FSMC_BCR1_MBKEN    | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8002f7a:	697a      	ldr	r2, [r7, #20]
 8002f7c:	4b59      	ldr	r3, [pc, #356]	; (80030e4 <FSMC_NORSRAMInit+0x18c>)
 8002f7e:	4013      	ands	r3, r2
 8002f80:	617b      	str	r3, [r7, #20]
                         FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685a      	ldr	r2, [r3, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
                         FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8002f8a:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	68db      	ldr	r3, [r3, #12]
                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8002f90:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	691b      	ldr	r3, [r3, #16]
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8002f96:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	695b      	ldr	r3, [r3, #20]

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8002f9c:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	699b      	ldr	r3, [r3, #24]
  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8002fa2:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	69db      	ldr	r3, [r3, #28]
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8002fa8:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8002fae:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8002fb4:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8002fba:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8002fc0:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8002fc6:	4313      	orrs	r3, r2
                         FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8002fc8:	697a      	ldr	r2, [r7, #20]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	617b      	str	r3, [r7, #20]
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
			
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = tmpbcr;
 8002fce:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	2b08      	cmp	r3, #8
 8002fe2:	d10d      	bne.n	8003000 <FSMC_NORSRAMInit+0xa8>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 8002fe4:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6812      	ldr	r2, [r2, #0]
 8002ff4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8002ff8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ffc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
  
  /* Get the BTCR register value */
  tmpbtr = FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1];
 8003000:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	3301      	adds	r3, #1
 800300a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800300e:	613b      	str	r3, [r7, #16]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpbtr &= ((uint32_t)~(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8003016:	613b      	str	r3, [r7, #16]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800301c:	681a      	ldr	r2, [r3, #0]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	011b      	lsls	r3, r3, #4
  tmpbtr &= ((uint32_t)~(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8003026:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	021b      	lsls	r3, r3, #8
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8003030:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	041b      	lsls	r3, r3, #16
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 800303a:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	051b      	lsls	r3, r3, #20
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8003044:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	061b      	lsls	r3, r3, #24
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 800304e:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003054:	699b      	ldr	r3, [r3, #24]
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8003056:	4313      	orrs	r3, r2
  tmpbtr &= ((uint32_t)~(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8003058:	693a      	ldr	r2, [r7, #16]
 800305a:	4313      	orrs	r3, r2
 800305c:	613b      	str	r3, [r7, #16]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = tmpbtr;
 800305e:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	3301      	adds	r3, #1
 8003068:	693a      	ldr	r2, [r7, #16]
 800306a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003072:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003076:	d129      	bne.n	80030cc <FSMC_NORSRAMInit+0x174>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    
    /* Get the BWTR register value */
    tmpbwr = FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank];
 8003078:	4a1b      	ldr	r2, [pc, #108]	; (80030e8 <FSMC_NORSRAMInit+0x190>)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003082:	60fb      	str	r3, [r7, #12]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	4b19      	ldr	r3, [pc, #100]	; (80030ec <FSMC_NORSRAMInit+0x194>)
 8003088:	4013      	ands	r3, r2
 800308a:	60fb      	str	r3, [r7, #12]
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003090:	681a      	ldr	r2, [r3, #0]
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	011b      	lsls	r3, r3, #4
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 800309a:	431a      	orrs	r2, r3
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	021b      	lsls	r3, r3, #8
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 80030a4:	431a      	orrs	r2, r3
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	041b      	lsls	r3, r3, #16
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 80030ae:	431a      	orrs	r2, r3
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
                        FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b4:	699b      	ldr	r3, [r3, #24]
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 80030b6:	4313      	orrs	r3, r2
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
                        FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
    
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = tmpbwr;
 80030be:	490a      	ldr	r1, [pc, #40]	; (80030e8 <FSMC_NORSRAMInit+0x190>)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68fa      	ldr	r2, [r7, #12]
 80030c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80030ca:	e006      	b.n	80030da <FSMC_NORSRAMInit+0x182>
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 80030cc:	4a06      	ldr	r2, [pc, #24]	; (80030e8 <FSMC_NORSRAMInit+0x190>)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80030d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  }
}
 80030da:	371c      	adds	r7, #28
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	fff70080 	.word	0xfff70080
 80030e8:	a0000104 	.word	0xa0000104
 80030ec:	cff00000 	.word	0xcff00000

080030f0 <FSMC_NORSRAMStructInit>:
  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
  *         which will be initialized.
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2202      	movs	r2, #2
 8003102:	605a      	str	r2, [r3, #4]
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	609a      	str	r2, [r3, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	60da      	str	r2, [r3, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	611a      	str	r2, [r3, #16]
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	615a      	str	r2, [r3, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	61da      	str	r2, [r3, #28]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	621a      	str	r2, [r3, #32]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003134:	625a      	str	r2, [r3, #36]	; 0x24
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800313c:	629a      	str	r2, [r3, #40]	; 0x28
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	62da      	str	r2, [r3, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	631a      	str	r2, [r3, #48]	; 0x30
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct = (FSMC_NORSRAMTimingInitTypeDef*)((uint32_t)&FSMC_DefaultTimingStruct);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a04      	ldr	r2, [pc, #16]	; (8003160 <FSMC_NORSRAMStructInit+0x70>)
 800314e:	635a      	str	r2, [r3, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct = (FSMC_NORSRAMTimingInitTypeDef*)((uint32_t)&FSMC_DefaultTimingStruct);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a03      	ldr	r2, [pc, #12]	; (8003160 <FSMC_NORSRAMStructInit+0x70>)
 8003154:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	0800c67c 	.word	0x0800c67c

08003164 <FSMC_NORSRAMCmd>:
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003170:	78fb      	ldrb	r3, [r7, #3]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00c      	beq.n	8003190 <FSMC_NORSRAMCmd+0x2c>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 8003176:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 800317a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003184:	f043 0201 	orr.w	r2, r3, #1
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800318e:	e00b      	b.n	80031a8 <FSMC_NORSRAMCmd+0x44>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 8003190:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8003194:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800319e:	4b05      	ldr	r3, [pc, #20]	; (80031b4 <FSMC_NORSRAMCmd+0x50>)
 80031a0:	4013      	ands	r3, r2
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  }
}
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	000ffffe 	.word	0x000ffffe

080031b8 <FSMC_NANDDeInit>:
  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
  * @retval None
  */
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b10      	cmp	r3, #16
 80031c4:	d10e      	bne.n	80031e4 <FSMC_NANDDeInit+0x2c>
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 80031c6:	4b11      	ldr	r3, [pc, #68]	; (800320c <FSMC_NANDDeInit+0x54>)
 80031c8:	2218      	movs	r2, #24
 80031ca:	601a      	str	r2, [r3, #0]
    FSMC_Bank2->SR2 = 0x00000040;
 80031cc:	4b0f      	ldr	r3, [pc, #60]	; (800320c <FSMC_NANDDeInit+0x54>)
 80031ce:	2240      	movs	r2, #64	; 0x40
 80031d0:	605a      	str	r2, [r3, #4]
    FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 80031d2:	4b0e      	ldr	r3, [pc, #56]	; (800320c <FSMC_NANDDeInit+0x54>)
 80031d4:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80031d8:	609a      	str	r2, [r3, #8]
    FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 80031da:	4b0c      	ldr	r3, [pc, #48]	; (800320c <FSMC_NANDDeInit+0x54>)
 80031dc:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80031e0:	60da      	str	r2, [r3, #12]
 80031e2:	e00d      	b.n	8003200 <FSMC_NANDDeInit+0x48>
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 80031e4:	4b0a      	ldr	r3, [pc, #40]	; (8003210 <FSMC_NANDDeInit+0x58>)
 80031e6:	2218      	movs	r2, #24
 80031e8:	601a      	str	r2, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 80031ea:	4b09      	ldr	r3, [pc, #36]	; (8003210 <FSMC_NANDDeInit+0x58>)
 80031ec:	2240      	movs	r2, #64	; 0x40
 80031ee:	605a      	str	r2, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 80031f0:	4b07      	ldr	r3, [pc, #28]	; (8003210 <FSMC_NANDDeInit+0x58>)
 80031f2:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80031f6:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 80031f8:	4b05      	ldr	r3, [pc, #20]	; (8003210 <FSMC_NANDDeInit+0x58>)
 80031fa:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80031fe:	60da      	str	r2, [r3, #12]
  }  
}
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	a0000060 	.word	0xa0000060
 8003210:	a0000080 	.word	0xa0000080

08003214 <FSMC_NANDInit>:
  * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
  *         contains the configuration information for the FSMC NAND specified Banks.                       
  * @retval None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 8003214:	b480      	push	{r7}
 8003216:	b087      	sub	sp, #28
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]
 8003220:	2300      	movs	r3, #0
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	2300      	movs	r3, #0
 8003226:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b10      	cmp	r3, #16
 800322e:	d103      	bne.n	8003238 <FSMC_NANDInit+0x24>
  {
  /* Get the NAND bank 2 register value */
    tmppcr = FSMC_Bank2->PCR2;
 8003230:	4b41      	ldr	r3, [pc, #260]	; (8003338 <FSMC_NANDInit+0x124>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	617b      	str	r3, [r7, #20]
 8003236:	e002      	b.n	800323e <FSMC_NANDInit+0x2a>
  }
  else
  {
  /* Get the NAND bank 3 register value */
    tmppcr = FSMC_Bank3->PCR3;
 8003238:	4b40      	ldr	r3, [pc, #256]	; (800333c <FSMC_NANDInit+0x128>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	617b      	str	r3, [r7, #20]
  }

  /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
  tmppcr &= ((uint32_t)~(FSMC_PCR2_PWAITEN  | FSMC_PCR2_PBKEN | FSMC_PCR2_PTYP | \
 800323e:	697a      	ldr	r2, [r7, #20]
 8003240:	4b3f      	ldr	r3, [pc, #252]	; (8003340 <FSMC_NANDInit+0x12c>)
 8003242:	4013      	ands	r3, r2
 8003244:	617b      	str	r3, [r7, #20]
                         FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \
                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685a      	ldr	r2, [r3, #4]
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
                         FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \
                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
 800324e:	431a      	orrs	r2, r3
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
                      FSMC_NANDInitStruct->FSMC_ECC |
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68db      	ldr	r3, [r3, #12]
                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8003254:	431a      	orrs	r2, r3
                      FSMC_NANDInitStruct->FSMC_ECC |
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	691b      	ldr	r3, [r3, #16]
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
                      FSMC_NANDInitStruct->FSMC_ECC |
 800325a:	431a      	orrs	r2, r3
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	695b      	ldr	r3, [r3, #20]
 8003260:	025b      	lsls	r3, r3, #9
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
                      FSMC_NANDInitStruct->FSMC_ECC |
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8003262:	431a      	orrs	r2, r3
                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
                      (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	699b      	ldr	r3, [r3, #24]
 8003268:	035b      	lsls	r3, r3, #13
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
                      FSMC_NANDInitStruct->FSMC_ECC |
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 800326a:	431a      	orrs	r2, r3
  tmppcr &= ((uint32_t)~(FSMC_PCR2_PWAITEN  | FSMC_PCR2_PBKEN | FSMC_PCR2_PTYP | \
                         FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \
                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	4313      	orrs	r3, r2
 8003270:	f043 0308 	orr.w	r3, r3, #8
 8003274:	617b      	str	r3, [r7, #20]
                      FSMC_NANDInitStruct->FSMC_ECC |
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
                      (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
    
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2b10      	cmp	r3, #16
 800327c:	d103      	bne.n	8003286 <FSMC_NANDInit+0x72>
  {
    /* Get the NAND bank 2 register value */
    tmppmem = FSMC_Bank2->PMEM2;
 800327e:	4b2e      	ldr	r3, [pc, #184]	; (8003338 <FSMC_NANDInit+0x124>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	613b      	str	r3, [r7, #16]
 8003284:	e002      	b.n	800328c <FSMC_NANDInit+0x78>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmppmem = FSMC_Bank3->PMEM3;
 8003286:	4b2d      	ldr	r3, [pc, #180]	; (800333c <FSMC_NANDInit+0x128>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	613b      	str	r3, [r7, #16]
  } 
  
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
 800328c:	2300      	movs	r3, #0
 800328e:	613b      	str	r3, [r7, #16]
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	69db      	ldr	r3, [r3, #28]
 8003294:	681a      	ldr	r2, [r3, #0]
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	021b      	lsls	r3, r3, #8
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 800329e:	431a      	orrs	r2, r3
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	041b      	lsls	r3, r3, #16
  tmppmem &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80032a8:	431a      	orrs	r2, r3
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	061b      	lsls	r3, r3, #24
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80032b2:	4313      	orrs	r3, r2
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 

  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2b10      	cmp	r3, #16
 80032c0:	d103      	bne.n	80032ca <FSMC_NANDInit+0xb6>
  {
    /* Get the NAND bank 2 register value */
    tmppatt = FSMC_Bank2->PATT2;
 80032c2:	4b1d      	ldr	r3, [pc, #116]	; (8003338 <FSMC_NANDInit+0x124>)
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	e002      	b.n	80032d0 <FSMC_NANDInit+0xbc>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmppatt = FSMC_Bank2->PATT2;
 80032ca:	4b1b      	ldr	r3, [pc, #108]	; (8003338 <FSMC_NANDInit+0x124>)
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	60fb      	str	r3, [r7, #12]
  } 
  
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
 80032d0:	2300      	movs	r3, #0
 80032d2:	60fb      	str	r3, [r7, #12]
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	681a      	ldr	r2, [r3, #0]
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	021b      	lsls	r3, r3, #8
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80032e2:	431a      	orrs	r2, r3
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	041b      	lsls	r3, r3, #16
  tmppatt &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80032ec:	431a      	orrs	r2, r3
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	061b      	lsls	r3, r3, #24
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80032f6:	4313      	orrs	r3, r2
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2b10      	cmp	r3, #16
 8003304:	d109      	bne.n	800331a <FSMC_NANDInit+0x106>
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8003306:	4a0c      	ldr	r2, [pc, #48]	; (8003338 <FSMC_NANDInit+0x124>)
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	6013      	str	r3, [r2, #0]
    FSMC_Bank2->PMEM2 = tmppmem;
 800330c:	4a0a      	ldr	r2, [pc, #40]	; (8003338 <FSMC_NANDInit+0x124>)
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	6093      	str	r3, [r2, #8]
    FSMC_Bank2->PATT2 = tmppatt;
 8003312:	4a09      	ldr	r2, [pc, #36]	; (8003338 <FSMC_NANDInit+0x124>)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	60d3      	str	r3, [r2, #12]
 8003318:	e008      	b.n	800332c <FSMC_NANDInit+0x118>
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 800331a:	4a08      	ldr	r2, [pc, #32]	; (800333c <FSMC_NANDInit+0x128>)
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	6013      	str	r3, [r2, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 8003320:	4a06      	ldr	r2, [pc, #24]	; (800333c <FSMC_NANDInit+0x128>)
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	6093      	str	r3, [r2, #8]
    FSMC_Bank3->PATT3 = tmppatt;
 8003326:	4a05      	ldr	r2, [pc, #20]	; (800333c <FSMC_NANDInit+0x128>)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	60d3      	str	r3, [r2, #12]
  }
}
 800332c:	371c      	adds	r7, #28
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	a0000060 	.word	0xa0000060
 800333c:	a0000080 	.word	0xa0000080
 8003340:	fff00181 	.word	0xfff00181

08003344 <FSMC_NANDStructInit>:
  * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2210      	movs	r2, #16
 8003350:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	60da      	str	r2, [r3, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	611a      	str	r2, [r3, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	615a      	str	r2, [r3, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	619a      	str	r2, [r3, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	22fc      	movs	r2, #252	; 0xfc
 800337c:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	22fc      	movs	r2, #252	; 0xfc
 8003384:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	22fc      	movs	r2, #252	; 0xfc
 800338c:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	22fc      	movs	r2, #252	; 0xfc
 8003394:	60da      	str	r2, [r3, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	22fc      	movs	r2, #252	; 0xfc
 800339c:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	22fc      	movs	r2, #252	; 0xfc
 80033a4:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	22fc      	movs	r2, #252	; 0xfc
 80033ac:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a1b      	ldr	r3, [r3, #32]
 80033b2:	22fc      	movs	r2, #252	; 0xfc
 80033b4:	60da      	str	r2, [r3, #12]
}
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <FSMC_NANDCmd>:
  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	460b      	mov	r3, r1
 80033ca:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80033cc:	78fb      	ldrb	r3, [r7, #3]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d010      	beq.n	80033f4 <FSMC_NANDCmd+0x34>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b10      	cmp	r3, #16
 80033d6:	d106      	bne.n	80033e6 <FSMC_NANDCmd+0x26>
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 80033d8:	4a11      	ldr	r2, [pc, #68]	; (8003420 <FSMC_NANDCmd+0x60>)
 80033da:	4b11      	ldr	r3, [pc, #68]	; (8003420 <FSMC_NANDCmd+0x60>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f043 0304 	orr.w	r3, r3, #4
 80033e2:	6013      	str	r3, [r2, #0]
 80033e4:	e016      	b.n	8003414 <FSMC_NANDCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 80033e6:	4a0f      	ldr	r2, [pc, #60]	; (8003424 <FSMC_NANDCmd+0x64>)
 80033e8:	4b0e      	ldr	r3, [pc, #56]	; (8003424 <FSMC_NANDCmd+0x64>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f043 0304 	orr.w	r3, r3, #4
 80033f0:	6013      	str	r3, [r2, #0]
 80033f2:	e00f      	b.n	8003414 <FSMC_NANDCmd+0x54>
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b10      	cmp	r3, #16
 80033f8:	d106      	bne.n	8003408 <FSMC_NANDCmd+0x48>
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 80033fa:	4909      	ldr	r1, [pc, #36]	; (8003420 <FSMC_NANDCmd+0x60>)
 80033fc:	4b08      	ldr	r3, [pc, #32]	; (8003420 <FSMC_NANDCmd+0x60>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	4b09      	ldr	r3, [pc, #36]	; (8003428 <FSMC_NANDCmd+0x68>)
 8003402:	4013      	ands	r3, r2
 8003404:	600b      	str	r3, [r1, #0]
 8003406:	e005      	b.n	8003414 <FSMC_NANDCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 8003408:	4906      	ldr	r1, [pc, #24]	; (8003424 <FSMC_NANDCmd+0x64>)
 800340a:	4b06      	ldr	r3, [pc, #24]	; (8003424 <FSMC_NANDCmd+0x64>)
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	4b06      	ldr	r3, [pc, #24]	; (8003428 <FSMC_NANDCmd+0x68>)
 8003410:	4013      	ands	r3, r2
 8003412:	600b      	str	r3, [r1, #0]
    }
  }
}
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	a0000060 	.word	0xa0000060
 8003424:	a0000080 	.word	0xa0000080
 8003428:	000ffffb 	.word	0x000ffffb

0800342c <FSMC_NANDECCCmd>:
  * @param  NewState: new state of the FSMC NAND ECC feature.  
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	460b      	mov	r3, r1
 8003436:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003438:	78fb      	ldrb	r3, [r7, #3]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d010      	beq.n	8003460 <FSMC_NANDECCCmd+0x34>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b10      	cmp	r3, #16
 8003442:	d106      	bne.n	8003452 <FSMC_NANDECCCmd+0x26>
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 8003444:	4a11      	ldr	r2, [pc, #68]	; (800348c <FSMC_NANDECCCmd+0x60>)
 8003446:	4b11      	ldr	r3, [pc, #68]	; (800348c <FSMC_NANDECCCmd+0x60>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800344e:	6013      	str	r3, [r2, #0]
 8003450:	e016      	b.n	8003480 <FSMC_NANDECCCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 8003452:	4a0f      	ldr	r2, [pc, #60]	; (8003490 <FSMC_NANDECCCmd+0x64>)
 8003454:	4b0e      	ldr	r3, [pc, #56]	; (8003490 <FSMC_NANDECCCmd+0x64>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800345c:	6013      	str	r3, [r2, #0]
 800345e:	e00f      	b.n	8003480 <FSMC_NANDECCCmd+0x54>
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b10      	cmp	r3, #16
 8003464:	d106      	bne.n	8003474 <FSMC_NANDECCCmd+0x48>
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 8003466:	4909      	ldr	r1, [pc, #36]	; (800348c <FSMC_NANDECCCmd+0x60>)
 8003468:	4b08      	ldr	r3, [pc, #32]	; (800348c <FSMC_NANDECCCmd+0x60>)
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	4b09      	ldr	r3, [pc, #36]	; (8003494 <FSMC_NANDECCCmd+0x68>)
 800346e:	4013      	ands	r3, r2
 8003470:	600b      	str	r3, [r1, #0]
 8003472:	e005      	b.n	8003480 <FSMC_NANDECCCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 8003474:	4906      	ldr	r1, [pc, #24]	; (8003490 <FSMC_NANDECCCmd+0x64>)
 8003476:	4b06      	ldr	r3, [pc, #24]	; (8003490 <FSMC_NANDECCCmd+0x64>)
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	4b06      	ldr	r3, [pc, #24]	; (8003494 <FSMC_NANDECCCmd+0x68>)
 800347c:	4013      	ands	r3, r2
 800347e:	600b      	str	r3, [r1, #0]
    }
  }
}
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	a0000060 	.word	0xa0000060
 8003490:	a0000080 	.word	0xa0000080
 8003494:	000fffbf 	.word	0x000fffbf

08003498 <FSMC_GetECC>:
  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
  * @retval The Error Correction Code (ECC) value.
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t eccval = 0x00000000;
 80034a0:	2300      	movs	r3, #0
 80034a2:	60fb      	str	r3, [r7, #12]
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b10      	cmp	r3, #16
 80034a8:	d103      	bne.n	80034b2 <FSMC_GetECC+0x1a>
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 80034aa:	4b07      	ldr	r3, [pc, #28]	; (80034c8 <FSMC_GetECC+0x30>)
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	60fb      	str	r3, [r7, #12]
 80034b0:	e002      	b.n	80034b8 <FSMC_GetECC+0x20>
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 80034b2:	4b06      	ldr	r3, [pc, #24]	; (80034cc <FSMC_GetECC+0x34>)
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	60fb      	str	r3, [r7, #12]
  }
  /* Return the error correction code value */
  return(eccval);
 80034b8:	68fb      	ldr	r3, [r7, #12]
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3714      	adds	r7, #20
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	a0000060 	.word	0xa0000060
 80034cc:	a0000080 	.word	0xa0000080

080034d0 <FSMC_PCCARDDeInit>:
  * @brief  De-initializes the FSMC PCCARD Bank registers to their default reset values.
  * @param  None                       
  * @retval None
  */
void FSMC_PCCARDDeInit(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 80034d4:	4b0a      	ldr	r3, [pc, #40]	; (8003500 <FSMC_PCCARDDeInit+0x30>)
 80034d6:	2218      	movs	r2, #24
 80034d8:	601a      	str	r2, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 80034da:	4b09      	ldr	r3, [pc, #36]	; (8003500 <FSMC_PCCARDDeInit+0x30>)
 80034dc:	2200      	movs	r2, #0
 80034de:	605a      	str	r2, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 80034e0:	4b07      	ldr	r3, [pc, #28]	; (8003500 <FSMC_PCCARDDeInit+0x30>)
 80034e2:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80034e6:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 80034e8:	4b05      	ldr	r3, [pc, #20]	; (8003500 <FSMC_PCCARDDeInit+0x30>)
 80034ea:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80034ee:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 80034f0:	4b03      	ldr	r3, [pc, #12]	; (8003500 <FSMC_PCCARDDeInit+0x30>)
 80034f2:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80034f6:	611a      	str	r2, [r3, #16]
}
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	a00000a0 	.word	0xa00000a0

08003504 <FSMC_PCCARDInit>:
  * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
  *         that contains the configuration information for the FSMC PCCARD Bank.                       
  * @retval None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8003504:	b480      	push	{r7}
 8003506:	b087      	sub	sp, #28
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
   uint32_t tmppcr4 = 0, tmppmem4 = 0, tmppatt4 = 0, tmppio4 = 0;
 800350c:	2300      	movs	r3, #0
 800350e:	617b      	str	r3, [r7, #20]
 8003510:	2300      	movs	r3, #0
 8003512:	613b      	str	r3, [r7, #16]
 8003514:	2300      	movs	r3, #0
 8003516:	60fb      	str	r3, [r7, #12]
 8003518:	2300      	movs	r3, #0
 800351a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Get PCCARD control register value */
  tmppcr4 = FSMC_Bank4->PCR4;
 800351c:	4b3b      	ldr	r3, [pc, #236]	; (800360c <FSMC_PCCARDInit+0x108>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	617b      	str	r3, [r7, #20]
  
  /* Clear TAR, TCLR, PWAITEN and PWID bits */
  tmppcr4 &= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 8003528:	f023 0332 	bic.w	r3, r3, #50	; 0x32
 800352c:	617b      	str	r3, [r7, #20]
                          FSMC_PCR4_PWID));
					   
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681a      	ldr	r2, [r3, #0]
                       FSMC_MemoryDataWidth_16b |  
                       (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	025b      	lsls	r3, r3, #9
  tmppcr4 &= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \
                          FSMC_PCR4_PWID));
					   
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                       FSMC_MemoryDataWidth_16b |  
 8003538:	431a      	orrs	r2, r3
                       (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                       (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	035b      	lsls	r3, r3, #13
                          FSMC_PCR4_PWID));
					   
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                       FSMC_MemoryDataWidth_16b |  
                       (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8003540:	431a      	orrs	r2, r3
  /* Clear TAR, TCLR, PWAITEN and PWID bits */
  tmppcr4 &= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \
                          FSMC_PCR4_PWID));
					   
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	4313      	orrs	r3, r2
 8003546:	f043 0310 	orr.w	r3, r3, #16
 800354a:	617b      	str	r3, [r7, #20]
                       FSMC_MemoryDataWidth_16b |  
                       (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                       (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
  
  FSMC_Bank4->PCR4 = tmppcr4;
 800354c:	4a2f      	ldr	r2, [pc, #188]	; (800360c <FSMC_PCCARDInit+0x108>)
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	6013      	str	r3, [r2, #0]
  
  /* Get PCCARD common space timing register value */
  tmppmem4 = FSMC_Bank4->PMEM4;
 8003552:	4b2e      	ldr	r3, [pc, #184]	; (800360c <FSMC_PCCARDInit+0x108>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	613b      	str	r3, [r7, #16]
  
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem4 &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
 8003558:	2300      	movs	r3, #0
 800355a:	613b      	str	r3, [r7, #16]
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	681a      	ldr	r2, [r3, #0]
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	021b      	lsls	r3, r3, #8
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem4 &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 800356a:	431a      	orrs	r2, r3
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	041b      	lsls	r3, r3, #16
  tmppmem4 &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003574:	431a      	orrs	r2, r3
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	061b      	lsls	r3, r3, #24
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800357e:	4313      	orrs	r3, r2
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem4 &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4313      	orrs	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
   
  FSMC_Bank4->PMEM4 = tmppmem4;
 8003586:	4a21      	ldr	r2, [pc, #132]	; (800360c <FSMC_PCCARDInit+0x108>)
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	6093      	str	r3, [r2, #8]
  
  /* Get PCCARD timing parameters */
  tmppatt4 = FSMC_Bank4->PATT4;
 800358c:	4b1f      	ldr	r3, [pc, #124]	; (800360c <FSMC_PCCARDInit+0x108>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	60fb      	str	r3, [r7, #12]

  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt4 &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	681a      	ldr	r2, [r3, #0]
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	021b      	lsls	r3, r3, #8
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt4 &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80035a4:	431a      	orrs	r2, r3
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	041b      	lsls	r3, r3, #16
  tmppatt4 &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80035ae:	431a      	orrs	r2, r3
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	061b      	lsls	r3, r3, #24
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80035b8:	4313      	orrs	r3, r2
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt4 &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	4313      	orrs	r3, r2
 80035be:	60fb      	str	r3, [r7, #12]
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
   
  FSMC_Bank4->PATT4 = tmppatt4;
 80035c0:	4a12      	ldr	r2, [pc, #72]	; (800360c <FSMC_PCCARDInit+0x108>)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	60d3      	str	r3, [r2, #12]

  /* Get FSMC_PCCARD device timing parameters */
  tmppio4 = FSMC_Bank4->PIO4;
 80035c6:	4b11      	ldr	r3, [pc, #68]	; (800360c <FSMC_PCCARDInit+0x108>)
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	60bb      	str	r3, [r7, #8]

  /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
  tmppio4 &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
 80035cc:	2300      	movs	r3, #0
 80035ce:	60bb      	str	r3, [r7, #8]
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	681a      	ldr	r2, [r3, #0]
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	021b      	lsls	r3, r3, #8
  /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
  tmppio4 &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80035de:	431a      	orrs	r2, r3
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	041b      	lsls	r3, r3, #16
  tmppio4 &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80035e8:	431a      	orrs	r2, r3
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	061b      	lsls	r3, r3, #24
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80035f2:	4313      	orrs	r3, r2
  /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
  tmppio4 &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60bb      	str	r3, [r7, #8]
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
  
  FSMC_Bank4->PIO4 = tmppio4;					 
 80035fa:	4a04      	ldr	r2, [pc, #16]	; (800360c <FSMC_PCCARDInit+0x108>)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	6113      	str	r3, [r2, #16]
}
 8003600:	371c      	adds	r7, #28
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	a00000a0 	.word	0xa00000a0

08003610 <FSMC_PCCARDStructInit>:
  * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	22fc      	movs	r2, #252	; 0xfc
 8003630:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	22fc      	movs	r2, #252	; 0xfc
 8003638:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	22fc      	movs	r2, #252	; 0xfc
 8003640:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	22fc      	movs	r2, #252	; 0xfc
 8003648:	60da      	str	r2, [r3, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	22fc      	movs	r2, #252	; 0xfc
 8003650:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	22fc      	movs	r2, #252	; 0xfc
 8003658:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	22fc      	movs	r2, #252	; 0xfc
 8003660:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	22fc      	movs	r2, #252	; 0xfc
 8003668:	60da      	str	r2, [r3, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	22fc      	movs	r2, #252	; 0xfc
 8003670:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	22fc      	movs	r2, #252	; 0xfc
 8003678:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	22fc      	movs	r2, #252	; 0xfc
 8003680:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	22fc      	movs	r2, #252	; 0xfc
 8003688:	60da      	str	r2, [r3, #12]
}
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <FSMC_PCCARDCmd>:
  * @param  NewState: new state of the PCCARD Memory Bank.  
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	4603      	mov	r3, r0
 800369c:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800369e:	79fb      	ldrb	r3, [r7, #7]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d006      	beq.n	80036b2 <FSMC_PCCARDCmd+0x1e>
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 80036a4:	4a08      	ldr	r2, [pc, #32]	; (80036c8 <FSMC_PCCARDCmd+0x34>)
 80036a6:	4b08      	ldr	r3, [pc, #32]	; (80036c8 <FSMC_PCCARDCmd+0x34>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f043 0304 	orr.w	r3, r3, #4
 80036ae:	6013      	str	r3, [r2, #0]
 80036b0:	e005      	b.n	80036be <FSMC_PCCARDCmd+0x2a>
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 80036b2:	4905      	ldr	r1, [pc, #20]	; (80036c8 <FSMC_PCCARDCmd+0x34>)
 80036b4:	4b04      	ldr	r3, [pc, #16]	; (80036c8 <FSMC_PCCARDCmd+0x34>)
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	4b04      	ldr	r3, [pc, #16]	; (80036cc <FSMC_PCCARDCmd+0x38>)
 80036ba:	4013      	ands	r3, r2
 80036bc:	600b      	str	r3, [r1, #0]
  }
}
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr
 80036c8:	a00000a0 	.word	0xa00000a0
 80036cc:	000ffffb 	.word	0x000ffffb

080036d0 <FSMC_ITConfig>:
  * @param  NewState: new state of the specified FSMC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	60b9      	str	r1, [r7, #8]
 80036da:	4613      	mov	r3, r2
 80036dc:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d01b      	beq.n	800371c <FSMC_ITConfig+0x4c>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2b10      	cmp	r3, #16
 80036e8:	d106      	bne.n	80036f8 <FSMC_ITConfig+0x28>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 80036ea:	491e      	ldr	r1, [pc, #120]	; (8003764 <FSMC_ITConfig+0x94>)
 80036ec:	4b1d      	ldr	r3, [pc, #116]	; (8003764 <FSMC_ITConfig+0x94>)
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	604b      	str	r3, [r1, #4]
 80036f6:	e02f      	b.n	8003758 <FSMC_ITConfig+0x88>
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036fe:	d106      	bne.n	800370e <FSMC_ITConfig+0x3e>
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 8003700:	4919      	ldr	r1, [pc, #100]	; (8003768 <FSMC_ITConfig+0x98>)
 8003702:	4b19      	ldr	r3, [pc, #100]	; (8003768 <FSMC_ITConfig+0x98>)
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	4313      	orrs	r3, r2
 800370a:	604b      	str	r3, [r1, #4]
 800370c:	e024      	b.n	8003758 <FSMC_ITConfig+0x88>
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 800370e:	4917      	ldr	r1, [pc, #92]	; (800376c <FSMC_ITConfig+0x9c>)
 8003710:	4b16      	ldr	r3, [pc, #88]	; (800376c <FSMC_ITConfig+0x9c>)
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	4313      	orrs	r3, r2
 8003718:	604b      	str	r3, [r1, #4]
 800371a:	e01d      	b.n	8003758 <FSMC_ITConfig+0x88>
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b10      	cmp	r3, #16
 8003720:	d107      	bne.n	8003732 <FSMC_ITConfig+0x62>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 8003722:	4910      	ldr	r1, [pc, #64]	; (8003764 <FSMC_ITConfig+0x94>)
 8003724:	4b0f      	ldr	r3, [pc, #60]	; (8003764 <FSMC_ITConfig+0x94>)
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	43db      	mvns	r3, r3
 800372c:	4013      	ands	r3, r2
 800372e:	604b      	str	r3, [r1, #4]
 8003730:	e012      	b.n	8003758 <FSMC_ITConfig+0x88>
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003738:	d107      	bne.n	800374a <FSMC_ITConfig+0x7a>
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 800373a:	490b      	ldr	r1, [pc, #44]	; (8003768 <FSMC_ITConfig+0x98>)
 800373c:	4b0a      	ldr	r3, [pc, #40]	; (8003768 <FSMC_ITConfig+0x98>)
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	43db      	mvns	r3, r3
 8003744:	4013      	ands	r3, r2
 8003746:	604b      	str	r3, [r1, #4]
 8003748:	e006      	b.n	8003758 <FSMC_ITConfig+0x88>
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 800374a:	4908      	ldr	r1, [pc, #32]	; (800376c <FSMC_ITConfig+0x9c>)
 800374c:	4b07      	ldr	r3, [pc, #28]	; (800376c <FSMC_ITConfig+0x9c>)
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	43db      	mvns	r3, r3
 8003754:	4013      	ands	r3, r2
 8003756:	604b      	str	r3, [r1, #4]
    }
  }
}
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	a0000060 	.word	0xa0000060
 8003768:	a0000080 	.word	0xa0000080
 800376c:	a00000a0 	.word	0xa00000a0

08003770 <FSMC_GetFlagStatus>:
  *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
  *            @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
  * @retval The new state of FSMC_FLAG (SET or RESET).
  */
FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800377a:	2300      	movs	r3, #0
 800377c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsr = 0x00000000;
 800377e:	2300      	movs	r3, #0
 8003780:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b10      	cmp	r3, #16
 8003786:	d103      	bne.n	8003790 <FSMC_GetFlagStatus+0x20>
  {
    tmpsr = FSMC_Bank2->SR2;
 8003788:	4b0f      	ldr	r3, [pc, #60]	; (80037c8 <FSMC_GetFlagStatus+0x58>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	e00a      	b.n	80037a6 <FSMC_GetFlagStatus+0x36>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003796:	d103      	bne.n	80037a0 <FSMC_GetFlagStatus+0x30>
  {
    tmpsr = FSMC_Bank3->SR3;
 8003798:	4b0c      	ldr	r3, [pc, #48]	; (80037cc <FSMC_GetFlagStatus+0x5c>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	60bb      	str	r3, [r7, #8]
 800379e:	e002      	b.n	80037a6 <FSMC_GetFlagStatus+0x36>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 80037a0:	4b0b      	ldr	r3, [pc, #44]	; (80037d0 <FSMC_GetFlagStatus+0x60>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	60bb      	str	r3, [r7, #8]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	4013      	ands	r3, r2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <FSMC_GetFlagStatus+0x46>
  {
    bitstatus = SET;
 80037b0:	2301      	movs	r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
 80037b4:	e001      	b.n	80037ba <FSMC_GetFlagStatus+0x4a>
  }
  else
  {
    bitstatus = RESET;
 80037b6:	2300      	movs	r3, #0
 80037b8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 80037ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	a0000060 	.word	0xa0000060
 80037cc:	a0000080 	.word	0xa0000080
 80037d0:	a00000a0 	.word	0xa00000a0

080037d4 <FSMC_ClearFlag>:
  *            @arg FSMC_FLAG_Level: Level detection Flag.
  *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
  * @retval None
  */
void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b10      	cmp	r3, #16
 80037e2:	d107      	bne.n	80037f4 <FSMC_ClearFlag+0x20>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 80037e4:	490f      	ldr	r1, [pc, #60]	; (8003824 <FSMC_ClearFlag+0x50>)
 80037e6:	4b0f      	ldr	r3, [pc, #60]	; (8003824 <FSMC_ClearFlag+0x50>)
 80037e8:	685a      	ldr	r2, [r3, #4]
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	43db      	mvns	r3, r3
 80037ee:	4013      	ands	r3, r2
 80037f0:	604b      	str	r3, [r1, #4]
 80037f2:	e012      	b.n	800381a <FSMC_ClearFlag+0x46>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037fa:	d107      	bne.n	800380c <FSMC_ClearFlag+0x38>
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 80037fc:	490a      	ldr	r1, [pc, #40]	; (8003828 <FSMC_ClearFlag+0x54>)
 80037fe:	4b0a      	ldr	r3, [pc, #40]	; (8003828 <FSMC_ClearFlag+0x54>)
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	43db      	mvns	r3, r3
 8003806:	4013      	ands	r3, r2
 8003808:	604b      	str	r3, [r1, #4]
 800380a:	e006      	b.n	800381a <FSMC_ClearFlag+0x46>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 800380c:	4907      	ldr	r1, [pc, #28]	; (800382c <FSMC_ClearFlag+0x58>)
 800380e:	4b07      	ldr	r3, [pc, #28]	; (800382c <FSMC_ClearFlag+0x58>)
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	43db      	mvns	r3, r3
 8003816:	4013      	ands	r3, r2
 8003818:	604b      	str	r3, [r1, #4]
  }
}
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr
 8003824:	a0000060 	.word	0xa0000060
 8003828:	a0000080 	.word	0xa0000080
 800382c:	a00000a0 	.word	0xa00000a0

08003830 <FSMC_GetITStatus>:
  *            @arg FSMC_IT_Level: Level edge detection interrupt.
  *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
  * @retval The new state of FSMC_IT (SET or RESET).
  */
ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
{
 8003830:	b480      	push	{r7}
 8003832:	b087      	sub	sp, #28
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 800383a:	2300      	movs	r3, #0
 800383c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 800383e:	2300      	movs	r3, #0
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	2300      	movs	r3, #0
 8003844:	60fb      	str	r3, [r7, #12]
 8003846:	2300      	movs	r3, #0
 8003848:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b10      	cmp	r3, #16
 800384e:	d103      	bne.n	8003858 <FSMC_GetITStatus+0x28>
  {
    tmpsr = FSMC_Bank2->SR2;
 8003850:	4b14      	ldr	r3, [pc, #80]	; (80038a4 <FSMC_GetITStatus+0x74>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	613b      	str	r3, [r7, #16]
 8003856:	e00a      	b.n	800386e <FSMC_GetITStatus+0x3e>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800385e:	d103      	bne.n	8003868 <FSMC_GetITStatus+0x38>
  {
    tmpsr = FSMC_Bank3->SR3;
 8003860:	4b11      	ldr	r3, [pc, #68]	; (80038a8 <FSMC_GetITStatus+0x78>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	613b      	str	r3, [r7, #16]
 8003866:	e002      	b.n	800386e <FSMC_GetITStatus+0x3e>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8003868:	4b10      	ldr	r3, [pc, #64]	; (80038ac <FSMC_GetITStatus+0x7c>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	613b      	str	r3, [r7, #16]
  } 
  
  itstatus = tmpsr & FSMC_IT;
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	4013      	ands	r3, r2
 8003874:	60fb      	str	r3, [r7, #12]
  
  itenable = tmpsr & (FSMC_IT >> 3);
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	08da      	lsrs	r2, r3, #3
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	4013      	ands	r3, r2
 800387e:	60bb      	str	r3, [r7, #8]
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d005      	beq.n	8003892 <FSMC_GetITStatus+0x62>
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d002      	beq.n	8003892 <FSMC_GetITStatus+0x62>
  {
    bitstatus = SET;
 800388c:	2301      	movs	r3, #1
 800388e:	75fb      	strb	r3, [r7, #23]
 8003890:	e001      	b.n	8003896 <FSMC_GetITStatus+0x66>
  }
  else
  {
    bitstatus = RESET;
 8003892:	2300      	movs	r3, #0
 8003894:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus; 
 8003896:	7dfb      	ldrb	r3, [r7, #23]
}
 8003898:	4618      	mov	r0, r3
 800389a:	371c      	adds	r7, #28
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	a0000060 	.word	0xa0000060
 80038a8:	a0000080 	.word	0xa0000080
 80038ac:	a00000a0 	.word	0xa00000a0

080038b0 <FSMC_ClearITPendingBit>:
  *            @arg FSMC_IT_Level: Level edge detection interrupt.
  *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
  * @retval None
  */
void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b10      	cmp	r3, #16
 80038be:	d108      	bne.n	80038d2 <FSMC_ClearITPendingBit+0x22>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 80038c0:	4911      	ldr	r1, [pc, #68]	; (8003908 <FSMC_ClearITPendingBit+0x58>)
 80038c2:	4b11      	ldr	r3, [pc, #68]	; (8003908 <FSMC_ClearITPendingBit+0x58>)
 80038c4:	685a      	ldr	r2, [r3, #4]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	08db      	lsrs	r3, r3, #3
 80038ca:	43db      	mvns	r3, r3
 80038cc:	4013      	ands	r3, r2
 80038ce:	604b      	str	r3, [r1, #4]
 80038d0:	e014      	b.n	80038fc <FSMC_ClearITPendingBit+0x4c>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038d8:	d108      	bne.n	80038ec <FSMC_ClearITPendingBit+0x3c>
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 80038da:	490c      	ldr	r1, [pc, #48]	; (800390c <FSMC_ClearITPendingBit+0x5c>)
 80038dc:	4b0b      	ldr	r3, [pc, #44]	; (800390c <FSMC_ClearITPendingBit+0x5c>)
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	08db      	lsrs	r3, r3, #3
 80038e4:	43db      	mvns	r3, r3
 80038e6:	4013      	ands	r3, r2
 80038e8:	604b      	str	r3, [r1, #4]
 80038ea:	e007      	b.n	80038fc <FSMC_ClearITPendingBit+0x4c>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 80038ec:	4908      	ldr	r1, [pc, #32]	; (8003910 <FSMC_ClearITPendingBit+0x60>)
 80038ee:	4b08      	ldr	r3, [pc, #32]	; (8003910 <FSMC_ClearITPendingBit+0x60>)
 80038f0:	685a      	ldr	r2, [r3, #4]
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	08db      	lsrs	r3, r3, #3
 80038f6:	43db      	mvns	r3, r3
 80038f8:	4013      	ands	r3, r2
 80038fa:	604b      	str	r3, [r1, #4]
  }
}
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	a0000060 	.word	0xa0000060
 800390c:	a0000080 	.word	0xa0000080
 8003910:	a00000a0 	.word	0xa00000a0

08003914 <GPIO_DeInit>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices.  
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a4b      	ldr	r2, [pc, #300]	; (8003a4c <GPIO_DeInit+0x138>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d108      	bne.n	8003936 <GPIO_DeInit+0x22>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003924:	2001      	movs	r0, #1
 8003926:	2101      	movs	r1, #1
 8003928:	f000 feb4 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 800392c:	2001      	movs	r0, #1
 800392e:	2100      	movs	r1, #0
 8003930:	f000 feb0 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 8003934:	e086      	b.n	8003a44 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOB)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a45      	ldr	r2, [pc, #276]	; (8003a50 <GPIO_DeInit+0x13c>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d108      	bne.n	8003950 <GPIO_DeInit+0x3c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800393e:	2002      	movs	r0, #2
 8003940:	2101      	movs	r1, #1
 8003942:	f000 fea7 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8003946:	2002      	movs	r0, #2
 8003948:	2100      	movs	r1, #0
 800394a:	f000 fea3 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 800394e:	e079      	b.n	8003a44 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOC)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a40      	ldr	r2, [pc, #256]	; (8003a54 <GPIO_DeInit+0x140>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d108      	bne.n	800396a <GPIO_DeInit+0x56>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8003958:	2004      	movs	r0, #4
 800395a:	2101      	movs	r1, #1
 800395c:	f000 fe9a 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8003960:	2004      	movs	r0, #4
 8003962:	2100      	movs	r1, #0
 8003964:	f000 fe96 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 8003968:	e06c      	b.n	8003a44 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOD)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a3a      	ldr	r2, [pc, #232]	; (8003a58 <GPIO_DeInit+0x144>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d108      	bne.n	8003984 <GPIO_DeInit+0x70>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8003972:	2008      	movs	r0, #8
 8003974:	2101      	movs	r1, #1
 8003976:	f000 fe8d 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 800397a:	2008      	movs	r0, #8
 800397c:	2100      	movs	r1, #0
 800397e:	f000 fe89 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 8003982:	e05f      	b.n	8003a44 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOE)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a35      	ldr	r2, [pc, #212]	; (8003a5c <GPIO_DeInit+0x148>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d108      	bne.n	800399e <GPIO_DeInit+0x8a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800398c:	2010      	movs	r0, #16
 800398e:	2101      	movs	r1, #1
 8003990:	f000 fe80 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8003994:	2010      	movs	r0, #16
 8003996:	2100      	movs	r1, #0
 8003998:	f000 fe7c 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 800399c:	e052      	b.n	8003a44 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOF)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a2f      	ldr	r2, [pc, #188]	; (8003a60 <GPIO_DeInit+0x14c>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d108      	bne.n	80039b8 <GPIO_DeInit+0xa4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 80039a6:	2020      	movs	r0, #32
 80039a8:	2101      	movs	r1, #1
 80039aa:	f000 fe73 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80039ae:	2020      	movs	r0, #32
 80039b0:	2100      	movs	r1, #0
 80039b2:	f000 fe6f 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 80039b6:	e045      	b.n	8003a44 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOG)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a2a      	ldr	r2, [pc, #168]	; (8003a64 <GPIO_DeInit+0x150>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d108      	bne.n	80039d2 <GPIO_DeInit+0xbe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80039c0:	2040      	movs	r0, #64	; 0x40
 80039c2:	2101      	movs	r1, #1
 80039c4:	f000 fe66 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80039c8:	2040      	movs	r0, #64	; 0x40
 80039ca:	2100      	movs	r1, #0
 80039cc:	f000 fe62 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 80039d0:	e038      	b.n	8003a44 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOH)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a24      	ldr	r2, [pc, #144]	; (8003a68 <GPIO_DeInit+0x154>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d108      	bne.n	80039ec <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80039da:	2080      	movs	r0, #128	; 0x80
 80039dc:	2101      	movs	r1, #1
 80039de:	f000 fe59 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80039e2:	2080      	movs	r0, #128	; 0x80
 80039e4:	2100      	movs	r1, #0
 80039e6:	f000 fe55 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 80039ea:	e02b      	b.n	8003a44 <GPIO_DeInit+0x130>
  }

  else if (GPIOx == GPIOI)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a1f      	ldr	r2, [pc, #124]	; (8003a6c <GPIO_DeInit+0x158>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d10a      	bne.n	8003a0a <GPIO_DeInit+0xf6>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80039f4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80039f8:	2101      	movs	r1, #1
 80039fa:	f000 fe4b 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80039fe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003a02:	2100      	movs	r1, #0
 8003a04:	f000 fe46 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 8003a08:	e01c      	b.n	8003a44 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOJ)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a18      	ldr	r2, [pc, #96]	; (8003a70 <GPIO_DeInit+0x15c>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d10a      	bne.n	8003a28 <GPIO_DeInit+0x114>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
 8003a12:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003a16:	2101      	movs	r1, #1
 8003a18:	f000 fe3c 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 8003a1c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003a20:	2100      	movs	r1, #0
 8003a22:	f000 fe37 	bl	8004694 <RCC_AHB1PeriphResetCmd>
 8003a26:	e00d      	b.n	8003a44 <GPIO_DeInit+0x130>
  }
  else
  {
    if (GPIOx == GPIOK)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a12      	ldr	r2, [pc, #72]	; (8003a74 <GPIO_DeInit+0x160>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d109      	bne.n	8003a44 <GPIO_DeInit+0x130>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
 8003a30:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003a34:	2101      	movs	r1, #1
 8003a36:	f000 fe2d 	bl	8004694 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 8003a3a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003a3e:	2100      	movs	r1, #0
 8003a40:	f000 fe28 	bl	8004694 <RCC_AHB1PeriphResetCmd>
    }
  }
}
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40020000 	.word	0x40020000
 8003a50:	40020400 	.word	0x40020400
 8003a54:	40020800 	.word	0x40020800
 8003a58:	40020c00 	.word	0x40020c00
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	40021400 	.word	0x40021400
 8003a64:	40021800 	.word	0x40021800
 8003a68:	40021c00 	.word	0x40021c00
 8003a6c:	40022000 	.word	0x40022000
 8003a70:	40022400 	.word	0x40022400
 8003a74:	40022800 	.word	0x40022800

08003a78 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b087      	sub	sp, #28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8003a82:	2300      	movs	r3, #0
 8003a84:	617b      	str	r3, [r7, #20]
 8003a86:	2300      	movs	r3, #0
 8003a88:	613b      	str	r3, [r7, #16]
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003a8e:	2300      	movs	r3, #0
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	e076      	b.n	8003b82 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	2201      	movs	r2, #1
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d165      	bne.n	8003b7c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	4619      	mov	r1, r3
 8003aba:	2303      	movs	r3, #3
 8003abc:	408b      	lsls	r3, r1
 8003abe:	43db      	mvns	r3, r3
 8003ac0:	401a      	ands	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	791b      	ldrb	r3, [r3, #4]
 8003ace:	4619      	mov	r1, r3
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	791b      	ldrb	r3, [r3, #4]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d003      	beq.n	8003aee <GPIO_Init+0x76>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	791b      	ldrb	r3, [r3, #4]
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d12e      	bne.n	8003b4c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	4619      	mov	r1, r3
 8003af8:	2303      	movs	r3, #3
 8003afa:	408b      	lsls	r3, r1
 8003afc:	43db      	mvns	r3, r3
 8003afe:	401a      	ands	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689a      	ldr	r2, [r3, #8]
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	795b      	ldrb	r3, [r3, #5]
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	005b      	lsls	r3, r3, #1
 8003b12:	fa01 f303 	lsl.w	r3, r1, r3
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685a      	ldr	r2, [r3, #4]
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	4619      	mov	r1, r3
 8003b26:	2301      	movs	r3, #1
 8003b28:	408b      	lsls	r3, r1
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	401a      	ands	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	7992      	ldrb	r2, [r2, #6]
 8003b3a:	4611      	mov	r1, r2
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	b292      	uxth	r2, r2
 8003b40:	fa01 f202 	lsl.w	r2, r1, r2
 8003b44:	b292      	uxth	r2, r2
 8003b46:	431a      	orrs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	68da      	ldr	r2, [r3, #12]
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	2103      	movs	r1, #3
 8003b58:	fa01 f303 	lsl.w	r3, r1, r3
 8003b5c:	43db      	mvns	r3, r3
 8003b5e:	401a      	ands	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	79db      	ldrb	r3, [r3, #7]
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	fa01 f303 	lsl.w	r3, r1, r3
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	3301      	adds	r3, #1
 8003b80:	617b      	str	r3, [r7, #20]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	2b0f      	cmp	r3, #15
 8003b86:	d985      	bls.n	8003a94 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8003b88:	371c      	adds	r7, #28
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop

08003b94 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ba2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	71da      	strb	r2, [r3, #7]
}
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop

08003bc8 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 8003bd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bd8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8003bda:	887a      	ldrh	r2, [r7, #2]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8003be8:	887a      	ldrh	r2, [r7, #2]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	69db      	ldr	r3, [r3, #28]
 8003bf8:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	69db      	ldr	r3, [r3, #28]
 8003bfe:	60fb      	str	r3, [r7, #12]
}
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop

08003c0c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	460b      	mov	r3, r1
 8003c16:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	691a      	ldr	r2, [r3, #16]
 8003c20:	887b      	ldrh	r3, [r7, #2]
 8003c22:	4013      	ands	r3, r2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
 8003c2c:	e001      	b.n	8003c32 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3714      	adds	r7, #20
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <GPIO_ReadInputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	b29b      	uxth	r3, r3
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop

08003c5c <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	460b      	mov	r3, r1
 8003c66:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	695a      	ldr	r2, [r3, #20]
 8003c70:	887b      	ldrh	r3, [r7, #2]
 8003c72:	4013      	ands	r3, r2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d002      	beq.n	8003c7e <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	73fb      	strb	r3, [r7, #15]
 8003c7c:	e001      	b.n	8003c82 <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3714      	adds	r7, #20
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr

08003c90 <GPIO_ReadOutputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	b29b      	uxth	r3, r3
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop

08003cac <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	887a      	ldrh	r2, [r7, #2]
 8003cbc:	831a      	strh	r2, [r3, #24]
}
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	887a      	ldrh	r2, [r7, #2]
 8003cd8:	835a      	strh	r2, [r3, #26]
}
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	460b      	mov	r3, r1
 8003cee:	807b      	strh	r3, [r7, #2]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8003cf4:	787b      	ldrb	r3, [r7, #1]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	887a      	ldrh	r2, [r7, #2]
 8003cfe:	831a      	strh	r2, [r3, #24]
 8003d00:	e002      	b.n	8003d08 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	887a      	ldrh	r2, [r7, #2]
 8003d06:	835a      	strh	r2, [r3, #26]
  }
}
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop

08003d14 <GPIO_Write>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8003d20:	887a      	ldrh	r2, [r7, #2]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	615a      	str	r2, [r3, #20]
}
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <GPIO_ToggleBits>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	460b      	mov	r3, r1
 8003d3a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	695a      	ldr	r2, [r3, #20]
 8003d40:	887b      	ldrh	r3, [r7, #2]
 8003d42:	405a      	eors	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	615a      	str	r2, [r3, #20]
}
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop

08003d54 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b085      	sub	sp, #20
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	807b      	strh	r3, [r7, #2]
 8003d60:	4613      	mov	r3, r2
 8003d62:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8003d64:	2300      	movs	r3, #0
 8003d66:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8003d6c:	787b      	ldrb	r3, [r7, #1]
 8003d6e:	887a      	ldrh	r2, [r7, #2]
 8003d70:	f002 0207 	and.w	r2, r2, #7
 8003d74:	0092      	lsls	r2, r2, #2
 8003d76:	4093      	lsls	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8003d7a:	887b      	ldrh	r3, [r7, #2]
 8003d7c:	08db      	lsrs	r3, r3, #3
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	4618      	mov	r0, r3
 8003d82:	887b      	ldrh	r3, [r7, #2]
 8003d84:	08db      	lsrs	r3, r3, #3
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	461a      	mov	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	3208      	adds	r2, #8
 8003d8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003d92:	887b      	ldrh	r3, [r7, #2]
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	230f      	movs	r3, #15
 8003d9e:	408b      	lsls	r3, r1
 8003da0:	43db      	mvns	r3, r3
 8003da2:	ea02 0103 	and.w	r1, r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f100 0208 	add.w	r2, r0, #8
 8003dac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8003db0:	887b      	ldrh	r3, [r7, #2]
 8003db2:	08db      	lsrs	r3, r3, #3
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	461a      	mov	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3208      	adds	r2, #8
 8003dbc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8003dc6:	887b      	ldrh	r3, [r7, #2]
 8003dc8:	08db      	lsrs	r3, r3, #3
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	461a      	mov	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	3208      	adds	r2, #8
 8003dd2:	68b9      	ldr	r1, [r7, #8]
 8003dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8003dd8:	3714      	adds	r7, #20
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop

08003de4 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003de8:	4a16      	ldr	r2, [pc, #88]	; (8003e44 <RCC_DeInit+0x60>)
 8003dea:	4b16      	ldr	r3, [pc, #88]	; (8003e44 <RCC_DeInit+0x60>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f043 0301 	orr.w	r3, r3, #1
 8003df2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003df4:	4b13      	ldr	r3, [pc, #76]	; (8003e44 <RCC_DeInit+0x60>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8003dfa:	4a12      	ldr	r2, [pc, #72]	; (8003e44 <RCC_DeInit+0x60>)
 8003dfc:	4b11      	ldr	r3, [pc, #68]	; (8003e44 <RCC_DeInit+0x60>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003e04:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003e08:	6013      	str	r3, [r2, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003e0a:	4b0e      	ldr	r3, [pc, #56]	; (8003e44 <RCC_DeInit+0x60>)
 8003e0c:	4a0e      	ldr	r2, [pc, #56]	; (8003e48 <RCC_DeInit+0x64>)
 8003e0e:	605a      	str	r2, [r3, #4]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8003e10:	4b0c      	ldr	r3, [pc, #48]	; (8003e44 <RCC_DeInit+0x60>)
 8003e12:	4a0e      	ldr	r2, [pc, #56]	; (8003e4c <RCC_DeInit+0x68>)
 8003e14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 8003e18:	4b0a      	ldr	r3, [pc, #40]	; (8003e44 <RCC_DeInit+0x60>)
 8003e1a:	4a0d      	ldr	r2, [pc, #52]	; (8003e50 <RCC_DeInit+0x6c>)
 8003e1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003e20:	4a08      	ldr	r2, [pc, #32]	; (8003e44 <RCC_DeInit+0x60>)
 8003e22:	4b08      	ldr	r3, [pc, #32]	; (8003e44 <RCC_DeInit+0x60>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e2a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003e2c:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <RCC_DeInit+0x60>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	60da      	str	r2, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423xx devices */
  RCC->DCKCFGR = 0x00000000;
 8003e32:	4b04      	ldr	r3, [pc, #16]	; (8003e44 <RCC_DeInit+0x60>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	40023800 	.word	0x40023800
 8003e48:	24003010 	.word	0x24003010
 8003e4c:	20003000 	.word	0x20003000
 8003e50:	24003000 	.word	0x24003000

08003e54 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8003e5e:	4b05      	ldr	r3, [pc, #20]	; (8003e74 <RCC_HSEConfig+0x20>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8003e64:	4a03      	ldr	r2, [pc, #12]	; (8003e74 <RCC_HSEConfig+0x20>)
 8003e66:	79fb      	ldrb	r3, [r7, #7]
 8003e68:	7013      	strb	r3, [r2, #0]
}
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	40023802 	.word	0x40023802

08003e78 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8003e82:	2300      	movs	r3, #0
 8003e84:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 8003e86:	2300      	movs	r3, #0
 8003e88:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8003e8a:	2031      	movs	r0, #49	; 0x31
 8003e8c:	f000 fd70 	bl	8004970 <RCC_GetFlagStatus>
 8003e90:	4603      	mov	r3, r0
 8003e92:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	3301      	adds	r3, #1
 8003e98:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8003ea0:	d002      	beq.n	8003ea8 <RCC_WaitForHSEStartUp+0x30>
 8003ea2:	79bb      	ldrb	r3, [r7, #6]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0f0      	beq.n	8003e8a <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8003ea8:	2031      	movs	r0, #49	; 0x31
 8003eaa:	f000 fd61 	bl	8004970 <RCC_GetFlagStatus>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d002      	beq.n	8003eba <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	71fb      	strb	r3, [r7, #7]
 8003eb8:	e001      	b.n	8003ebe <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8003ebe:	79fb      	ldrb	r3, [r7, #7]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3708      	adds	r7, #8
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	4603      	mov	r3, r0
 8003ed0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8003ed6:	4b0a      	ldr	r3, [pc, #40]	; (8003f00 <RCC_AdjustHSICalibrationValue+0x38>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003ee2:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8003ee4:	79fb      	ldrb	r3, [r7, #7]
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	68fa      	ldr	r2, [r7, #12]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 8003eee:	4a04      	ldr	r2, [pc, #16]	; (8003f00 <RCC_AdjustHSICalibrationValue+0x38>)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6013      	str	r3, [r2, #0]
}
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	40023800 	.word	0x40023800

08003f04 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8003f0e:	4a04      	ldr	r2, [pc, #16]	; (8003f20 <RCC_HSICmd+0x1c>)
 8003f10:	79fb      	ldrb	r3, [r7, #7]
 8003f12:	6013      	str	r3, [r2, #0]
}
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	42470000 	.word	0x42470000

08003f24 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003f2e:	4b0c      	ldr	r3, [pc, #48]	; (8003f60 <RCC_LSEConfig+0x3c>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003f34:	4b0a      	ldr	r3, [pc, #40]	; (8003f60 <RCC_LSEConfig+0x3c>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d002      	beq.n	8003f46 <RCC_LSEConfig+0x22>
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d004      	beq.n	8003f4e <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 8003f44:	e007      	b.n	8003f56 <RCC_LSEConfig+0x32>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8003f46:	4b06      	ldr	r3, [pc, #24]	; (8003f60 <RCC_LSEConfig+0x3c>)
 8003f48:	2201      	movs	r2, #1
 8003f4a:	701a      	strb	r2, [r3, #0]
      break;
 8003f4c:	e003      	b.n	8003f56 <RCC_LSEConfig+0x32>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8003f4e:	4b04      	ldr	r3, [pc, #16]	; (8003f60 <RCC_LSEConfig+0x3c>)
 8003f50:	2205      	movs	r2, #5
 8003f52:	701a      	strb	r2, [r3, #0]
      break;
 8003f54:	bf00      	nop
    default:
      break;
  }
}
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr
 8003f60:	40023870 	.word	0x40023870

08003f64 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8003f6e:	4a04      	ldr	r2, [pc, #16]	; (8003f80 <RCC_LSICmd+0x1c>)
 8003f70:	79fb      	ldrb	r3, [r7, #7]
 8003f72:	6013      	str	r3, [r2, #0]
}
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	42470e80 	.word	0x42470e80

08003f84 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b085      	sub	sp, #20
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
 8003f90:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8003f92:	490a      	ldr	r1, [pc, #40]	; (8003fbc <RCC_PLLConfig+0x38>)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	019a      	lsls	r2, r3, #6
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	085b      	lsrs	r3, r3, #1
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	041b      	lsls	r3, r3, #16
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	431a      	orrs	r2, r3
                 (PLLQ << 24);
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	061b      	lsls	r3, r3, #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	604b      	str	r3, [r1, #4]
                 (PLLQ << 24);
}
 8003fb2:	3714      	adds	r7, #20
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	40023800 	.word	0x40023800

08003fc0 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8003fca:	4a04      	ldr	r2, [pc, #16]	; (8003fdc <RCC_PLLCmd+0x1c>)
 8003fcc:	79fb      	ldrb	r3, [r7, #7]
 8003fce:	6013      	str	r3, [r2, #0]
}
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	42470060 	.word	0x42470060

08003fe0 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8003fea:	4906      	ldr	r1, [pc, #24]	; (8004004 <RCC_PLLI2SConfig+0x24>)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	019a      	lsls	r2, r3, #6
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	071b      	lsls	r3, r3, #28
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	40023800 	.word	0x40023800

08004008 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8004012:	4a04      	ldr	r2, [pc, #16]	; (8004024 <RCC_PLLI2SCmd+0x1c>)
 8004014:	79fb      	ldrb	r3, [r7, #7]
 8004016:	6013      	str	r3, [r2, #0]
}
 8004018:	370c      	adds	r7, #12
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	42470068 	.word	0x42470068

08004028 <RCC_PLLSAIConfig>:
  *          This parameter must be a number between 2 and 7.
  *   
  * @retval None
  */
void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
  assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
  
  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 8004034:	4907      	ldr	r1, [pc, #28]	; (8004054 <RCC_PLLSAIConfig+0x2c>)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	019a      	lsls	r2, r3, #6
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	061b      	lsls	r3, r3, #24
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	071b      	lsls	r3, r3, #28
 8004044:	4313      	orrs	r3, r2
 8004046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800404a:	3714      	adds	r7, #20
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr
 8004054:	40023800 	.word	0x40023800

08004058 <RCC_PLLSAICmd>:
  * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	4603      	mov	r3, r0
 8004060:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 8004062:	4a04      	ldr	r2, [pc, #16]	; (8004074 <RCC_PLLSAICmd+0x1c>)
 8004064:	79fb      	ldrb	r3, [r7, #7]
 8004066:	6013      	str	r3, [r2, #0]
}
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	42470070 	.word	0x42470070

08004078 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	4603      	mov	r3, r0
 8004080:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8004082:	4a04      	ldr	r2, [pc, #16]	; (8004094 <RCC_ClockSecuritySystemCmd+0x1c>)
 8004084:	79fb      	ldrb	r3, [r7, #7]
 8004086:	6013      	str	r3, [r2, #0]
}
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	4247004c 	.word	0x4247004c

08004098 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 80040a6:	4b0a      	ldr	r3, [pc, #40]	; (80040d0 <RCC_MCO1Config+0x38>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	68fa      	ldr	r2, [r7, #12]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80040c0:	4a03      	ldr	r2, [pc, #12]	; (80040d0 <RCC_MCO1Config+0x38>)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6093      	str	r3, [r2, #8]

#if defined(STM32F410xx)
  RCC_MCO1Cmd(ENABLE);
#endif /* STM32F410xx */   
}
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	40023800 	.word	0x40023800

080040d4 <RCC_MCO2Config>:
  * @note  For STM32F410xx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80040de:	2300      	movs	r3, #0
 80040e0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 80040e2:	4b0a      	ldr	r3, [pc, #40]	; (800410c <RCC_MCO2Config+0x38>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80040fc:	4a03      	ldr	r2, [pc, #12]	; (800410c <RCC_MCO2Config+0x38>)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6093      	str	r3, [r2, #8]

#if defined(STM32F410xx)
  RCC_MCO2Cmd(ENABLE);
#endif /* STM32F410xx */   
}
 8004102:	3714      	adds	r7, #20
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	40023800 	.word	0x40023800

08004110 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_PLLPCLK for STM32F446xx devices)
  *            @arg RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F412xG, STM32F413_423xx and STM32F446xx devices
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004118:	2300      	movs	r3, #0
 800411a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 800411c:	4b09      	ldr	r3, [pc, #36]	; (8004144 <RCC_SYSCLKConfig+0x34>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f023 0303 	bic.w	r3, r3, #3
 8004128:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4313      	orrs	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004132:	4a04      	ldr	r2, [pc, #16]	; (8004144 <RCC_SYSCLKConfig+0x34>)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6093      	str	r3, [r2, #8]
}
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	40023800 	.word	0x40023800

08004148 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
  *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM32F446xx devices)
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8004148:	b480      	push	{r7}
 800414a:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 800414c:	4b05      	ldr	r3, [pc, #20]	; (8004164 <RCC_GetSYSCLKSource+0x1c>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	b2db      	uxtb	r3, r3
 8004152:	f003 030c 	and.w	r3, r3, #12
 8004156:	b2db      	uxtb	r3, r3
}
 8004158:	4618      	mov	r0, r3
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	40023800 	.word	0x40023800

08004168 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004170:	2300      	movs	r3, #0
 8004172:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004174:	4b09      	ldr	r3, [pc, #36]	; (800419c <RCC_HCLKConfig+0x34>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004180:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4313      	orrs	r3, r2
 8004188:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800418a:	4a04      	ldr	r2, [pc, #16]	; (800419c <RCC_HCLKConfig+0x34>)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6093      	str	r3, [r2, #8]
}
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	40023800 	.word	0x40023800

080041a0 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b085      	sub	sp, #20
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80041ac:	4b09      	ldr	r3, [pc, #36]	; (80041d4 <RCC_PCLK1Config+0x34>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80041b8:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4313      	orrs	r3, r2
 80041c0:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80041c2:	4a04      	ldr	r2, [pc, #16]	; (80041d4 <RCC_PCLK1Config+0x34>)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6093      	str	r3, [r2, #8]
}
 80041c8:	3714      	adds	r7, #20
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	40023800 	.word	0x40023800

080041d8 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80041e0:	2300      	movs	r3, #0
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80041e4:	4b09      	ldr	r3, [pc, #36]	; (800420c <RCC_PCLK2Config+0x34>)
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80041f0:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	00db      	lsls	r3, r3, #3
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80041fc:	4a03      	ldr	r2, [pc, #12]	; (800420c <RCC_PCLK2Config+0x34>)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6093      	str	r3, [r2, #8]
}
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	40023800 	.word	0x40023800

08004210 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004210:	b480      	push	{r7}
 8004212:	b089      	sub	sp, #36	; 0x24
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8004218:	2300      	movs	r3, #0
 800421a:	61bb      	str	r3, [r7, #24]
 800421c:	2300      	movs	r3, #0
 800421e:	617b      	str	r3, [r7, #20]
 8004220:	2300      	movs	r3, #0
 8004222:	61fb      	str	r3, [r7, #28]
 8004224:	2302      	movs	r3, #2
 8004226:	613b      	str	r3, [r7, #16]
 8004228:	2300      	movs	r3, #0
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	2302      	movs	r3, #2
 800422e:	60bb      	str	r3, [r7, #8]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8004230:	4b48      	ldr	r3, [pc, #288]	; (8004354 <RCC_GetClocksFreq+0x144>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f003 030c 	and.w	r3, r3, #12
 8004238:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	2b04      	cmp	r3, #4
 800423e:	d007      	beq.n	8004250 <RCC_GetClocksFreq+0x40>
 8004240:	2b08      	cmp	r3, #8
 8004242:	d009      	beq.n	8004258 <RCC_GetClocksFreq+0x48>
 8004244:	2b00      	cmp	r3, #0
 8004246:	d13f      	bne.n	80042c8 <RCC_GetClocksFreq+0xb8>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a43      	ldr	r2, [pc, #268]	; (8004358 <RCC_GetClocksFreq+0x148>)
 800424c:	601a      	str	r2, [r3, #0]
    break;
 800424e:	e03f      	b.n	80042d0 <RCC_GetClocksFreq+0xc0>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a42      	ldr	r2, [pc, #264]	; (800435c <RCC_GetClocksFreq+0x14c>)
 8004254:	601a      	str	r2, [r3, #0]
    break;
 8004256:	e03b      	b.n	80042d0 <RCC_GetClocksFreq+0xc0>
  case 0x08:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8004258:	4b3e      	ldr	r3, [pc, #248]	; (8004354 <RCC_GetClocksFreq+0x144>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004260:	0d9b      	lsrs	r3, r3, #22
 8004262:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004264:	4b3b      	ldr	r3, [pc, #236]	; (8004354 <RCC_GetClocksFreq+0x144>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800426c:	60bb      	str	r3, [r7, #8]
    
    if (pllsource != 0)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d00d      	beq.n	8004290 <RCC_GetClocksFreq+0x80>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8004274:	4a39      	ldr	r2, [pc, #228]	; (800435c <RCC_GetClocksFreq+0x14c>)
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	fbb2 f2f3 	udiv	r2, r2, r3
 800427c:	4b35      	ldr	r3, [pc, #212]	; (8004354 <RCC_GetClocksFreq+0x144>)
 800427e:	6859      	ldr	r1, [r3, #4]
 8004280:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004284:	400b      	ands	r3, r1
 8004286:	099b      	lsrs	r3, r3, #6
 8004288:	fb03 f302 	mul.w	r3, r3, r2
 800428c:	61fb      	str	r3, [r7, #28]
 800428e:	e00c      	b.n	80042aa <RCC_GetClocksFreq+0x9a>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8004290:	4a31      	ldr	r2, [pc, #196]	; (8004358 <RCC_GetClocksFreq+0x148>)
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	fbb2 f2f3 	udiv	r2, r2, r3
 8004298:	4b2e      	ldr	r3, [pc, #184]	; (8004354 <RCC_GetClocksFreq+0x144>)
 800429a:	6859      	ldr	r1, [r3, #4]
 800429c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042a0:	400b      	ands	r3, r1
 80042a2:	099b      	lsrs	r3, r3, #6
 80042a4:	fb03 f302 	mul.w	r3, r3, r2
 80042a8:	61fb      	str	r3, [r7, #28]
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80042aa:	4b2a      	ldr	r3, [pc, #168]	; (8004354 <RCC_GetClocksFreq+0x144>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042b2:	0c1b      	lsrs	r3, r3, #16
 80042b4:	3301      	adds	r3, #1
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80042ba:	69fa      	ldr	r2, [r7, #28]
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	fbb2 f2f3 	udiv	r2, r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	601a      	str	r2, [r3, #0]
    break;
 80042c6:	e003      	b.n	80042d0 <RCC_GetClocksFreq+0xc0>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a23      	ldr	r2, [pc, #140]	; (8004358 <RCC_GetClocksFreq+0x148>)
 80042cc:	601a      	str	r2, [r3, #0]
    break;
 80042ce:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80042d0:	4b20      	ldr	r3, [pc, #128]	; (8004354 <RCC_GetClocksFreq+0x144>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042d8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	091b      	lsrs	r3, r3, #4
 80042de:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80042e0:	4a1f      	ldr	r2, [pc, #124]	; (8004360 <RCC_GetClocksFreq+0x150>)
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	4413      	add	r3, r2
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	40da      	lsrs	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80042f8:	4b16      	ldr	r3, [pc, #88]	; (8004354 <RCC_GetClocksFreq+0x144>)
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8004300:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	0a9b      	lsrs	r3, r3, #10
 8004306:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8004308:	4a15      	ldr	r2, [pc, #84]	; (8004360 <RCC_GetClocksFreq+0x150>)
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	4413      	add	r3, r2
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	b2db      	uxtb	r3, r3
 8004312:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	40da      	lsrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8004320:	4b0c      	ldr	r3, [pc, #48]	; (8004354 <RCC_GetClocksFreq+0x144>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004328:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	0b5b      	lsrs	r3, r3, #13
 800432e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8004330:	4a0b      	ldr	r2, [pc, #44]	; (8004360 <RCC_GetClocksFreq+0x150>)
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	4413      	add	r3, r2
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	b2db      	uxtb	r3, r3
 800433a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685a      	ldr	r2, [r3, #4]
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	40da      	lsrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	60da      	str	r2, [r3, #12]
}
 8004348:	3724      	adds	r7, #36	; 0x24
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	40023800 	.word	0x40023800
 8004358:	00f42400 	.word	0x00f42400
 800435c:	007a1200 	.word	0x007a1200
 8004360:	20000058 	.word	0x20000058

08004364 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800436c:	2300      	movs	r3, #0
 800436e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004376:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800437a:	d111      	bne.n	80043a0 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 800437c:	4b0f      	ldr	r3, [pc, #60]	; (80043bc <RCC_RTCCLKConfig+0x58>)
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004388:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004390:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 800439a:	4a08      	ldr	r2, [pc, #32]	; (80043bc <RCC_RTCCLKConfig+0x58>)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80043a0:	4906      	ldr	r1, [pc, #24]	; (80043bc <RCC_RTCCLKConfig+0x58>)
 80043a2:	4b06      	ldr	r3, [pc, #24]	; (80043bc <RCC_RTCCLKConfig+0x58>)
 80043a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043ac:	4313      	orrs	r3, r2
 80043ae:	670b      	str	r3, [r1, #112]	; 0x70
}
 80043b0:	3714      	adds	r7, #20
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	40023800 	.word	0x40023800

080043c0 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	4603      	mov	r3, r0
 80043c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80043ca:	4a04      	ldr	r2, [pc, #16]	; (80043dc <RCC_RTCCLKCmd+0x1c>)
 80043cc:	79fb      	ldrb	r3, [r7, #7]
 80043ce:	6013      	str	r3, [r2, #0]
}
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	42470e3c 	.word	0x42470e3c

080043e0 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80043ea:	4a04      	ldr	r2, [pc, #16]	; (80043fc <RCC_BackupResetCmd+0x1c>)
 80043ec:	79fb      	ldrb	r3, [r7, #7]
 80043ee:	6013      	str	r3, [r2, #0]
}
 80043f0:	370c      	adds	r7, #12
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	42470e40 	.word	0x42470e40

08004400 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
 8004408:	4a03      	ldr	r2, [pc, #12]	; (8004418 <RCC_I2SCLKConfig+0x18>)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6013      	str	r3, [r2, #0]
}
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr
 8004418:	4247015c 	.word	0x4247015c

0800441c <RCC_SAIBlockACLKConfig>:
  *            @arg RCC_SAIACLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block A clock
  * @retval None
  */
void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004424:	2300      	movs	r3, #0
 8004426:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
  
  tmpreg = RCC->DCKCFGR;
 8004428:	4b0a      	ldr	r3, [pc, #40]	; (8004454 <RCC_SAIBlockACLKConfig+0x38>)
 800442a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800442e:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004436:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block A source selection value */
  tmpreg |= RCC_SAIBlockACLKSource;
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4313      	orrs	r3, r2
 800443e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8004440:	4a04      	ldr	r2, [pc, #16]	; (8004454 <RCC_SAIBlockACLKConfig+0x38>)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8004448:	3714      	adds	r7, #20
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	40023800 	.word	0x40023800

08004458 <RCC_SAIBlockBCLKConfig>:
  *            @arg RCC_SAIBCLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block B clock
  * @retval None
  */
void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
{
 8004458:	b480      	push	{r7}
 800445a:	b085      	sub	sp, #20
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004460:	2300      	movs	r3, #0
 8004462:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
  
  tmpreg = RCC->DCKCFGR;
 8004464:	4b0a      	ldr	r3, [pc, #40]	; (8004490 <RCC_SAIBlockBCLKConfig+0x38>)
 8004466:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800446a:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004472:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block B source selection value */
  tmpreg |= RCC_SAIBlockBCLKSource;
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4313      	orrs	r3, r2
 800447a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 800447c:	4a04      	ldr	r2, [pc, #16]	; (8004490 <RCC_SAIBlockBCLKConfig+0x38>)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8004484:	3714      	adds	r7, #20
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40023800 	.word	0x40023800

08004494 <RCC_SAIPLLI2SClkDivConfig>:
  *          SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ 
  *              
  * @retval None
  */
void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800449c:	2300      	movs	r3, #0
 800449e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;
 80044a0:	4b0a      	ldr	r3, [pc, #40]	; (80044cc <RCC_SAIPLLI2SClkDivConfig+0x38>)
 80044a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044a6:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f023 031f 	bic.w	r3, r3, #31
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	68fa      	ldr	r2, [r7, #12]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80044ba:	4a04      	ldr	r2, [pc, #16]	; (80044cc <RCC_SAIPLLI2SClkDivConfig+0x38>)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	40023800 	.word	0x40023800

080044d0 <RCC_SAIPLLSAIClkDivConfig>:
  *          SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ  
  *              
  * @retval None
  */
void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80044d8:	2300      	movs	r3, #0
 80044da:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;
 80044dc:	4b0b      	ldr	r3, [pc, #44]	; (800450c <RCC_SAIPLLSAIClkDivConfig+0x3c>)
 80044de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80044ea:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	3b01      	subs	r3, #1
 80044f0:	021b      	lsls	r3, r3, #8
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80044f8:	4a04      	ldr	r2, [pc, #16]	; (800450c <RCC_SAIPLLSAIClkDivConfig+0x3c>)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8004500:	3714      	adds	r7, #20
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40023800 	.word	0x40023800

08004510 <RCC_LTDCCLKDivConfig>:
  *            @arg RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16
  *            
  * @retval None
  */
void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004518:	2300      	movs	r3, #0
 800451a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 800451c:	4b0a      	ldr	r3, [pc, #40]	; (8004548 <RCC_LTDCCLKDivConfig+0x38>)
 800451e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004522:	60fb      	str	r3, [r7, #12]

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800452a:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4313      	orrs	r3, r2
 8004532:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8004534:	4a04      	ldr	r2, [pc, #16]	; (8004548 <RCC_LTDCCLKDivConfig+0x38>)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 800453c:	3714      	adds	r7, #20
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	40023800 	.word	0x40023800

0800454c <RCC_TIMCLKPresConfig>:
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
  *                 to division by 8 or more.
  * @retval None
  */
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 8004554:	4a03      	ldr	r2, [pc, #12]	; (8004564 <RCC_TIMCLKPresConfig+0x18>)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6013      	str	r3, [r2, #0]
}
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	424711e0 	.word	0x424711e0

08004568 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	460b      	mov	r3, r1
 8004572:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004574:	78fb      	ldrb	r3, [r7, #3]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d006      	beq.n	8004588 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800457a:	4909      	ldr	r1, [pc, #36]	; (80045a0 <RCC_AHB1PeriphClockCmd+0x38>)
 800457c:	4b08      	ldr	r3, [pc, #32]	; (80045a0 <RCC_AHB1PeriphClockCmd+0x38>)
 800457e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4313      	orrs	r3, r2
 8004584:	630b      	str	r3, [r1, #48]	; 0x30
 8004586:	e006      	b.n	8004596 <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8004588:	4905      	ldr	r1, [pc, #20]	; (80045a0 <RCC_AHB1PeriphClockCmd+0x38>)
 800458a:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <RCC_AHB1PeriphClockCmd+0x38>)
 800458c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	43db      	mvns	r3, r3
 8004592:	4013      	ands	r3, r2
 8004594:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr
 80045a0:	40023800 	.word	0x40023800

080045a4 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	460b      	mov	r3, r1
 80045ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80045b0:	78fb      	ldrb	r3, [r7, #3]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d006      	beq.n	80045c4 <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 80045b6:	4909      	ldr	r1, [pc, #36]	; (80045dc <RCC_AHB2PeriphClockCmd+0x38>)
 80045b8:	4b08      	ldr	r3, [pc, #32]	; (80045dc <RCC_AHB2PeriphClockCmd+0x38>)
 80045ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4313      	orrs	r3, r2
 80045c0:	634b      	str	r3, [r1, #52]	; 0x34
 80045c2:	e006      	b.n	80045d2 <RCC_AHB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 80045c4:	4905      	ldr	r1, [pc, #20]	; (80045dc <RCC_AHB2PeriphClockCmd+0x38>)
 80045c6:	4b05      	ldr	r3, [pc, #20]	; (80045dc <RCC_AHB2PeriphClockCmd+0x38>)
 80045c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	43db      	mvns	r3, r3
 80045ce:	4013      	ands	r3, r2
 80045d0:	634b      	str	r3, [r1, #52]	; 0x34
  }
}
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr
 80045dc:	40023800 	.word	0x40023800

080045e0 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80045ec:	78fb      	ldrb	r3, [r7, #3]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d006      	beq.n	8004600 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 80045f2:	4909      	ldr	r1, [pc, #36]	; (8004618 <RCC_AHB3PeriphClockCmd+0x38>)
 80045f4:	4b08      	ldr	r3, [pc, #32]	; (8004618 <RCC_AHB3PeriphClockCmd+0x38>)
 80045f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	638b      	str	r3, [r1, #56]	; 0x38
 80045fe:	e006      	b.n	800460e <RCC_AHB3PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8004600:	4905      	ldr	r1, [pc, #20]	; (8004618 <RCC_AHB3PeriphClockCmd+0x38>)
 8004602:	4b05      	ldr	r3, [pc, #20]	; (8004618 <RCC_AHB3PeriphClockCmd+0x38>)
 8004604:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	43db      	mvns	r3, r3
 800460a:	4013      	ands	r3, r2
 800460c:	638b      	str	r3, [r1, #56]	; 0x38
  }
}
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr
 8004618:	40023800 	.word	0x40023800

0800461c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	460b      	mov	r3, r1
 8004626:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004628:	78fb      	ldrb	r3, [r7, #3]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d006      	beq.n	800463c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800462e:	4909      	ldr	r1, [pc, #36]	; (8004654 <RCC_APB1PeriphClockCmd+0x38>)
 8004630:	4b08      	ldr	r3, [pc, #32]	; (8004654 <RCC_APB1PeriphClockCmd+0x38>)
 8004632:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4313      	orrs	r3, r2
 8004638:	640b      	str	r3, [r1, #64]	; 0x40
 800463a:	e006      	b.n	800464a <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800463c:	4905      	ldr	r1, [pc, #20]	; (8004654 <RCC_APB1PeriphClockCmd+0x38>)
 800463e:	4b05      	ldr	r3, [pc, #20]	; (8004654 <RCC_APB1PeriphClockCmd+0x38>)
 8004640:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	43db      	mvns	r3, r3
 8004646:	4013      	ands	r3, r2
 8004648:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	40023800 	.word	0x40023800

08004658 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004664:	78fb      	ldrb	r3, [r7, #3]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d006      	beq.n	8004678 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800466a:	4909      	ldr	r1, [pc, #36]	; (8004690 <RCC_APB2PeriphClockCmd+0x38>)
 800466c:	4b08      	ldr	r3, [pc, #32]	; (8004690 <RCC_APB2PeriphClockCmd+0x38>)
 800466e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4313      	orrs	r3, r2
 8004674:	644b      	str	r3, [r1, #68]	; 0x44
 8004676:	e006      	b.n	8004686 <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004678:	4905      	ldr	r1, [pc, #20]	; (8004690 <RCC_APB2PeriphClockCmd+0x38>)
 800467a:	4b05      	ldr	r3, [pc, #20]	; (8004690 <RCC_APB2PeriphClockCmd+0x38>)
 800467c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	43db      	mvns	r3, r3
 8004682:	4013      	ands	r3, r2
 8004684:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	40023800 	.word	0x40023800

08004694 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	460b      	mov	r3, r1
 800469e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80046a0:	78fb      	ldrb	r3, [r7, #3]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d006      	beq.n	80046b4 <RCC_AHB1PeriphResetCmd+0x20>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 80046a6:	4909      	ldr	r1, [pc, #36]	; (80046cc <RCC_AHB1PeriphResetCmd+0x38>)
 80046a8:	4b08      	ldr	r3, [pc, #32]	; (80046cc <RCC_AHB1PeriphResetCmd+0x38>)
 80046aa:	691a      	ldr	r2, [r3, #16]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	610b      	str	r3, [r1, #16]
 80046b2:	e006      	b.n	80046c2 <RCC_AHB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 80046b4:	4905      	ldr	r1, [pc, #20]	; (80046cc <RCC_AHB1PeriphResetCmd+0x38>)
 80046b6:	4b05      	ldr	r3, [pc, #20]	; (80046cc <RCC_AHB1PeriphResetCmd+0x38>)
 80046b8:	691a      	ldr	r2, [r3, #16]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	43db      	mvns	r3, r3
 80046be:	4013      	ands	r3, r2
 80046c0:	610b      	str	r3, [r1, #16]
  }
}
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr
 80046cc:	40023800 	.word	0x40023800

080046d0 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	460b      	mov	r3, r1
 80046da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80046dc:	78fb      	ldrb	r3, [r7, #3]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d006      	beq.n	80046f0 <RCC_AHB2PeriphResetCmd+0x20>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80046e2:	4909      	ldr	r1, [pc, #36]	; (8004708 <RCC_AHB2PeriphResetCmd+0x38>)
 80046e4:	4b08      	ldr	r3, [pc, #32]	; (8004708 <RCC_AHB2PeriphResetCmd+0x38>)
 80046e6:	695a      	ldr	r2, [r3, #20]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	614b      	str	r3, [r1, #20]
 80046ee:	e006      	b.n	80046fe <RCC_AHB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 80046f0:	4905      	ldr	r1, [pc, #20]	; (8004708 <RCC_AHB2PeriphResetCmd+0x38>)
 80046f2:	4b05      	ldr	r3, [pc, #20]	; (8004708 <RCC_AHB2PeriphResetCmd+0x38>)
 80046f4:	695a      	ldr	r2, [r3, #20]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	43db      	mvns	r3, r3
 80046fa:	4013      	ands	r3, r2
 80046fc:	614b      	str	r3, [r1, #20]
  }
}
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40023800 	.word	0x40023800

0800470c <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	460b      	mov	r3, r1
 8004716:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004718:	78fb      	ldrb	r3, [r7, #3]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d006      	beq.n	800472c <RCC_AHB3PeriphResetCmd+0x20>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 800471e:	4909      	ldr	r1, [pc, #36]	; (8004744 <RCC_AHB3PeriphResetCmd+0x38>)
 8004720:	4b08      	ldr	r3, [pc, #32]	; (8004744 <RCC_AHB3PeriphResetCmd+0x38>)
 8004722:	699a      	ldr	r2, [r3, #24]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4313      	orrs	r3, r2
 8004728:	618b      	str	r3, [r1, #24]
 800472a:	e006      	b.n	800473a <RCC_AHB3PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 800472c:	4905      	ldr	r1, [pc, #20]	; (8004744 <RCC_AHB3PeriphResetCmd+0x38>)
 800472e:	4b05      	ldr	r3, [pc, #20]	; (8004744 <RCC_AHB3PeriphResetCmd+0x38>)
 8004730:	699a      	ldr	r2, [r3, #24]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	43db      	mvns	r3, r3
 8004736:	4013      	ands	r3, r2
 8004738:	618b      	str	r3, [r1, #24]
  }
}
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr
 8004744:	40023800 	.word	0x40023800

08004748 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	460b      	mov	r3, r1
 8004752:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004754:	78fb      	ldrb	r3, [r7, #3]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d006      	beq.n	8004768 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800475a:	4909      	ldr	r1, [pc, #36]	; (8004780 <RCC_APB1PeriphResetCmd+0x38>)
 800475c:	4b08      	ldr	r3, [pc, #32]	; (8004780 <RCC_APB1PeriphResetCmd+0x38>)
 800475e:	6a1a      	ldr	r2, [r3, #32]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4313      	orrs	r3, r2
 8004764:	620b      	str	r3, [r1, #32]
 8004766:	e006      	b.n	8004776 <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004768:	4905      	ldr	r1, [pc, #20]	; (8004780 <RCC_APB1PeriphResetCmd+0x38>)
 800476a:	4b05      	ldr	r3, [pc, #20]	; (8004780 <RCC_APB1PeriphResetCmd+0x38>)
 800476c:	6a1a      	ldr	r2, [r3, #32]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	43db      	mvns	r3, r3
 8004772:	4013      	ands	r3, r2
 8004774:	620b      	str	r3, [r1, #32]
  }
}
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr
 8004780:	40023800 	.word	0x40023800

08004784 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	460b      	mov	r3, r1
 800478e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004790:	78fb      	ldrb	r3, [r7, #3]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d006      	beq.n	80047a4 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8004796:	4909      	ldr	r1, [pc, #36]	; (80047bc <RCC_APB2PeriphResetCmd+0x38>)
 8004798:	4b08      	ldr	r3, [pc, #32]	; (80047bc <RCC_APB2PeriphResetCmd+0x38>)
 800479a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4313      	orrs	r3, r2
 80047a0:	624b      	str	r3, [r1, #36]	; 0x24
 80047a2:	e006      	b.n	80047b2 <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80047a4:	4905      	ldr	r1, [pc, #20]	; (80047bc <RCC_APB2PeriphResetCmd+0x38>)
 80047a6:	4b05      	ldr	r3, [pc, #20]	; (80047bc <RCC_APB2PeriphResetCmd+0x38>)
 80047a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	43db      	mvns	r3, r3
 80047ae:	4013      	ands	r3, r2
 80047b0:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr
 80047bc:	40023800 	.word	0x40023800

080047c0 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	460b      	mov	r3, r1
 80047ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80047cc:	78fb      	ldrb	r3, [r7, #3]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d006      	beq.n	80047e0 <RCC_AHB1PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 80047d2:	4909      	ldr	r1, [pc, #36]	; (80047f8 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80047d4:	4b08      	ldr	r3, [pc, #32]	; (80047f8 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80047d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4313      	orrs	r3, r2
 80047dc:	650b      	str	r3, [r1, #80]	; 0x50
 80047de:	e006      	b.n	80047ee <RCC_AHB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 80047e0:	4905      	ldr	r1, [pc, #20]	; (80047f8 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80047e2:	4b05      	ldr	r3, [pc, #20]	; (80047f8 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80047e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	43db      	mvns	r3, r3
 80047ea:	4013      	ands	r3, r2
 80047ec:	650b      	str	r3, [r1, #80]	; 0x50
  }
}
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	40023800 	.word	0x40023800

080047fc <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	460b      	mov	r3, r1
 8004806:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004808:	78fb      	ldrb	r3, [r7, #3]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d006      	beq.n	800481c <RCC_AHB2PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 800480e:	4909      	ldr	r1, [pc, #36]	; (8004834 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8004810:	4b08      	ldr	r3, [pc, #32]	; (8004834 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8004812:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4313      	orrs	r3, r2
 8004818:	654b      	str	r3, [r1, #84]	; 0x54
 800481a:	e006      	b.n	800482a <RCC_AHB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 800481c:	4905      	ldr	r1, [pc, #20]	; (8004834 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 800481e:	4b05      	ldr	r3, [pc, #20]	; (8004834 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8004820:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	43db      	mvns	r3, r3
 8004826:	4013      	ands	r3, r2
 8004828:	654b      	str	r3, [r1, #84]	; 0x54
  }
}
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr
 8004834:	40023800 	.word	0x40023800

08004838 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	460b      	mov	r3, r1
 8004842:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004844:	78fb      	ldrb	r3, [r7, #3]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d006      	beq.n	8004858 <RCC_AHB3PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 800484a:	4909      	ldr	r1, [pc, #36]	; (8004870 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 800484c:	4b08      	ldr	r3, [pc, #32]	; (8004870 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 800484e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4313      	orrs	r3, r2
 8004854:	658b      	str	r3, [r1, #88]	; 0x58
 8004856:	e006      	b.n	8004866 <RCC_AHB3PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8004858:	4905      	ldr	r1, [pc, #20]	; (8004870 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 800485a:	4b05      	ldr	r3, [pc, #20]	; (8004870 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 800485c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	43db      	mvns	r3, r3
 8004862:	4013      	ands	r3, r2
 8004864:	658b      	str	r3, [r1, #88]	; 0x58
  }
}
 8004866:	370c      	adds	r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	40023800 	.word	0x40023800

08004874 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	460b      	mov	r3, r1
 800487e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004880:	78fb      	ldrb	r3, [r7, #3]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d006      	beq.n	8004894 <RCC_APB1PeriphClockLPModeCmd+0x20>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8004886:	4909      	ldr	r1, [pc, #36]	; (80048ac <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8004888:	4b08      	ldr	r3, [pc, #32]	; (80048ac <RCC_APB1PeriphClockLPModeCmd+0x38>)
 800488a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4313      	orrs	r3, r2
 8004890:	660b      	str	r3, [r1, #96]	; 0x60
 8004892:	e006      	b.n	80048a2 <RCC_APB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8004894:	4905      	ldr	r1, [pc, #20]	; (80048ac <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8004896:	4b05      	ldr	r3, [pc, #20]	; (80048ac <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8004898:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	43db      	mvns	r3, r3
 800489e:	4013      	ands	r3, r2
 80048a0:	660b      	str	r3, [r1, #96]	; 0x60
  }
}
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr
 80048ac:	40023800 	.word	0x40023800

080048b0 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	460b      	mov	r3, r1
 80048ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80048bc:	78fb      	ldrb	r3, [r7, #3]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d006      	beq.n	80048d0 <RCC_APB2PeriphClockLPModeCmd+0x20>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 80048c2:	4909      	ldr	r1, [pc, #36]	; (80048e8 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80048c4:	4b08      	ldr	r3, [pc, #32]	; (80048e8 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80048c6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	664b      	str	r3, [r1, #100]	; 0x64
 80048ce:	e006      	b.n	80048de <RCC_APB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 80048d0:	4905      	ldr	r1, [pc, #20]	; (80048e8 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80048d2:	4b05      	ldr	r3, [pc, #20]	; (80048e8 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80048d4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	43db      	mvns	r3, r3
 80048da:	4013      	ands	r3, r2
 80048dc:	664b      	str	r3, [r1, #100]	; 0x64
  }
}
 80048de:	370c      	adds	r7, #12
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr
 80048e8:	40023800 	.word	0x40023800

080048ec <RCC_LSEModeConfig>:
  *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode.
  *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode.
  * @retval None
  */
void RCC_LSEModeConfig(uint8_t RCC_Mode)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	4603      	mov	r3, r0
 80048f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(RCC_Mode));
  
  if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
 80048f6:	79fb      	ldrb	r3, [r7, #7]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d106      	bne.n	800490a <RCC_LSEModeConfig+0x1e>
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 80048fc:	4a08      	ldr	r2, [pc, #32]	; (8004920 <RCC_LSEModeConfig+0x34>)
 80048fe:	4b08      	ldr	r3, [pc, #32]	; (8004920 <RCC_LSEModeConfig+0x34>)
 8004900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004902:	f043 0308 	orr.w	r3, r3, #8
 8004906:	6713      	str	r3, [r2, #112]	; 0x70
 8004908:	e005      	b.n	8004916 <RCC_LSEModeConfig+0x2a>
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 800490a:	4a05      	ldr	r2, [pc, #20]	; (8004920 <RCC_LSEModeConfig+0x34>)
 800490c:	4b04      	ldr	r3, [pc, #16]	; (8004920 <RCC_LSEModeConfig+0x34>)
 800490e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004910:	f023 0308 	bic.w	r3, r3, #8
 8004914:	6713      	str	r3, [r2, #112]	; 0x70
  }
}
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr
 8004920:	40023800 	.word	0x40023800

08004924 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	4603      	mov	r3, r0
 800492c:	460a      	mov	r2, r1
 800492e:	71fb      	strb	r3, [r7, #7]
 8004930:	4613      	mov	r3, r2
 8004932:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004934:	79bb      	ldrb	r3, [r7, #6]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d008      	beq.n	800494c <RCC_ITConfig+0x28>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800493a:	490c      	ldr	r1, [pc, #48]	; (800496c <RCC_ITConfig+0x48>)
 800493c:	4b0b      	ldr	r3, [pc, #44]	; (800496c <RCC_ITConfig+0x48>)
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	b2da      	uxtb	r2, r3
 8004942:	79fb      	ldrb	r3, [r7, #7]
 8004944:	4313      	orrs	r3, r2
 8004946:	b2db      	uxtb	r3, r3
 8004948:	700b      	strb	r3, [r1, #0]
 800494a:	e009      	b.n	8004960 <RCC_ITConfig+0x3c>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 800494c:	4907      	ldr	r1, [pc, #28]	; (800496c <RCC_ITConfig+0x48>)
 800494e:	4b07      	ldr	r3, [pc, #28]	; (800496c <RCC_ITConfig+0x48>)
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	b2da      	uxtb	r2, r3
 8004954:	79fb      	ldrb	r3, [r7, #7]
 8004956:	43db      	mvns	r3, r3
 8004958:	b2db      	uxtb	r3, r3
 800495a:	4013      	ands	r3, r2
 800495c:	b2db      	uxtb	r3, r3
 800495e:	700b      	strb	r3, [r1, #0]
  }
}
 8004960:	370c      	adds	r7, #12
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	4002380d 	.word	0x4002380d

08004970 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8004970:	b480      	push	{r7}
 8004972:	b087      	sub	sp, #28
 8004974:	af00      	add	r7, sp, #0
 8004976:	4603      	mov	r3, r0
 8004978:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 800497a:	2300      	movs	r3, #0
 800497c:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800497e:	2300      	movs	r3, #0
 8004980:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8004982:	2300      	movs	r3, #0
 8004984:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004986:	79fb      	ldrb	r3, [r7, #7]
 8004988:	095b      	lsrs	r3, r3, #5
 800498a:	b2db      	uxtb	r3, r3
 800498c:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d103      	bne.n	800499c <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8004994:	4b12      	ldr	r3, [pc, #72]	; (80049e0 <RCC_GetFlagStatus+0x70>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	617b      	str	r3, [r7, #20]
 800499a:	e009      	b.n	80049b0 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d103      	bne.n	80049aa <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 80049a2:	4b0f      	ldr	r3, [pc, #60]	; (80049e0 <RCC_GetFlagStatus+0x70>)
 80049a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	e002      	b.n	80049b0 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80049aa:	4b0d      	ldr	r3, [pc, #52]	; (80049e0 <RCC_GetFlagStatus+0x70>)
 80049ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049ae:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80049b0:	79fb      	ldrb	r3, [r7, #7]
 80049b2:	f003 031f 	and.w	r3, r3, #31
 80049b6:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	fa22 f303 	lsr.w	r3, r2, r3
 80049c0:	f003 0301 	and.w	r3, r3, #1
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d002      	beq.n	80049ce <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80049c8:	2301      	movs	r3, #1
 80049ca:	74fb      	strb	r3, [r7, #19]
 80049cc:	e001      	b.n	80049d2 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80049ce:	2300      	movs	r3, #0
 80049d0:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80049d2:	7cfb      	ldrb	r3, [r7, #19]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	371c      	adds	r7, #28
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr
 80049e0:	40023800 	.word	0x40023800

080049e4 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 80049e4:	b480      	push	{r7}
 80049e6:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 80049e8:	4a04      	ldr	r2, [pc, #16]	; (80049fc <RCC_ClearFlag+0x18>)
 80049ea:	4b04      	ldr	r3, [pc, #16]	; (80049fc <RCC_ClearFlag+0x18>)
 80049ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049f2:	6753      	str	r3, [r2, #116]	; 0x74
}
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	40023800 	.word	0x40023800

08004a00 <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices)
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	4603      	mov	r3, r0
 8004a08:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8004a0e:	4b09      	ldr	r3, [pc, #36]	; (8004a34 <RCC_GetITStatus+0x34>)
 8004a10:	68da      	ldr	r2, [r3, #12]
 8004a12:	79fb      	ldrb	r3, [r7, #7]
 8004a14:	4013      	ands	r3, r2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d002      	beq.n	8004a20 <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	73fb      	strb	r3, [r7, #15]
 8004a1e:	e001      	b.n	8004a24 <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8004a20:	2300      	movs	r3, #0
 8004a22:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8004a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	40023800 	.word	0x40023800

08004a38 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices) 
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	4603      	mov	r3, r0
 8004a40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8004a42:	4a04      	ldr	r2, [pc, #16]	; (8004a54 <RCC_ClearITPendingBit+0x1c>)
 8004a44:	79fb      	ldrb	r3, [r7, #7]
 8004a46:	7013      	strb	r3, [r2, #0]
}
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	4002380e 	.word	0x4002380e

08004a58 <SYSCFG_DeInit>:
  *   registers to their default reset values.
  * @param  None
  * @retval None
  */
void SYSCFG_DeInit(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8004a5c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004a60:	2101      	movs	r1, #1
 8004a62:	f7ff fe8f 	bl	8004784 <RCC_APB2PeriphResetCmd>
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8004a66:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	f7ff fe8a 	bl	8004784 <RCC_APB2PeriphResetCmd>
}
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop

08004a74 <SYSCFG_MemoryRemapConfig>:
  *            @arg SYSCFG_MemoryRemap_SRAM:        Embedded SRAM (112kB) mapped at 0x00000000
  *            @arg SYSCFG_MemoryRemap_SDRAM:       FMC (External SDRAM)  mapped at 0x00000000 for STM32F42xxx/43xxx devices.            
  * @retval None
  */
void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));

  SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
 8004a7e:	4a04      	ldr	r2, [pc, #16]	; (8004a90 <SYSCFG_MemoryRemapConfig+0x1c>)
 8004a80:	79fb      	ldrb	r3, [r7, #7]
 8004a82:	6013      	str	r3, [r2, #0]
}
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	40013800 	.word	0x40013800

08004a94 <SYSCFG_MemorySwappingBank>:
  *            @arg DISABLE:(the default state) Flash Bank1 mapped at 0x08000000 (and aliased @0x0000 0000) 
                            and Flash Bank2 mapped at 0x08100000 (and aliased at 0x00100000)  
  * @retval None
  */
void SYSCFG_MemorySwappingBank(FunctionalState NewState)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) UFB_MODE_BB = (uint32_t)NewState;
 8004a9e:	4a04      	ldr	r2, [pc, #16]	; (8004ab0 <SYSCFG_MemorySwappingBank+0x1c>)
 8004aa0:	79fb      	ldrb	r3, [r7, #7]
 8004aa2:	6013      	str	r3, [r2, #0]
}
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	42270020 	.word	0x42270020

08004ab4 <SYSCFG_EXTILineConfig>:
  *           be (0..7) for STM32F42xxx/43xxx devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8004ab4:	b490      	push	{r4, r7}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	460a      	mov	r2, r1
 8004abe:	71fb      	strb	r3, [r7, #7]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8004ac8:	79bb      	ldrb	r3, [r7, #6]
 8004aca:	f003 0303 	and.w	r3, r3, #3
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	220f      	movs	r2, #15
 8004ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad6:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8004ad8:	4916      	ldr	r1, [pc, #88]	; (8004b34 <SYSCFG_EXTILineConfig+0x80>)
 8004ada:	79bb      	ldrb	r3, [r7, #6]
 8004adc:	089b      	lsrs	r3, r3, #2
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	4a14      	ldr	r2, [pc, #80]	; (8004b34 <SYSCFG_EXTILineConfig+0x80>)
 8004ae4:	79bb      	ldrb	r3, [r7, #6]
 8004ae6:	089b      	lsrs	r3, r3, #2
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	3302      	adds	r3, #2
 8004aec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	43db      	mvns	r3, r3
 8004af4:	401a      	ands	r2, r3
 8004af6:	1c83      	adds	r3, r0, #2
 8004af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8004afc:	480d      	ldr	r0, [pc, #52]	; (8004b34 <SYSCFG_EXTILineConfig+0x80>)
 8004afe:	79bb      	ldrb	r3, [r7, #6]
 8004b00:	089b      	lsrs	r3, r3, #2
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	461c      	mov	r4, r3
 8004b06:	4a0b      	ldr	r2, [pc, #44]	; (8004b34 <SYSCFG_EXTILineConfig+0x80>)
 8004b08:	79bb      	ldrb	r3, [r7, #6]
 8004b0a:	089b      	lsrs	r3, r3, #2
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	3302      	adds	r3, #2
 8004b10:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004b14:	79f9      	ldrb	r1, [r7, #7]
 8004b16:	79bb      	ldrb	r3, [r7, #6]
 8004b18:	f003 0303 	and.w	r3, r3, #3
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b22:	431a      	orrs	r2, r3
 8004b24:	1ca3      	adds	r3, r4, #2
 8004b26:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8004b2a:	3710      	adds	r7, #16
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bc90      	pop	{r4, r7}
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	40013800 	.word	0x40013800

08004b38 <SYSCFG_ETH_MediaInterfaceConfig>:
  *            @arg SYSCFG_ETH_MediaInterface_MII: MII mode selected
  *            @arg SYSCFG_ETH_MediaInterface_RMII: RMII mode selected 
  * @retval None 
  */
void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
{ 
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 8004b40:	4a03      	ldr	r2, [pc, #12]	; (8004b50 <SYSCFG_ETH_MediaInterfaceConfig+0x18>)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6013      	str	r3, [r2, #0]
}
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr
 8004b50:	422700dc 	.word	0x422700dc

08004b54 <SYSCFG_CompensationCellCmd>:
  *            @arg ENABLE: I/O compensation cell enabled  
  *            @arg DISABLE: I/O compensation cell power-down mode  
  * @retval None
  */
void SYSCFG_CompensationCellCmd(FunctionalState NewState)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 8004b5e:	4a04      	ldr	r2, [pc, #16]	; (8004b70 <SYSCFG_CompensationCellCmd+0x1c>)
 8004b60:	79fb      	ldrb	r3, [r7, #7]
 8004b62:	6013      	str	r3, [r2, #0]
}
 8004b64:	370c      	adds	r7, #12
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	42270400 	.word	0x42270400

08004b74 <SYSCFG_GetCompensationCellStatus>:
  * @brief  Checks whether the I/O Compensation Cell ready flag is set or not.
  * @param  None
  * @retval The new state of the I/O Compensation Cell ready flag (SET or RESET)
  */
FlagStatus SYSCFG_GetCompensationCellStatus(void)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
  FlagStatus bitstatus = RESET;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	71fb      	strb	r3, [r7, #7]
    
  if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 8004b7e:	4b09      	ldr	r3, [pc, #36]	; (8004ba4 <SYSCFG_GetCompensationCellStatus+0x30>)
 8004b80:	6a1b      	ldr	r3, [r3, #32]
 8004b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d002      	beq.n	8004b90 <SYSCFG_GetCompensationCellStatus+0x1c>
  {
    bitstatus = SET;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	71fb      	strb	r3, [r7, #7]
 8004b8e:	e001      	b.n	8004b94 <SYSCFG_GetCompensationCellStatus+0x20>
  }
  else
  {
    bitstatus = RESET;
 8004b90:	2300      	movs	r3, #0
 8004b92:	71fb      	strb	r3, [r7, #7]
  }
  return bitstatus;
 8004b94:	79fb      	ldrb	r3, [r7, #7]
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	40013800 	.word	0x40013800

08004ba8 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a5f      	ldr	r2, [pc, #380]	; (8004d30 <TIM_DeInit+0x188>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d108      	bne.n	8004bca <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8004bb8:	2001      	movs	r0, #1
 8004bba:	2101      	movs	r1, #1
 8004bbc:	f7ff fde2 	bl	8004784 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8004bc0:	2001      	movs	r0, #1
 8004bc2:	2100      	movs	r1, #0
 8004bc4:	f7ff fdde 	bl	8004784 <RCC_APB2PeriphResetCmd>
 8004bc8:	e0af      	b.n	8004d2a <TIM_DeInit+0x182>
  } 
  else if (TIMx == TIM2) 
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bd0:	d108      	bne.n	8004be4 <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8004bd2:	2001      	movs	r0, #1
 8004bd4:	2101      	movs	r1, #1
 8004bd6:	f7ff fdb7 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8004bda:	2001      	movs	r0, #1
 8004bdc:	2100      	movs	r1, #0
 8004bde:	f7ff fdb3 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8004be2:	e0a2      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM3)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a53      	ldr	r2, [pc, #332]	; (8004d34 <TIM_DeInit+0x18c>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d108      	bne.n	8004bfe <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8004bec:	2002      	movs	r0, #2
 8004bee:	2101      	movs	r1, #1
 8004bf0:	f7ff fdaa 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8004bf4:	2002      	movs	r0, #2
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	f7ff fda6 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8004bfc:	e095      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM4)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a4d      	ldr	r2, [pc, #308]	; (8004d38 <TIM_DeInit+0x190>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d108      	bne.n	8004c18 <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8004c06:	2004      	movs	r0, #4
 8004c08:	2101      	movs	r1, #1
 8004c0a:	f7ff fd9d 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8004c0e:	2004      	movs	r0, #4
 8004c10:	2100      	movs	r1, #0
 8004c12:	f7ff fd99 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8004c16:	e088      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM5)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a48      	ldr	r2, [pc, #288]	; (8004d3c <TIM_DeInit+0x194>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d108      	bne.n	8004c32 <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8004c20:	2008      	movs	r0, #8
 8004c22:	2101      	movs	r1, #1
 8004c24:	f7ff fd90 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8004c28:	2008      	movs	r0, #8
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	f7ff fd8c 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8004c30:	e07b      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM6)  
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a42      	ldr	r2, [pc, #264]	; (8004d40 <TIM_DeInit+0x198>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d108      	bne.n	8004c4c <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8004c3a:	2010      	movs	r0, #16
 8004c3c:	2101      	movs	r1, #1
 8004c3e:	f7ff fd83 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8004c42:	2010      	movs	r0, #16
 8004c44:	2100      	movs	r1, #0
 8004c46:	f7ff fd7f 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8004c4a:	e06e      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM7)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a3d      	ldr	r2, [pc, #244]	; (8004d44 <TIM_DeInit+0x19c>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d108      	bne.n	8004c66 <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8004c54:	2020      	movs	r0, #32
 8004c56:	2101      	movs	r1, #1
 8004c58:	f7ff fd76 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8004c5c:	2020      	movs	r0, #32
 8004c5e:	2100      	movs	r1, #0
 8004c60:	f7ff fd72 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8004c64:	e061      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM8)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a37      	ldr	r2, [pc, #220]	; (8004d48 <TIM_DeInit+0x1a0>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d108      	bne.n	8004c80 <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8004c6e:	2002      	movs	r0, #2
 8004c70:	2101      	movs	r1, #1
 8004c72:	f7ff fd87 	bl	8004784 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8004c76:	2002      	movs	r0, #2
 8004c78:	2100      	movs	r1, #0
 8004c7a:	f7ff fd83 	bl	8004784 <RCC_APB2PeriphResetCmd>
 8004c7e:	e054      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM9)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a32      	ldr	r2, [pc, #200]	; (8004d4c <TIM_DeInit+0x1a4>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d10a      	bne.n	8004c9e <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8004c88:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	f7ff fd79 	bl	8004784 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8004c92:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004c96:	2100      	movs	r1, #0
 8004c98:	f7ff fd74 	bl	8004784 <RCC_APB2PeriphResetCmd>
 8004c9c:	e045      	b.n	8004d2a <TIM_DeInit+0x182>
   }  
  else if (TIMx == TIM10)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a2b      	ldr	r2, [pc, #172]	; (8004d50 <TIM_DeInit+0x1a8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d10a      	bne.n	8004cbc <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8004ca6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004caa:	2101      	movs	r1, #1
 8004cac:	f7ff fd6a 	bl	8004784 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8004cb0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004cb4:	2100      	movs	r1, #0
 8004cb6:	f7ff fd65 	bl	8004784 <RCC_APB2PeriphResetCmd>
 8004cba:	e036      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM11) 
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a25      	ldr	r2, [pc, #148]	; (8004d54 <TIM_DeInit+0x1ac>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d10a      	bne.n	8004cda <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8004cc4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004cc8:	2101      	movs	r1, #1
 8004cca:	f7ff fd5b 	bl	8004784 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8004cce:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	f7ff fd56 	bl	8004784 <RCC_APB2PeriphResetCmd>
 8004cd8:	e027      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM12)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a1e      	ldr	r2, [pc, #120]	; (8004d58 <TIM_DeInit+0x1b0>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d108      	bne.n	8004cf4 <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8004ce2:	2040      	movs	r0, #64	; 0x40
 8004ce4:	2101      	movs	r1, #1
 8004ce6:	f7ff fd2f 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8004cea:	2040      	movs	r0, #64	; 0x40
 8004cec:	2100      	movs	r1, #0
 8004cee:	f7ff fd2b 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8004cf2:	e01a      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM13) 
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a19      	ldr	r2, [pc, #100]	; (8004d5c <TIM_DeInit+0x1b4>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d108      	bne.n	8004d0e <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8004cfc:	2080      	movs	r0, #128	; 0x80
 8004cfe:	2101      	movs	r1, #1
 8004d00:	f7ff fd22 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8004d04:	2080      	movs	r0, #128	; 0x80
 8004d06:	2100      	movs	r1, #0
 8004d08:	f7ff fd1e 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8004d0c:	e00d      	b.n	8004d2a <TIM_DeInit+0x182>
  }  
  else
  { 
    if (TIMx == TIM14) 
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a13      	ldr	r2, [pc, #76]	; (8004d60 <TIM_DeInit+0x1b8>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d109      	bne.n	8004d2a <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8004d16:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	f7ff fd14 	bl	8004748 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8004d20:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004d24:	2100      	movs	r1, #0
 8004d26:	f7ff fd0f 	bl	8004748 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 8004d2a:	3708      	adds	r7, #8
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40010000 	.word	0x40010000
 8004d34:	40000400 	.word	0x40000400
 8004d38:	40000800 	.word	0x40000800
 8004d3c:	40000c00 	.word	0x40000c00
 8004d40:	40001000 	.word	0x40001000
 8004d44:	40001400 	.word	0x40001400
 8004d48:	40010400 	.word	0x40010400
 8004d4c:	40014000 	.word	0x40014000
 8004d50:	40014400 	.word	0x40014400
 8004d54:	40014800 	.word	0x40014800
 8004d58:	40001800 	.word	0x40001800
 8004d5c:	40001c00 	.word	0x40001c00
 8004d60:	40002000 	.word	0x40002000

08004d64 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	881b      	ldrh	r3, [r3, #0]
 8004d76:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a28      	ldr	r2, [pc, #160]	; (8004e1c <TIM_TimeBaseInit+0xb8>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d013      	beq.n	8004da8 <TIM_TimeBaseInit+0x44>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a27      	ldr	r2, [pc, #156]	; (8004e20 <TIM_TimeBaseInit+0xbc>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d00f      	beq.n	8004da8 <TIM_TimeBaseInit+0x44>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d8e:	d00b      	beq.n	8004da8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a24      	ldr	r2, [pc, #144]	; (8004e24 <TIM_TimeBaseInit+0xc0>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d007      	beq.n	8004da8 <TIM_TimeBaseInit+0x44>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a23      	ldr	r2, [pc, #140]	; (8004e28 <TIM_TimeBaseInit+0xc4>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d003      	beq.n	8004da8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a22      	ldr	r2, [pc, #136]	; (8004e2c <TIM_TimeBaseInit+0xc8>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d108      	bne.n	8004dba <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8004da8:	89fb      	ldrh	r3, [r7, #14]
 8004daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dae:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	885a      	ldrh	r2, [r3, #2]
 8004db4:	89fb      	ldrh	r3, [r7, #14]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a1c      	ldr	r2, [pc, #112]	; (8004e30 <TIM_TimeBaseInit+0xcc>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d00c      	beq.n	8004ddc <TIM_TimeBaseInit+0x78>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a1b      	ldr	r2, [pc, #108]	; (8004e34 <TIM_TimeBaseInit+0xd0>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d008      	beq.n	8004ddc <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8004dca:	89fb      	ldrh	r3, [r7, #14]
 8004dcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dd0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	891a      	ldrh	r2, [r3, #8]
 8004dd6:	89fb      	ldrh	r3, [r7, #14]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	89fa      	ldrh	r2, [r7, #14]
 8004de0:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685a      	ldr	r2, [r3, #4]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	881a      	ldrh	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a09      	ldr	r2, [pc, #36]	; (8004e1c <TIM_TimeBaseInit+0xb8>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d003      	beq.n	8004e02 <TIM_TimeBaseInit+0x9e>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a08      	ldr	r2, [pc, #32]	; (8004e20 <TIM_TimeBaseInit+0xbc>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d104      	bne.n	8004e0c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	7a9b      	ldrb	r3, [r3, #10]
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	829a      	strh	r2, [r3, #20]
}
 8004e12:	3714      	adds	r7, #20
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr
 8004e1c:	40010000 	.word	0x40010000
 8004e20:	40010400 	.word	0x40010400
 8004e24:	40000400 	.word	0x40000400
 8004e28:	40000800 	.word	0x40000800
 8004e2c:	40000c00 	.word	0x40000c00
 8004e30:	40001000 	.word	0x40001000
 8004e34:	40001400 	.word	0x40001400

08004e38 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e46:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	729a      	strb	r2, [r3, #10]
}
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop

08004e6c <TIM_PrescalerConfig>:
  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	460b      	mov	r3, r1
 8004e76:	807b      	strh	r3, [r7, #2]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	887a      	ldrh	r2, [r7, #2]
 8004e80:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	883a      	ldrh	r2, [r7, #0]
 8004e86:	829a      	strh	r2, [r3, #20]
}
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop

08004e94 <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	881b      	ldrh	r3, [r3, #0]
 8004ea8:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004eaa:	89fb      	ldrh	r3, [r7, #14]
 8004eac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb0:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8004eb2:	89fa      	ldrh	r2, [r7, #14]
 8004eb4:	887b      	ldrh	r3, [r7, #2]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	89fa      	ldrh	r2, [r7, #14]
 8004ebe:	801a      	strh	r2, [r3, #0]
}
 8004ec0:	3714      	adds	r7, #20
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop

08004ecc <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop

08004ee8 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop

08004f04 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f28:	b29b      	uxth	r3, r3
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	370c      	adds	r7, #12
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop

08004f38 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	460b      	mov	r3, r1
 8004f42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004f44:	78fb      	ldrb	r3, [r7, #3]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d008      	beq.n	8004f5c <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	881b      	ldrh	r3, [r3, #0]
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	f043 0302 	orr.w	r3, r3, #2
 8004f54:	b29a      	uxth	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	801a      	strh	r2, [r3, #0]
 8004f5a:	e007      	b.n	8004f6c <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	881b      	ldrh	r3, [r3, #0]
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	f023 0302 	bic.w	r3, r3, #2
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	801a      	strh	r2, [r3, #0]
  }
}
 8004f6c:	370c      	adds	r7, #12
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop

08004f78 <TIM_UpdateRequestConfig>:
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	460b      	mov	r3, r1
 8004f82:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8004f84:	887b      	ldrh	r3, [r7, #2]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d008      	beq.n	8004f9c <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	881b      	ldrh	r3, [r3, #0]
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	f043 0304 	orr.w	r3, r3, #4
 8004f94:	b29a      	uxth	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	801a      	strh	r2, [r3, #0]
 8004f9a:	e007      	b.n	8004fac <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	881b      	ldrh	r3, [r3, #0]
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	f023 0304 	bic.w	r3, r3, #4
 8004fa6:	b29a      	uxth	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	801a      	strh	r2, [r3, #0]
  }
}
 8004fac:	370c      	adds	r7, #12
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop

08004fb8 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004fc4:	78fb      	ldrb	r3, [r7, #3]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d008      	beq.n	8004fdc <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	881b      	ldrh	r3, [r3, #0]
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	801a      	strh	r2, [r3, #0]
 8004fda:	e007      	b.n	8004fec <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	881b      	ldrh	r3, [r3, #0]
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fe6:	b29a      	uxth	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	801a      	strh	r2, [r3, #0]
  }
}
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop

08004ff8 <TIM_SelectOnePulseMode>:
  *            @arg TIM_OPMode_Single
  *            @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	460b      	mov	r3, r1
 8005002:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	881b      	ldrh	r3, [r3, #0]
 8005008:	b29b      	uxth	r3, r3
 800500a:	f023 0308 	bic.w	r3, r3, #8
 800500e:	b29a      	uxth	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	801a      	strh	r2, [r3, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	881b      	ldrh	r3, [r3, #0]
 8005018:	b29a      	uxth	r2, r3
 800501a:	887b      	ldrh	r3, [r7, #2]
 800501c:	4313      	orrs	r3, r2
 800501e:	b29a      	uxth	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	801a      	strh	r2, [r3, #0]
}
 8005024:	370c      	adds	r7, #12
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr
 800502e:	bf00      	nop

08005030 <TIM_SetClockDivision>:
  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	460b      	mov	r3, r1
 800503a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	881b      	ldrh	r3, [r3, #0]
 8005040:	b29b      	uxth	r3, r3
 8005042:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005046:	b29a      	uxth	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	801a      	strh	r2, [r3, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	881b      	ldrh	r3, [r3, #0]
 8005050:	b29a      	uxth	r2, r3
 8005052:	887b      	ldrh	r3, [r7, #2]
 8005054:	4313      	orrs	r3, r2
 8005056:	b29a      	uxth	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	801a      	strh	r2, [r3, #0]
}
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop

08005068 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	460b      	mov	r3, r1
 8005072:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005074:	78fb      	ldrb	r3, [r7, #3]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d008      	beq.n	800508c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	881b      	ldrh	r3, [r3, #0]
 800507e:	b29b      	uxth	r3, r3
 8005080:	f043 0301 	orr.w	r3, r3, #1
 8005084:	b29a      	uxth	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	801a      	strh	r2, [r3, #0]
 800508a:	e007      	b.n	800509c <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	881b      	ldrh	r3, [r3, #0]
 8005090:	b29b      	uxth	r3, r3
 8005092:	f023 0301 	bic.w	r3, r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	801a      	strh	r2, [r3, #0]
  }
}
 800509c:	370c      	adds	r7, #12
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop

080050a8 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80050b2:	2300      	movs	r3, #0
 80050b4:	817b      	strh	r3, [r7, #10]
 80050b6:	2300      	movs	r3, #0
 80050b8:	81fb      	strh	r3, [r7, #14]
 80050ba:	2300      	movs	r3, #0
 80050bc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	8c1b      	ldrh	r3, [r3, #32]
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	f023 0301 	bic.w	r3, r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	8c1b      	ldrh	r3, [r3, #32]
 80050d2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	889b      	ldrh	r3, [r3, #4]
 80050d8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	8b1b      	ldrh	r3, [r3, #24]
 80050de:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 80050e0:	897b      	ldrh	r3, [r7, #10]
 80050e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050e6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80050e8:	897b      	ldrh	r3, [r7, #10]
 80050ea:	f023 0303 	bic.w	r3, r3, #3
 80050ee:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	881a      	ldrh	r2, [r3, #0]
 80050f4:	897b      	ldrh	r3, [r7, #10]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80050fa:	89fb      	ldrh	r3, [r7, #14]
 80050fc:	f023 0302 	bic.w	r3, r3, #2
 8005100:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	899a      	ldrh	r2, [r3, #12]
 8005106:	89fb      	ldrh	r3, [r7, #14]
 8005108:	4313      	orrs	r3, r2
 800510a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	885a      	ldrh	r2, [r3, #2]
 8005110:	89fb      	ldrh	r3, [r7, #14]
 8005112:	4313      	orrs	r3, r2
 8005114:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a1e      	ldr	r2, [pc, #120]	; (8005194 <TIM_OC1Init+0xec>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d003      	beq.n	8005126 <TIM_OC1Init+0x7e>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a1d      	ldr	r2, [pc, #116]	; (8005198 <TIM_OC1Init+0xf0>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d123      	bne.n	800516e <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8005126:	89fb      	ldrh	r3, [r7, #14]
 8005128:	f023 0308 	bic.w	r3, r3, #8
 800512c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	89da      	ldrh	r2, [r3, #14]
 8005132:	89fb      	ldrh	r3, [r7, #14]
 8005134:	4313      	orrs	r3, r2
 8005136:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8005138:	89fb      	ldrh	r3, [r7, #14]
 800513a:	f023 0304 	bic.w	r3, r3, #4
 800513e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	889a      	ldrh	r2, [r3, #4]
 8005144:	89fb      	ldrh	r3, [r7, #14]
 8005146:	4313      	orrs	r3, r2
 8005148:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 800514a:	89bb      	ldrh	r3, [r7, #12]
 800514c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005150:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8005152:	89bb      	ldrh	r3, [r7, #12]
 8005154:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005158:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	8a1a      	ldrh	r2, [r3, #16]
 800515e:	89bb      	ldrh	r3, [r7, #12]
 8005160:	4313      	orrs	r3, r2
 8005162:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	8a5a      	ldrh	r2, [r3, #18]
 8005168:	89bb      	ldrh	r3, [r7, #12]
 800516a:	4313      	orrs	r3, r2
 800516c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	89ba      	ldrh	r2, [r7, #12]
 8005172:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	897a      	ldrh	r2, [r7, #10]
 8005178:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	689a      	ldr	r2, [r3, #8]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	89fa      	ldrh	r2, [r7, #14]
 8005186:	841a      	strh	r2, [r3, #32]
}
 8005188:	3714      	adds	r7, #20
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	40010000 	.word	0x40010000
 8005198:	40010400 	.word	0x40010400

0800519c <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80051a6:	2300      	movs	r3, #0
 80051a8:	817b      	strh	r3, [r7, #10]
 80051aa:	2300      	movs	r3, #0
 80051ac:	81fb      	strh	r3, [r7, #14]
 80051ae:	2300      	movs	r3, #0
 80051b0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	8c1b      	ldrh	r3, [r3, #32]
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	f023 0310 	bic.w	r3, r3, #16
 80051bc:	b29a      	uxth	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	8c1b      	ldrh	r3, [r3, #32]
 80051c6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	889b      	ldrh	r3, [r3, #4]
 80051cc:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	8b1b      	ldrh	r3, [r3, #24]
 80051d2:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80051d4:	897b      	ldrh	r3, [r7, #10]
 80051d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051da:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80051dc:	897b      	ldrh	r3, [r7, #10]
 80051de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051e2:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	881b      	ldrh	r3, [r3, #0]
 80051e8:	021b      	lsls	r3, r3, #8
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	897b      	ldrh	r3, [r7, #10]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80051f2:	89fb      	ldrh	r3, [r7, #14]
 80051f4:	f023 0320 	bic.w	r3, r3, #32
 80051f8:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	899b      	ldrh	r3, [r3, #12]
 80051fe:	011b      	lsls	r3, r3, #4
 8005200:	b29a      	uxth	r2, r3
 8005202:	89fb      	ldrh	r3, [r7, #14]
 8005204:	4313      	orrs	r3, r2
 8005206:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	885b      	ldrh	r3, [r3, #2]
 800520c:	011b      	lsls	r3, r3, #4
 800520e:	b29a      	uxth	r2, r3
 8005210:	89fb      	ldrh	r3, [r7, #14]
 8005212:	4313      	orrs	r3, r2
 8005214:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a22      	ldr	r2, [pc, #136]	; (80052a4 <TIM_OC2Init+0x108>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d003      	beq.n	8005226 <TIM_OC2Init+0x8a>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a21      	ldr	r2, [pc, #132]	; (80052a8 <TIM_OC2Init+0x10c>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d12b      	bne.n	800527e <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8005226:	89fb      	ldrh	r3, [r7, #14]
 8005228:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800522c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	89db      	ldrh	r3, [r3, #14]
 8005232:	011b      	lsls	r3, r3, #4
 8005234:	b29a      	uxth	r2, r3
 8005236:	89fb      	ldrh	r3, [r7, #14]
 8005238:	4313      	orrs	r3, r2
 800523a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 800523c:	89fb      	ldrh	r3, [r7, #14]
 800523e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005242:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	889b      	ldrh	r3, [r3, #4]
 8005248:	011b      	lsls	r3, r3, #4
 800524a:	b29a      	uxth	r2, r3
 800524c:	89fb      	ldrh	r3, [r7, #14]
 800524e:	4313      	orrs	r3, r2
 8005250:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8005252:	89bb      	ldrh	r3, [r7, #12]
 8005254:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005258:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 800525a:	89bb      	ldrh	r3, [r7, #12]
 800525c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005260:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	8a1b      	ldrh	r3, [r3, #16]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	b29a      	uxth	r2, r3
 800526a:	89bb      	ldrh	r3, [r7, #12]
 800526c:	4313      	orrs	r3, r2
 800526e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	8a5b      	ldrh	r3, [r3, #18]
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	b29a      	uxth	r2, r3
 8005278:	89bb      	ldrh	r3, [r7, #12]
 800527a:	4313      	orrs	r3, r2
 800527c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	89ba      	ldrh	r2, [r7, #12]
 8005282:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	897a      	ldrh	r2, [r7, #10]
 8005288:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	89fa      	ldrh	r2, [r7, #14]
 8005296:	841a      	strh	r2, [r3, #32]
}
 8005298:	3714      	adds	r7, #20
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	40010000 	.word	0x40010000
 80052a8:	40010400 	.word	0x40010400

080052ac <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80052b6:	2300      	movs	r3, #0
 80052b8:	817b      	strh	r3, [r7, #10]
 80052ba:	2300      	movs	r3, #0
 80052bc:	81fb      	strh	r3, [r7, #14]
 80052be:	2300      	movs	r3, #0
 80052c0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	8c1b      	ldrh	r3, [r3, #32]
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	8c1b      	ldrh	r3, [r3, #32]
 80052d6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	889b      	ldrh	r3, [r3, #4]
 80052dc:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	8b9b      	ldrh	r3, [r3, #28]
 80052e2:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 80052e4:	897b      	ldrh	r3, [r7, #10]
 80052e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ea:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 80052ec:	897b      	ldrh	r3, [r7, #10]
 80052ee:	f023 0303 	bic.w	r3, r3, #3
 80052f2:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	881a      	ldrh	r2, [r3, #0]
 80052f8:	897b      	ldrh	r3, [r7, #10]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80052fe:	89fb      	ldrh	r3, [r7, #14]
 8005300:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005304:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	899b      	ldrh	r3, [r3, #12]
 800530a:	021b      	lsls	r3, r3, #8
 800530c:	b29a      	uxth	r2, r3
 800530e:	89fb      	ldrh	r3, [r7, #14]
 8005310:	4313      	orrs	r3, r2
 8005312:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	885b      	ldrh	r3, [r3, #2]
 8005318:	021b      	lsls	r3, r3, #8
 800531a:	b29a      	uxth	r2, r3
 800531c:	89fb      	ldrh	r3, [r7, #14]
 800531e:	4313      	orrs	r3, r2
 8005320:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a22      	ldr	r2, [pc, #136]	; (80053b0 <TIM_OC3Init+0x104>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d003      	beq.n	8005332 <TIM_OC3Init+0x86>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a21      	ldr	r2, [pc, #132]	; (80053b4 <TIM_OC3Init+0x108>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d12b      	bne.n	800538a <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8005332:	89fb      	ldrh	r3, [r7, #14]
 8005334:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005338:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	89db      	ldrh	r3, [r3, #14]
 800533e:	021b      	lsls	r3, r3, #8
 8005340:	b29a      	uxth	r2, r3
 8005342:	89fb      	ldrh	r3, [r7, #14]
 8005344:	4313      	orrs	r3, r2
 8005346:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8005348:	89fb      	ldrh	r3, [r7, #14]
 800534a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800534e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	889b      	ldrh	r3, [r3, #4]
 8005354:	021b      	lsls	r3, r3, #8
 8005356:	b29a      	uxth	r2, r3
 8005358:	89fb      	ldrh	r3, [r7, #14]
 800535a:	4313      	orrs	r3, r2
 800535c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800535e:	89bb      	ldrh	r3, [r7, #12]
 8005360:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005364:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8005366:	89bb      	ldrh	r3, [r7, #12]
 8005368:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800536c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	8a1b      	ldrh	r3, [r3, #16]
 8005372:	011b      	lsls	r3, r3, #4
 8005374:	b29a      	uxth	r2, r3
 8005376:	89bb      	ldrh	r3, [r7, #12]
 8005378:	4313      	orrs	r3, r2
 800537a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	8a5b      	ldrh	r3, [r3, #18]
 8005380:	011b      	lsls	r3, r3, #4
 8005382:	b29a      	uxth	r2, r3
 8005384:	89bb      	ldrh	r3, [r7, #12]
 8005386:	4313      	orrs	r3, r2
 8005388:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	89ba      	ldrh	r2, [r7, #12]
 800538e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	897a      	ldrh	r2, [r7, #10]
 8005394:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	689a      	ldr	r2, [r3, #8]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	89fa      	ldrh	r2, [r7, #14]
 80053a2:	841a      	strh	r2, [r3, #32]
}
 80053a4:	3714      	adds	r7, #20
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	40010000 	.word	0x40010000
 80053b4:	40010400 	.word	0x40010400

080053b8 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80053c2:	2300      	movs	r3, #0
 80053c4:	81bb      	strh	r3, [r7, #12]
 80053c6:	2300      	movs	r3, #0
 80053c8:	817b      	strh	r3, [r7, #10]
 80053ca:	2300      	movs	r3, #0
 80053cc:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	8c1b      	ldrh	r3, [r3, #32]
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053d8:	b29a      	uxth	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	8c1b      	ldrh	r3, [r3, #32]
 80053e2:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	889b      	ldrh	r3, [r3, #4]
 80053e8:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	8b9b      	ldrh	r3, [r3, #28]
 80053ee:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 80053f0:	89bb      	ldrh	r3, [r7, #12]
 80053f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053f6:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80053f8:	89bb      	ldrh	r3, [r7, #12]
 80053fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053fe:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	881b      	ldrh	r3, [r3, #0]
 8005404:	021b      	lsls	r3, r3, #8
 8005406:	b29a      	uxth	r2, r3
 8005408:	89bb      	ldrh	r3, [r7, #12]
 800540a:	4313      	orrs	r3, r2
 800540c:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800540e:	897b      	ldrh	r3, [r7, #10]
 8005410:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005414:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	899b      	ldrh	r3, [r3, #12]
 800541a:	031b      	lsls	r3, r3, #12
 800541c:	b29a      	uxth	r2, r3
 800541e:	897b      	ldrh	r3, [r7, #10]
 8005420:	4313      	orrs	r3, r2
 8005422:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	885b      	ldrh	r3, [r3, #2]
 8005428:	031b      	lsls	r3, r3, #12
 800542a:	b29a      	uxth	r2, r3
 800542c:	897b      	ldrh	r3, [r7, #10]
 800542e:	4313      	orrs	r3, r2
 8005430:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a11      	ldr	r2, [pc, #68]	; (800547c <TIM_OC4Init+0xc4>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d003      	beq.n	8005442 <TIM_OC4Init+0x8a>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a10      	ldr	r2, [pc, #64]	; (8005480 <TIM_OC4Init+0xc8>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d10a      	bne.n	8005458 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8005442:	89fb      	ldrh	r3, [r7, #14]
 8005444:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005448:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	8a1b      	ldrh	r3, [r3, #16]
 800544e:	019b      	lsls	r3, r3, #6
 8005450:	b29a      	uxth	r2, r3
 8005452:	89fb      	ldrh	r3, [r7, #14]
 8005454:	4313      	orrs	r3, r2
 8005456:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	89fa      	ldrh	r2, [r7, #14]
 800545c:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	89ba      	ldrh	r2, [r7, #12]
 8005462:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	689a      	ldr	r2, [r3, #8]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	897a      	ldrh	r2, [r7, #10]
 8005470:	841a      	strh	r2, [r3, #32]
}
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr
 800547c:	40010000 	.word	0x40010000
 8005480:	40010400 	.word	0x40010400

08005484 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	825a      	strh	r2, [r3, #18]
}
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop

080054c8 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	460b      	mov	r3, r1
 80054d2:	807b      	strh	r3, [r7, #2]
 80054d4:	4613      	mov	r3, r2
 80054d6:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 80054d8:	2300      	movs	r3, #0
 80054da:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 80054dc:	2300      	movs	r3, #0
 80054de:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_OFFSET;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	3318      	adds	r3, #24
 80054e8:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 80054ea:	887b      	ldrh	r3, [r7, #2]
 80054ec:	2201      	movs	r2, #1
 80054ee:	fa02 f303 	lsl.w	r3, r2, r3
 80054f2:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	8c1b      	ldrh	r3, [r3, #32]
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	897b      	ldrh	r3, [r7, #10]
 80054fc:	43db      	mvns	r3, r3
 80054fe:	b29b      	uxth	r3, r3
 8005500:	4013      	ands	r3, r2
 8005502:	b29a      	uxth	r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005508:	887b      	ldrh	r3, [r7, #2]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d002      	beq.n	8005514 <TIM_SelectOCxM+0x4c>
 800550e:	887b      	ldrh	r3, [r7, #2]
 8005510:	2b08      	cmp	r3, #8
 8005512:	d114      	bne.n	800553e <TIM_SelectOCxM+0x76>
  {
    tmp += (TIM_Channel>>1);
 8005514:	887b      	ldrh	r3, [r7, #2]
 8005516:	085b      	lsrs	r3, r3, #1
 8005518:	b29b      	uxth	r3, r3
 800551a:	461a      	mov	r2, r3
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	4413      	add	r3, r2
 8005520:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6819      	ldr	r1, [r3, #0]
 8005528:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800552c:	400b      	ands	r3, r1
 800552e:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	6811      	ldr	r1, [r2, #0]
 8005536:	883a      	ldrh	r2, [r7, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	601a      	str	r2, [r3, #0]
 800553c:	e017      	b.n	800556e <TIM_SelectOCxM+0xa6>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 800553e:	887b      	ldrh	r3, [r7, #2]
 8005540:	3b04      	subs	r3, #4
 8005542:	b29b      	uxth	r3, r3
 8005544:	085b      	lsrs	r3, r3, #1
 8005546:	b29b      	uxth	r3, r3
 8005548:	461a      	mov	r2, r3
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	4413      	add	r3, r2
 800554e:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6819      	ldr	r1, [r3, #0]
 8005556:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800555a:	400b      	ands	r3, r1
 800555c:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	6812      	ldr	r2, [r2, #0]
 8005564:	8839      	ldrh	r1, [r7, #0]
 8005566:	0209      	lsls	r1, r1, #8
 8005568:	b289      	uxth	r1, r1
 800556a:	430a      	orrs	r2, r1
 800556c:	601a      	str	r2, [r3, #0]
  }
}
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	683a      	ldr	r2, [r7, #0]
 8005586:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005588:	370c      	adds	r7, #12
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop

08005594 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	683a      	ldr	r2, [r7, #0]
 80055a2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop

080055b0 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	683a      	ldr	r2, [r7, #0]
 80055be:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80055c0:	370c      	adds	r7, #12
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop

080055cc <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	641a      	str	r2, [r3, #64]	; 0x40
}
 80055dc:	370c      	adds	r7, #12
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop

080055e8 <TIM_ForcedOC1Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	460b      	mov	r3, r1
 80055f2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80055f4:	2300      	movs	r3, #0
 80055f6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	8b1b      	ldrh	r3, [r3, #24]
 80055fc:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 80055fe:	89fb      	ldrh	r3, [r7, #14]
 8005600:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005604:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8005606:	89fa      	ldrh	r2, [r7, #14]
 8005608:	887b      	ldrh	r3, [r7, #2]
 800560a:	4313      	orrs	r3, r2
 800560c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	89fa      	ldrh	r2, [r7, #14]
 8005612:	831a      	strh	r2, [r3, #24]
}
 8005614:	3714      	adds	r7, #20
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop

08005620 <TIM_ForcedOC2Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	460b      	mov	r3, r1
 800562a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800562c:	2300      	movs	r3, #0
 800562e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	8b1b      	ldrh	r3, [r3, #24]
 8005634:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8005636:	89fb      	ldrh	r3, [r7, #14]
 8005638:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800563c:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 800563e:	887b      	ldrh	r3, [r7, #2]
 8005640:	021b      	lsls	r3, r3, #8
 8005642:	b29a      	uxth	r2, r3
 8005644:	89fb      	ldrh	r3, [r7, #14]
 8005646:	4313      	orrs	r3, r2
 8005648:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	89fa      	ldrh	r2, [r7, #14]
 800564e:	831a      	strh	r2, [r3, #24]
}
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop

0800565c <TIM_ForcedOC3Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 800565c:	b480      	push	{r7}
 800565e:	b085      	sub	sp, #20
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	460b      	mov	r3, r1
 8005666:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8005668:	2300      	movs	r3, #0
 800566a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	8b9b      	ldrh	r3, [r3, #28]
 8005670:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 8005672:	89fb      	ldrh	r3, [r7, #14]
 8005674:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005678:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 800567a:	89fa      	ldrh	r2, [r7, #14]
 800567c:	887b      	ldrh	r3, [r7, #2]
 800567e:	4313      	orrs	r3, r2
 8005680:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	89fa      	ldrh	r2, [r7, #14]
 8005686:	839a      	strh	r2, [r3, #28]
}
 8005688:	3714      	adds	r7, #20
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop

08005694 <TIM_ForcedOC4Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8005694:	b480      	push	{r7}
 8005696:	b085      	sub	sp, #20
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	460b      	mov	r3, r1
 800569e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80056a0:	2300      	movs	r3, #0
 80056a2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	8b9b      	ldrh	r3, [r3, #28]
 80056a8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 80056aa:	89fb      	ldrh	r3, [r7, #14]
 80056ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056b0:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 80056b2:	887b      	ldrh	r3, [r7, #2]
 80056b4:	021b      	lsls	r3, r3, #8
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	89fb      	ldrh	r3, [r7, #14]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	89fa      	ldrh	r2, [r7, #14]
 80056c2:	839a      	strh	r2, [r3, #28]
}
 80056c4:	3714      	adds	r7, #20
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr
 80056ce:	bf00      	nop

080056d0 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	460b      	mov	r3, r1
 80056da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80056dc:	2300      	movs	r3, #0
 80056de:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	8b1b      	ldrh	r3, [r3, #24]
 80056e4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 80056e6:	89fb      	ldrh	r3, [r7, #14]
 80056e8:	f023 0308 	bic.w	r3, r3, #8
 80056ec:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80056ee:	89fa      	ldrh	r2, [r7, #14]
 80056f0:	887b      	ldrh	r3, [r7, #2]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	89fa      	ldrh	r2, [r7, #14]
 80056fa:	831a      	strh	r2, [r3, #24]
}
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop

08005708 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8005708:	b480      	push	{r7}
 800570a:	b085      	sub	sp, #20
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	460b      	mov	r3, r1
 8005712:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8005714:	2300      	movs	r3, #0
 8005716:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	8b1b      	ldrh	r3, [r3, #24]
 800571c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 800571e:	89fb      	ldrh	r3, [r7, #14]
 8005720:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005724:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8005726:	887b      	ldrh	r3, [r7, #2]
 8005728:	021b      	lsls	r3, r3, #8
 800572a:	b29a      	uxth	r2, r3
 800572c:	89fb      	ldrh	r3, [r7, #14]
 800572e:	4313      	orrs	r3, r2
 8005730:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	89fa      	ldrh	r2, [r7, #14]
 8005736:	831a      	strh	r2, [r3, #24]
}
 8005738:	3714      	adds	r7, #20
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop

08005744 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8005744:	b480      	push	{r7}
 8005746:	b085      	sub	sp, #20
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	460b      	mov	r3, r1
 800574e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8005750:	2300      	movs	r3, #0
 8005752:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	8b9b      	ldrh	r3, [r3, #28]
 8005758:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 800575a:	89fb      	ldrh	r3, [r7, #14]
 800575c:	f023 0308 	bic.w	r3, r3, #8
 8005760:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005762:	89fa      	ldrh	r2, [r7, #14]
 8005764:	887b      	ldrh	r3, [r7, #2]
 8005766:	4313      	orrs	r3, r2
 8005768:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	89fa      	ldrh	r2, [r7, #14]
 800576e:	839a      	strh	r2, [r3, #28]
}
 8005770:	3714      	adds	r7, #20
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop

0800577c <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	460b      	mov	r3, r1
 8005786:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8005788:	2300      	movs	r3, #0
 800578a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	8b9b      	ldrh	r3, [r3, #28]
 8005790:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8005792:	89fb      	ldrh	r3, [r7, #14]
 8005794:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005798:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 800579a:	887b      	ldrh	r3, [r7, #2]
 800579c:	021b      	lsls	r3, r3, #8
 800579e:	b29a      	uxth	r2, r3
 80057a0:	89fb      	ldrh	r3, [r7, #14]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	89fa      	ldrh	r2, [r7, #14]
 80057aa:	839a      	strh	r2, [r3, #28]
}
 80057ac:	3714      	adds	r7, #20
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop

080057b8 <TIM_OC1FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	460b      	mov	r3, r1
 80057c2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80057c4:	2300      	movs	r3, #0
 80057c6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	8b1b      	ldrh	r3, [r3, #24]
 80057cc:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 80057ce:	89fb      	ldrh	r3, [r7, #14]
 80057d0:	f023 0304 	bic.w	r3, r3, #4
 80057d4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80057d6:	89fa      	ldrh	r2, [r7, #14]
 80057d8:	887b      	ldrh	r3, [r7, #2]
 80057da:	4313      	orrs	r3, r2
 80057dc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	89fa      	ldrh	r2, [r7, #14]
 80057e2:	831a      	strh	r2, [r3, #24]
}
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop

080057f0 <TIM_OC2FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	460b      	mov	r3, r1
 80057fa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80057fc:	2300      	movs	r3, #0
 80057fe:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	8b1b      	ldrh	r3, [r3, #24]
 8005804:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8005806:	89fb      	ldrh	r3, [r7, #14]
 8005808:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800580c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 800580e:	887b      	ldrh	r3, [r7, #2]
 8005810:	021b      	lsls	r3, r3, #8
 8005812:	b29a      	uxth	r2, r3
 8005814:	89fb      	ldrh	r3, [r7, #14]
 8005816:	4313      	orrs	r3, r2
 8005818:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	89fa      	ldrh	r2, [r7, #14]
 800581e:	831a      	strh	r2, [r3, #24]
}
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop

0800582c <TIM_OC3FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	460b      	mov	r3, r1
 8005836:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8005838:	2300      	movs	r3, #0
 800583a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	8b9b      	ldrh	r3, [r3, #28]
 8005840:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 8005842:	89fb      	ldrh	r3, [r7, #14]
 8005844:	f023 0304 	bic.w	r3, r3, #4
 8005848:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 800584a:	89fa      	ldrh	r2, [r7, #14]
 800584c:	887b      	ldrh	r3, [r7, #2]
 800584e:	4313      	orrs	r3, r2
 8005850:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	89fa      	ldrh	r2, [r7, #14]
 8005856:	839a      	strh	r2, [r3, #28]
}
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop

08005864 <TIM_OC4FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	460b      	mov	r3, r1
 800586e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8005870:	2300      	movs	r3, #0
 8005872:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	8b9b      	ldrh	r3, [r3, #28]
 8005878:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 800587a:	89fb      	ldrh	r3, [r7, #14]
 800587c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005880:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8005882:	887b      	ldrh	r3, [r7, #2]
 8005884:	021b      	lsls	r3, r3, #8
 8005886:	b29a      	uxth	r2, r3
 8005888:	89fb      	ldrh	r3, [r7, #14]
 800588a:	4313      	orrs	r3, r2
 800588c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	89fa      	ldrh	r2, [r7, #14]
 8005892:	839a      	strh	r2, [r3, #28]
}
 8005894:	3714      	adds	r7, #20
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop

080058a0 <TIM_ClearOC1Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	460b      	mov	r3, r1
 80058aa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80058ac:	2300      	movs	r3, #0
 80058ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	8b1b      	ldrh	r3, [r3, #24]
 80058b4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 80058b6:	89fb      	ldrh	r3, [r7, #14]
 80058b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058bc:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 80058be:	89fa      	ldrh	r2, [r7, #14]
 80058c0:	887b      	ldrh	r3, [r7, #2]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	89fa      	ldrh	r2, [r7, #14]
 80058ca:	831a      	strh	r2, [r3, #24]
}
 80058cc:	3714      	adds	r7, #20
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop

080058d8 <TIM_ClearOC2Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80058d8:	b480      	push	{r7}
 80058da:	b085      	sub	sp, #20
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	460b      	mov	r3, r1
 80058e2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80058e4:	2300      	movs	r3, #0
 80058e6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	8b1b      	ldrh	r3, [r3, #24]
 80058ec:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 80058ee:	89fb      	ldrh	r3, [r7, #14]
 80058f0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80058f4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 80058f6:	887b      	ldrh	r3, [r7, #2]
 80058f8:	021b      	lsls	r3, r3, #8
 80058fa:	b29a      	uxth	r2, r3
 80058fc:	89fb      	ldrh	r3, [r7, #14]
 80058fe:	4313      	orrs	r3, r2
 8005900:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	89fa      	ldrh	r2, [r7, #14]
 8005906:	831a      	strh	r2, [r3, #24]
}
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop

08005914 <TIM_ClearOC3Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	460b      	mov	r3, r1
 800591e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8005920:	2300      	movs	r3, #0
 8005922:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	8b9b      	ldrh	r3, [r3, #28]
 8005928:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 800592a:	89fb      	ldrh	r3, [r7, #14]
 800592c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005930:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005932:	89fa      	ldrh	r2, [r7, #14]
 8005934:	887b      	ldrh	r3, [r7, #2]
 8005936:	4313      	orrs	r3, r2
 8005938:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	89fa      	ldrh	r2, [r7, #14]
 800593e:	839a      	strh	r2, [r3, #28]
}
 8005940:	3714      	adds	r7, #20
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop

0800594c <TIM_ClearOC4Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	460b      	mov	r3, r1
 8005956:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8005958:	2300      	movs	r3, #0
 800595a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	8b9b      	ldrh	r3, [r3, #28]
 8005960:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 8005962:	89fb      	ldrh	r3, [r7, #14]
 8005964:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005968:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 800596a:	887b      	ldrh	r3, [r7, #2]
 800596c:	021b      	lsls	r3, r3, #8
 800596e:	b29a      	uxth	r2, r3
 8005970:	89fb      	ldrh	r3, [r7, #14]
 8005972:	4313      	orrs	r3, r2
 8005974:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	89fa      	ldrh	r2, [r7, #14]
 800597a:	839a      	strh	r2, [r3, #28]
}
 800597c:	3714      	adds	r7, #20
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop

08005988 <TIM_OC1PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8005988:	b480      	push	{r7}
 800598a:	b085      	sub	sp, #20
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	460b      	mov	r3, r1
 8005992:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8005994:	2300      	movs	r3, #0
 8005996:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	8c1b      	ldrh	r3, [r3, #32]
 800599c:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 800599e:	89fb      	ldrh	r3, [r7, #14]
 80059a0:	f023 0302 	bic.w	r3, r3, #2
 80059a4:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 80059a6:	89fa      	ldrh	r2, [r7, #14]
 80059a8:	887b      	ldrh	r3, [r7, #2]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	89fa      	ldrh	r2, [r7, #14]
 80059b2:	841a      	strh	r2, [r3, #32]
}
 80059b4:	3714      	adds	r7, #20
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop

080059c0 <TIM_OC1NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	460b      	mov	r3, r1
 80059ca:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80059cc:	2300      	movs	r3, #0
 80059ce:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	8c1b      	ldrh	r3, [r3, #32]
 80059d4:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80059d6:	89fb      	ldrh	r3, [r7, #14]
 80059d8:	f023 0308 	bic.w	r3, r3, #8
 80059dc:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 80059de:	89fa      	ldrh	r2, [r7, #14]
 80059e0:	887b      	ldrh	r3, [r7, #2]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	89fa      	ldrh	r2, [r7, #14]
 80059ea:	841a      	strh	r2, [r3, #32]
}
 80059ec:	3714      	adds	r7, #20
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop

080059f8 <TIM_OC2PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b085      	sub	sp, #20
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	460b      	mov	r3, r1
 8005a02:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8005a04:	2300      	movs	r3, #0
 8005a06:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	8c1b      	ldrh	r3, [r3, #32]
 8005a0c:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8005a0e:	89fb      	ldrh	r3, [r7, #14]
 8005a10:	f023 0320 	bic.w	r3, r3, #32
 8005a14:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8005a16:	887b      	ldrh	r3, [r7, #2]
 8005a18:	011b      	lsls	r3, r3, #4
 8005a1a:	b29a      	uxth	r2, r3
 8005a1c:	89fb      	ldrh	r3, [r7, #14]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	89fa      	ldrh	r2, [r7, #14]
 8005a26:	841a      	strh	r2, [r3, #32]
}
 8005a28:	3714      	adds	r7, #20
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop

08005a34 <TIM_OC2NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8005a40:	2300      	movs	r3, #0
 8005a42:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	8c1b      	ldrh	r3, [r3, #32]
 8005a48:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8005a4a:	89fb      	ldrh	r3, [r7, #14]
 8005a4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a50:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8005a52:	887b      	ldrh	r3, [r7, #2]
 8005a54:	011b      	lsls	r3, r3, #4
 8005a56:	b29a      	uxth	r2, r3
 8005a58:	89fb      	ldrh	r3, [r7, #14]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	89fa      	ldrh	r2, [r7, #14]
 8005a62:	841a      	strh	r2, [r3, #32]
}
 8005a64:	3714      	adds	r7, #20
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop

08005a70 <TIM_OC3PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b085      	sub	sp, #20
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	460b      	mov	r3, r1
 8005a7a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	8c1b      	ldrh	r3, [r3, #32]
 8005a84:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8005a86:	89fb      	ldrh	r3, [r7, #14]
 8005a88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a8c:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8005a8e:	887b      	ldrh	r3, [r7, #2]
 8005a90:	021b      	lsls	r3, r3, #8
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	89fb      	ldrh	r3, [r7, #14]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	89fa      	ldrh	r2, [r7, #14]
 8005a9e:	841a      	strh	r2, [r3, #32]
}
 8005aa0:	3714      	adds	r7, #20
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop

08005aac <TIM_OC3NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	8c1b      	ldrh	r3, [r3, #32]
 8005ac0:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8005ac2:	89fb      	ldrh	r3, [r7, #14]
 8005ac4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ac8:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8005aca:	887b      	ldrh	r3, [r7, #2]
 8005acc:	021b      	lsls	r3, r3, #8
 8005ace:	b29a      	uxth	r2, r3
 8005ad0:	89fb      	ldrh	r3, [r7, #14]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	89fa      	ldrh	r2, [r7, #14]
 8005ada:	841a      	strh	r2, [r3, #32]
}
 8005adc:	3714      	adds	r7, #20
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop

08005ae8 <TIM_OC4PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b085      	sub	sp, #20
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	460b      	mov	r3, r1
 8005af2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8005af4:	2300      	movs	r3, #0
 8005af6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	8c1b      	ldrh	r3, [r3, #32]
 8005afc:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8005afe:	89fb      	ldrh	r3, [r7, #14]
 8005b00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b04:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8005b06:	887b      	ldrh	r3, [r7, #2]
 8005b08:	031b      	lsls	r3, r3, #12
 8005b0a:	b29a      	uxth	r2, r3
 8005b0c:	89fb      	ldrh	r3, [r7, #14]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	89fa      	ldrh	r2, [r7, #14]
 8005b16:	841a      	strh	r2, [r3, #32]
}
 8005b18:	3714      	adds	r7, #20
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop

08005b24 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	807b      	strh	r3, [r7, #2]
 8005b30:	4613      	mov	r3, r2
 8005b32:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8005b34:	2300      	movs	r3, #0
 8005b36:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 8005b38:	887b      	ldrh	r3, [r7, #2]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	8c1b      	ldrh	r3, [r3, #32]
 8005b46:	b29a      	uxth	r2, r3
 8005b48:	89fb      	ldrh	r3, [r7, #14]
 8005b4a:	43db      	mvns	r3, r3
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	4013      	ands	r3, r2
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	8c1b      	ldrh	r3, [r3, #32]
 8005b5a:	b29a      	uxth	r2, r3
 8005b5c:	8839      	ldrh	r1, [r7, #0]
 8005b5e:	887b      	ldrh	r3, [r7, #2]
 8005b60:	fa01 f303 	lsl.w	r3, r1, r3
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	4313      	orrs	r3, r2
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	841a      	strh	r2, [r3, #32]
}
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	460b      	mov	r3, r1
 8005b82:	807b      	strh	r3, [r7, #2]
 8005b84:	4613      	mov	r3, r2
 8005b86:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8005b8c:	887b      	ldrh	r3, [r7, #2]
 8005b8e:	2204      	movs	r2, #4
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	8c1b      	ldrh	r3, [r3, #32]
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	89fb      	ldrh	r3, [r7, #14]
 8005b9e:	43db      	mvns	r3, r3
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	8c1b      	ldrh	r3, [r3, #32]
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	8839      	ldrh	r1, [r7, #0]
 8005bb2:	887b      	ldrh	r3, [r7, #2]
 8005bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	841a      	strh	r2, [r3, #32]
}
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	881b      	ldrh	r3, [r3, #0]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d10f      	bne.n	8005bfe <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	8859      	ldrh	r1, [r3, #2]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	889a      	ldrh	r2, [r3, #4]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	891b      	ldrh	r3, [r3, #8]
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 fcb0 	bl	8006550 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	88db      	ldrh	r3, [r3, #6]
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	f000 f8e0 	bl	8005dbc <TIM_SetIC1Prescaler>
 8005bfc:	e036      	b.n	8005c6c <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	881b      	ldrh	r3, [r3, #0]
 8005c02:	2b04      	cmp	r3, #4
 8005c04:	d10f      	bne.n	8005c26 <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	8859      	ldrh	r1, [r3, #2]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	889a      	ldrh	r2, [r3, #4]
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	891b      	ldrh	r3, [r3, #8]
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 fcde 	bl	80065d4 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	88db      	ldrh	r3, [r3, #6]
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	4619      	mov	r1, r3
 8005c20:	f000 f8e8 	bl	8005df4 <TIM_SetIC2Prescaler>
 8005c24:	e022      	b.n	8005c6c <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	881b      	ldrh	r3, [r3, #0]
 8005c2a:	2b08      	cmp	r3, #8
 8005c2c:	d10f      	bne.n	8005c4e <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	8859      	ldrh	r1, [r3, #2]
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	889a      	ldrh	r2, [r3, #4]
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	891b      	ldrh	r3, [r3, #8]
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 fd16 	bl	800666c <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	88db      	ldrh	r3, [r3, #6]
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	4619      	mov	r1, r3
 8005c48:	f000 f8f2 	bl	8005e30 <TIM_SetIC3Prescaler>
 8005c4c:	e00e      	b.n	8005c6c <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	8859      	ldrh	r1, [r3, #2]
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	889a      	ldrh	r2, [r3, #4]
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	891b      	ldrh	r3, [r3, #8]
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 fd4e 	bl	80066fc <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	88db      	ldrh	r3, [r3, #6]
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	4619      	mov	r1, r3
 8005c68:	f000 f8fe 	bl	8005e68 <TIM_SetIC4Prescaler>
  }
}
 8005c6c:	3708      	adds	r7, #8
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop

08005c74 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2200      	movs	r2, #0
 8005c92:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	811a      	strh	r2, [r3, #8]
}
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	81bb      	strh	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	885b      	ldrh	r3, [r3, #2]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d102      	bne.n	8005cc4 <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	81fb      	strh	r3, [r7, #14]
 8005cc2:	e001      	b.n	8005cc8 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	889b      	ldrh	r3, [r3, #4]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d102      	bne.n	8005cd6 <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	81bb      	strh	r3, [r7, #12]
 8005cd4:	e001      	b.n	8005cda <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	881b      	ldrh	r3, [r3, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d11c      	bne.n	8005d1c <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	8859      	ldrh	r1, [r3, #2]
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	889a      	ldrh	r2, [r3, #4]
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	891b      	ldrh	r3, [r3, #8]
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 fc2e 	bl	8006550 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	88db      	ldrh	r3, [r3, #6]
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	f000 f85e 	bl	8005dbc <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	891b      	ldrh	r3, [r3, #8]
 8005d04:	89f9      	ldrh	r1, [r7, #14]
 8005d06:	89ba      	ldrh	r2, [r7, #12]
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f000 fc63 	bl	80065d4 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	88db      	ldrh	r3, [r3, #6]
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	4619      	mov	r1, r3
 8005d16:	f000 f86d 	bl	8005df4 <TIM_SetIC2Prescaler>
 8005d1a:	e01b      	b.n	8005d54 <TIM_PWMIConfig+0xb0>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	8859      	ldrh	r1, [r3, #2]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	889a      	ldrh	r2, [r3, #4]
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	891b      	ldrh	r3, [r3, #8]
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 fc53 	bl	80065d4 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	88db      	ldrh	r3, [r3, #6]
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	4619      	mov	r1, r3
 8005d36:	f000 f85d 	bl	8005df4 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	891b      	ldrh	r3, [r3, #8]
 8005d3e:	89f9      	ldrh	r1, [r7, #14]
 8005d40:	89ba      	ldrh	r2, [r7, #12]
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f000 fc04 	bl	8006550 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	88db      	ldrh	r3, [r3, #6]
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	4619      	mov	r1, r3
 8005d50:	f000 f834 	bl	8005dbc <TIM_SetIC1Prescaler>
  }
}
 8005d54:	3710      	adds	r7, #16
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop

08005d5c <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	370c      	adds	r7, #12
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	8b1b      	ldrh	r3, [r3, #24]
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	f023 030c 	bic.w	r3, r3, #12
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	831a      	strh	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	8b1b      	ldrh	r3, [r3, #24]
 8005ddc:	b29a      	uxth	r2, r3
 8005dde:	887b      	ldrh	r3, [r7, #2]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	831a      	strh	r2, [r3, #24]
}
 8005de8:	370c      	adds	r7, #12
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr
 8005df2:	bf00      	nop

08005df4 <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	8b1b      	ldrh	r3, [r3, #24]
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005e0a:	b29a      	uxth	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	831a      	strh	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	8b1b      	ldrh	r3, [r3, #24]
 8005e14:	b29a      	uxth	r2, r3
 8005e16:	887b      	ldrh	r3, [r7, #2]
 8005e18:	021b      	lsls	r3, r3, #8
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	b29a      	uxth	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	831a      	strh	r2, [r3, #24]
}
 8005e24:	370c      	adds	r7, #12
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop

08005e30 <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	460b      	mov	r3, r1
 8005e3a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	8b9b      	ldrh	r3, [r3, #28]
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	f023 030c 	bic.w	r3, r3, #12
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	839a      	strh	r2, [r3, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	8b9b      	ldrh	r3, [r3, #28]
 8005e50:	b29a      	uxth	r2, r3
 8005e52:	887b      	ldrh	r3, [r7, #2]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	b29a      	uxth	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	839a      	strh	r2, [r3, #28]
}
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop

08005e68 <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	460b      	mov	r3, r1
 8005e72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	8b9b      	ldrh	r3, [r3, #28]
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	839a      	strh	r2, [r3, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	8b9b      	ldrh	r3, [r3, #28]
 8005e88:	b29a      	uxth	r2, r3
 8005e8a:	887b      	ldrh	r3, [r7, #2]
 8005e8c:	021b      	lsls	r3, r3, #8
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	4313      	orrs	r3, r2
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	839a      	strh	r2, [r3, #28]
}
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop

08005ea4 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	881a      	ldrh	r2, [r3, #0]
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	885b      	ldrh	r3, [r3, #2]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop

08005ef4 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	819a      	strh	r2, [r3, #12]
}
 8005f26:	370c      	adds	r7, #12
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	460b      	mov	r3, r1
 8005f3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005f3c:	78fb      	ldrb	r3, [r7, #3]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00c      	beq.n	8005f5c <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8005f5a:	e009      	b.n	8005f70 <TIM_CtrlPWMOutputs+0x40>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr
 8005f7a:	bf00      	nop

08005f7c <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	460b      	mov	r3, r1
 8005f86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005f88:	78fb      	ldrb	r3, [r7, #3]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d008      	beq.n	8005fa0 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	889b      	ldrh	r3, [r3, #4]
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	f043 0304 	orr.w	r3, r3, #4
 8005f98:	b29a      	uxth	r2, r3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	809a      	strh	r2, [r3, #4]
 8005f9e:	e007      	b.n	8005fb0 <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	889b      	ldrh	r3, [r3, #4]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	f023 0304 	bic.w	r3, r3, #4
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	809a      	strh	r2, [r3, #4]
  }
}
 8005fb0:	370c      	adds	r7, #12
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop

08005fbc <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005fc8:	78fb      	ldrb	r3, [r7, #3]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d008      	beq.n	8005fe0 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	889b      	ldrh	r3, [r3, #4]
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	f043 0301 	orr.w	r3, r3, #1
 8005fd8:	b29a      	uxth	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	809a      	strh	r2, [r3, #4]
 8005fde:	e007      	b.n	8005ff0 <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	889b      	ldrh	r3, [r3, #4]
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	f023 0301 	bic.w	r3, r3, #1
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	809a      	strh	r2, [r3, #4]
  }
}
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop

08005ffc <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	460b      	mov	r3, r1
 8006006:	807b      	strh	r3, [r7, #2]
 8006008:	4613      	mov	r3, r2
 800600a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800600c:	787b      	ldrb	r3, [r7, #1]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d008      	beq.n	8006024 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	899b      	ldrh	r3, [r3, #12]
 8006016:	b29a      	uxth	r2, r3
 8006018:	887b      	ldrh	r3, [r7, #2]
 800601a:	4313      	orrs	r3, r2
 800601c:	b29a      	uxth	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	819a      	strh	r2, [r3, #12]
 8006022:	e009      	b.n	8006038 <TIM_ITConfig+0x3c>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	899b      	ldrh	r3, [r3, #12]
 8006028:	b29a      	uxth	r2, r3
 800602a:	887b      	ldrh	r3, [r7, #2]
 800602c:	43db      	mvns	r3, r3
 800602e:	b29b      	uxth	r3, r3
 8006030:	4013      	ands	r3, r2
 8006032:	b29a      	uxth	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	819a      	strh	r2, [r3, #12]
  }
}
 8006038:	370c      	adds	r7, #12
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop

08006044 <TIM_GenerateEvent>:
  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
  *        
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	460b      	mov	r3, r1
 800604e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	887a      	ldrh	r2, [r7, #2]
 8006054:	829a      	strh	r2, [r3, #20]
}
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <TIM_GetFlagStatus>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	460b      	mov	r3, r1
 800606a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 800606c:	2300      	movs	r3, #0
 800606e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	8a1b      	ldrh	r3, [r3, #16]
 8006074:	b29a      	uxth	r2, r3
 8006076:	887b      	ldrh	r3, [r7, #2]
 8006078:	4013      	ands	r3, r2
 800607a:	b29b      	uxth	r3, r3
 800607c:	2b00      	cmp	r3, #0
 800607e:	d002      	beq.n	8006086 <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8006080:	2301      	movs	r3, #1
 8006082:	73fb      	strb	r3, [r7, #15]
 8006084:	e001      	b.n	800608a <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8006086:	2300      	movs	r3, #0
 8006088:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800608a:	7bfb      	ldrb	r3, [r7, #15]
}
 800608c:	4618      	mov	r0, r3
 800608e:	3714      	adds	r7, #20
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	460b      	mov	r3, r1
 80060a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 80060a4:	887b      	ldrh	r3, [r7, #2]
 80060a6:	43db      	mvns	r3, r3
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	821a      	strh	r2, [r3, #16]
}
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	460b      	mov	r3, r1
 80060c2:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80060c4:	2300      	movs	r3, #0
 80060c6:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80060c8:	2300      	movs	r3, #0
 80060ca:	81bb      	strh	r3, [r7, #12]
 80060cc:	2300      	movs	r3, #0
 80060ce:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	8a1b      	ldrh	r3, [r3, #16]
 80060d4:	b29a      	uxth	r2, r3
 80060d6:	887b      	ldrh	r3, [r7, #2]
 80060d8:	4013      	ands	r3, r2
 80060da:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	899b      	ldrh	r3, [r3, #12]
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	887b      	ldrh	r3, [r7, #2]
 80060e4:	4013      	ands	r3, r2
 80060e6:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80060e8:	89bb      	ldrh	r3, [r7, #12]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d005      	beq.n	80060fa <TIM_GetITStatus+0x42>
 80060ee:	897b      	ldrh	r3, [r7, #10]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d002      	beq.n	80060fa <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80060f4:	2301      	movs	r3, #1
 80060f6:	73fb      	strb	r3, [r7, #15]
 80060f8:	e001      	b.n	80060fe <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80060fa:	2300      	movs	r3, #0
 80060fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80060fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006100:	4618      	mov	r0, r3
 8006102:	3714      	adds	r7, #20
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	460b      	mov	r3, r1
 8006116:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8006118:	887b      	ldrh	r3, [r7, #2]
 800611a:	43db      	mvns	r3, r3
 800611c:	b29a      	uxth	r2, r3
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	821a      	strh	r2, [r3, #16]
}
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <TIM_DMAConfig>:
  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	460b      	mov	r3, r1
 8006136:	807b      	strh	r3, [r7, #2]
 8006138:	4613      	mov	r3, r2
 800613a:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 800613c:	887a      	ldrh	r2, [r7, #2]
 800613e:	883b      	ldrh	r3, [r7, #0]
 8006140:	4313      	orrs	r3, r2
 8006142:	b29a      	uxth	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8006154:	b480      	push	{r7}
 8006156:	b083      	sub	sp, #12
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	460b      	mov	r3, r1
 800615e:	807b      	strh	r3, [r7, #2]
 8006160:	4613      	mov	r3, r2
 8006162:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006164:	787b      	ldrb	r3, [r7, #1]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d008      	beq.n	800617c <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	899b      	ldrh	r3, [r3, #12]
 800616e:	b29a      	uxth	r2, r3
 8006170:	887b      	ldrh	r3, [r7, #2]
 8006172:	4313      	orrs	r3, r2
 8006174:	b29a      	uxth	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	819a      	strh	r2, [r3, #12]
 800617a:	e009      	b.n	8006190 <TIM_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	899b      	ldrh	r3, [r3, #12]
 8006180:	b29a      	uxth	r2, r3
 8006182:	887b      	ldrh	r3, [r7, #2]
 8006184:	43db      	mvns	r3, r3
 8006186:	b29b      	uxth	r3, r3
 8006188:	4013      	ands	r3, r2
 800618a:	b29a      	uxth	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	819a      	strh	r2, [r3, #12]
  }
}
 8006190:	370c      	adds	r7, #12
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop

0800619c <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	460b      	mov	r3, r1
 80061a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80061a8:	78fb      	ldrb	r3, [r7, #3]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d008      	beq.n	80061c0 <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	889b      	ldrh	r3, [r3, #4]
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	f043 0308 	orr.w	r3, r3, #8
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	809a      	strh	r2, [r3, #4]
 80061be:	e007      	b.n	80061d0 <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	889b      	ldrh	r3, [r3, #4]
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	f023 0308 	bic.w	r3, r3, #8
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	809a      	strh	r2, [r3, #4]
  }
}
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
 80061da:	bf00      	nop

080061dc <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	891b      	ldrh	r3, [r3, #8]
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	f023 0307 	bic.w	r3, r3, #7
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	811a      	strh	r2, [r3, #8]
}
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop

08006200 <TIM_ITRxExternalClockConfig>:
  *            @arg TIM_TS_ITR2: Internal Trigger 2
  *            @arg TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	460b      	mov	r3, r1
 800620a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 800620c:	887b      	ldrh	r3, [r7, #2]
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	4619      	mov	r1, r3
 8006212:	f000 f887 	bl	8006324 <TIM_SelectInputTrigger>

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	891b      	ldrh	r3, [r3, #8]
 800621a:	b29b      	uxth	r3, r3
 800621c:	f043 0307 	orr.w	r3, r3, #7
 8006220:	b29a      	uxth	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	811a      	strh	r2, [r3, #8]
}
 8006226:	3708      	adds	r7, #8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	4608      	mov	r0, r1
 8006236:	4611      	mov	r1, r2
 8006238:	461a      	mov	r2, r3
 800623a:	4603      	mov	r3, r0
 800623c:	817b      	strh	r3, [r7, #10]
 800623e:	460b      	mov	r3, r1
 8006240:	813b      	strh	r3, [r7, #8]
 8006242:	4613      	mov	r3, r2
 8006244:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8006246:	897b      	ldrh	r3, [r7, #10]
 8006248:	2b60      	cmp	r3, #96	; 0x60
 800624a:	d107      	bne.n	800625c <TIM_TIxExternalClockConfig+0x30>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 800624c:	893a      	ldrh	r2, [r7, #8]
 800624e:	88fb      	ldrh	r3, [r7, #6]
 8006250:	68f8      	ldr	r0, [r7, #12]
 8006252:	4611      	mov	r1, r2
 8006254:	2201      	movs	r2, #1
 8006256:	f000 f9bd 	bl	80065d4 <TI2_Config>
 800625a:	e006      	b.n	800626a <TIM_TIxExternalClockConfig+0x3e>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 800625c:	893a      	ldrh	r2, [r7, #8]
 800625e:	88fb      	ldrh	r3, [r7, #6]
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	4611      	mov	r1, r2
 8006264:	2201      	movs	r2, #1
 8006266:	f000 f973 	bl	8006550 <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 800626a:	897b      	ldrh	r3, [r7, #10]
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	4619      	mov	r1, r3
 8006270:	f000 f858 	bl	8006324 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	891b      	ldrh	r3, [r3, #8]
 8006278:	b29b      	uxth	r3, r3
 800627a:	f043 0307 	orr.w	r3, r3, #7
 800627e:	b29a      	uxth	r2, r3
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	811a      	strh	r2, [r3, #8]
}
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
 800628a:	bf00      	nop

0800628c <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	4608      	mov	r0, r1
 8006296:	4611      	mov	r1, r2
 8006298:	461a      	mov	r2, r3
 800629a:	4603      	mov	r3, r0
 800629c:	817b      	strh	r3, [r7, #10]
 800629e:	460b      	mov	r3, r1
 80062a0:	813b      	strh	r3, [r7, #8]
 80062a2:	4613      	mov	r3, r2
 80062a4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 80062a6:	2300      	movs	r3, #0
 80062a8:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80062aa:	8979      	ldrh	r1, [r7, #10]
 80062ac:	893a      	ldrh	r2, [r7, #8]
 80062ae:	88fb      	ldrh	r3, [r7, #6]
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 f8a7 	bl	8006404 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	891b      	ldrh	r3, [r3, #8]
 80062ba:	82fb      	strh	r3, [r7, #22]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 80062bc:	8afb      	ldrh	r3, [r7, #22]
 80062be:	f023 0307 	bic.w	r3, r3, #7
 80062c2:	82fb      	strh	r3, [r7, #22]

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 80062c4:	8afb      	ldrh	r3, [r7, #22]
 80062c6:	f043 0307 	orr.w	r3, r3, #7
 80062ca:	82fb      	strh	r3, [r7, #22]

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 80062cc:	8afb      	ldrh	r3, [r7, #22]
 80062ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062d2:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 80062d4:	8afb      	ldrh	r3, [r7, #22]
 80062d6:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80062da:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	8afa      	ldrh	r2, [r7, #22]
 80062e0:	811a      	strh	r2, [r3, #8]
}
 80062e2:	3718      	adds	r7, #24
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	4608      	mov	r0, r1
 80062f2:	4611      	mov	r1, r2
 80062f4:	461a      	mov	r2, r3
 80062f6:	4603      	mov	r3, r0
 80062f8:	817b      	strh	r3, [r7, #10]
 80062fa:	460b      	mov	r3, r1
 80062fc:	813b      	strh	r3, [r7, #8]
 80062fe:	4613      	mov	r3, r2
 8006300:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8006302:	8979      	ldrh	r1, [r7, #10]
 8006304:	893a      	ldrh	r2, [r7, #8]
 8006306:	88fb      	ldrh	r3, [r7, #6]
 8006308:	68f8      	ldr	r0, [r7, #12]
 800630a:	f000 f87b 	bl	8006404 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	891b      	ldrh	r3, [r3, #8]
 8006312:	b29b      	uxth	r3, r3
 8006314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006318:	b29a      	uxth	r2, r3
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	811a      	strh	r2, [r3, #8]
}
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	460b      	mov	r3, r1
 800632e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 8006330:	2300      	movs	r3, #0
 8006332:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	891b      	ldrh	r3, [r3, #8]
 8006338:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800633a:	89fb      	ldrh	r3, [r7, #14]
 800633c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006340:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8006342:	89fa      	ldrh	r2, [r7, #14]
 8006344:	887b      	ldrh	r3, [r7, #2]
 8006346:	4313      	orrs	r3, r2
 8006348:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	89fa      	ldrh	r2, [r7, #14]
 800634e:	811a      	strh	r2, [r3, #8]
}
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop

0800635c <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	460b      	mov	r3, r1
 8006366:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	889b      	ldrh	r3, [r3, #4]
 800636c:	b29b      	uxth	r3, r3
 800636e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006372:	b29a      	uxth	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	889b      	ldrh	r3, [r3, #4]
 800637c:	b29a      	uxth	r2, r3
 800637e:	887b      	ldrh	r3, [r7, #2]
 8006380:	4313      	orrs	r3, r2
 8006382:	b29a      	uxth	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	809a      	strh	r2, [r3, #4]
}
 8006388:	370c      	adds	r7, #12
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop

08006394 <TIM_SelectSlaveMode>:
  *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI
  *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	460b      	mov	r3, r1
 800639e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	891b      	ldrh	r3, [r3, #8]
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	f023 0307 	bic.w	r3, r3, #7
 80063aa:	b29a      	uxth	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	811a      	strh	r2, [r3, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	891b      	ldrh	r3, [r3, #8]
 80063b4:	b29a      	uxth	r2, r3
 80063b6:	887b      	ldrh	r3, [r7, #2]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	811a      	strh	r2, [r3, #8]
}
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop

080063cc <TIM_SelectMasterSlaveMode>:
  *                                             and its slaves (through TRGO)
  *            @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	460b      	mov	r3, r1
 80063d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	891b      	ldrh	r3, [r3, #8]
 80063dc:	b29b      	uxth	r3, r3
 80063de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063e2:	b29a      	uxth	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	891b      	ldrh	r3, [r3, #8]
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	887b      	ldrh	r3, [r7, #2]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	811a      	strh	r2, [r3, #8]
}
 80063f8:	370c      	adds	r7, #12
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop

08006404 <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8006404:	b480      	push	{r7}
 8006406:	b087      	sub	sp, #28
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	4608      	mov	r0, r1
 800640e:	4611      	mov	r1, r2
 8006410:	461a      	mov	r2, r3
 8006412:	4603      	mov	r3, r0
 8006414:	817b      	strh	r3, [r7, #10]
 8006416:	460b      	mov	r3, r1
 8006418:	813b      	strh	r3, [r7, #8]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800641e:	2300      	movs	r3, #0
 8006420:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	891b      	ldrh	r3, [r3, #8]
 8006426:	82fb      	strh	r3, [r7, #22]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 8006428:	8afb      	ldrh	r3, [r7, #22]
 800642a:	b2db      	uxtb	r3, r3
 800642c:	82fb      	strh	r3, [r7, #22]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 800642e:	88fb      	ldrh	r3, [r7, #6]
 8006430:	021b      	lsls	r3, r3, #8
 8006432:	b29a      	uxth	r2, r3
 8006434:	893b      	ldrh	r3, [r7, #8]
 8006436:	4313      	orrs	r3, r2
 8006438:	b29a      	uxth	r2, r3
 800643a:	897b      	ldrh	r3, [r7, #10]
 800643c:	4313      	orrs	r3, r2
 800643e:	b29a      	uxth	r2, r3
 8006440:	8afb      	ldrh	r3, [r7, #22]
 8006442:	4313      	orrs	r3, r2
 8006444:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	8afa      	ldrh	r2, [r7, #22]
 800644a:	811a      	strh	r2, [r3, #8]
}
 800644c:	371c      	adds	r7, #28
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop

08006458 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8006458:	b480      	push	{r7}
 800645a:	b087      	sub	sp, #28
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	4608      	mov	r0, r1
 8006462:	4611      	mov	r1, r2
 8006464:	461a      	mov	r2, r3
 8006466:	4603      	mov	r3, r0
 8006468:	817b      	strh	r3, [r7, #10]
 800646a:	460b      	mov	r3, r1
 800646c:	813b      	strh	r3, [r7, #8]
 800646e:	4613      	mov	r3, r2
 8006470:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8006472:	2300      	movs	r3, #0
 8006474:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8006476:	2300      	movs	r3, #0
 8006478:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 800647a:	2300      	movs	r3, #0
 800647c:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	891b      	ldrh	r3, [r3, #8]
 8006482:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	8b1b      	ldrh	r3, [r3, #24]
 8006488:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	8c1b      	ldrh	r3, [r3, #32]
 800648e:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8006490:	8afb      	ldrh	r3, [r7, #22]
 8006492:	f023 0307 	bic.w	r3, r3, #7
 8006496:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8006498:	8afa      	ldrh	r2, [r7, #22]
 800649a:	897b      	ldrh	r3, [r7, #10]
 800649c:	4313      	orrs	r3, r2
 800649e:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 80064a0:	8abb      	ldrh	r3, [r7, #20]
 80064a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064a6:	f023 0303 	bic.w	r3, r3, #3
 80064aa:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80064ac:	8abb      	ldrh	r3, [r7, #20]
 80064ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064b2:	f043 0301 	orr.w	r3, r3, #1
 80064b6:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 80064b8:	8a7b      	ldrh	r3, [r7, #18]
 80064ba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80064be:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80064c0:	88fb      	ldrh	r3, [r7, #6]
 80064c2:	011b      	lsls	r3, r3, #4
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	893b      	ldrh	r3, [r7, #8]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	b29a      	uxth	r2, r3
 80064cc:	8a7b      	ldrh	r3, [r7, #18]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8afa      	ldrh	r2, [r7, #22]
 80064d6:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	8aba      	ldrh	r2, [r7, #20]
 80064dc:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	8a7a      	ldrh	r2, [r7, #18]
 80064e2:	841a      	strh	r2, [r3, #32]
}
 80064e4:	371c      	adds	r7, #28
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop

080064f0 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	460b      	mov	r3, r1
 80064fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80064fc:	78fb      	ldrb	r3, [r7, #3]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d008      	beq.n	8006514 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	889b      	ldrh	r3, [r3, #4]
 8006506:	b29b      	uxth	r3, r3
 8006508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800650c:	b29a      	uxth	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	809a      	strh	r2, [r3, #4]
 8006512:	e007      	b.n	8006524 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	889b      	ldrh	r3, [r3, #4]
 8006518:	b29b      	uxth	r3, r3
 800651a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800651e:	b29a      	uxth	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	809a      	strh	r2, [r3, #4]
  }
}
 8006524:	370c      	adds	r7, #12
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
 800652e:	bf00      	nop

08006530 <TIM_RemapConfig>:
  *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
  *                                 (HSE divided by a programmable prescaler)  
  * @retval None
  */
void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	460b      	mov	r3, r1
 800653a:	807b      	strh	r3, [r7, #2]
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	887a      	ldrh	r2, [r7, #2]
 8006540:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 8006544:	370c      	adds	r7, #12
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop

08006550 <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8006550:	b480      	push	{r7}
 8006552:	b087      	sub	sp, #28
 8006554:	af00      	add	r7, sp, #0
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	4608      	mov	r0, r1
 800655a:	4611      	mov	r1, r2
 800655c:	461a      	mov	r2, r3
 800655e:	4603      	mov	r3, r0
 8006560:	817b      	strh	r3, [r7, #10]
 8006562:	460b      	mov	r3, r1
 8006564:	813b      	strh	r3, [r7, #8]
 8006566:	4613      	mov	r3, r2
 8006568:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 800656a:	2300      	movs	r3, #0
 800656c:	82fb      	strh	r3, [r7, #22]
 800656e:	2300      	movs	r3, #0
 8006570:	82bb      	strh	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	8c1b      	ldrh	r3, [r3, #32]
 8006576:	b29b      	uxth	r3, r3
 8006578:	f023 0301 	bic.w	r3, r3, #1
 800657c:	b29a      	uxth	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	8b1b      	ldrh	r3, [r3, #24]
 8006586:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8c1b      	ldrh	r3, [r3, #32]
 800658c:	82bb      	strh	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 800658e:	8afb      	ldrh	r3, [r7, #22]
 8006590:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8006594:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8006596:	88fb      	ldrh	r3, [r7, #6]
 8006598:	011b      	lsls	r3, r3, #4
 800659a:	b29a      	uxth	r2, r3
 800659c:	893b      	ldrh	r3, [r7, #8]
 800659e:	4313      	orrs	r3, r2
 80065a0:	b29a      	uxth	r2, r3
 80065a2:	8afb      	ldrh	r3, [r7, #22]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065a8:	8abb      	ldrh	r3, [r7, #20]
 80065aa:	f023 030a 	bic.w	r3, r3, #10
 80065ae:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80065b0:	897a      	ldrh	r2, [r7, #10]
 80065b2:	8abb      	ldrh	r3, [r7, #20]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	f043 0301 	orr.w	r3, r3, #1
 80065bc:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	8afa      	ldrh	r2, [r7, #22]
 80065c2:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	8aba      	ldrh	r2, [r7, #20]
 80065c8:	841a      	strh	r2, [r3, #32]
}
 80065ca:	371c      	adds	r7, #28
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b087      	sub	sp, #28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	4608      	mov	r0, r1
 80065de:	4611      	mov	r1, r2
 80065e0:	461a      	mov	r2, r3
 80065e2:	4603      	mov	r3, r0
 80065e4:	817b      	strh	r3, [r7, #10]
 80065e6:	460b      	mov	r3, r1
 80065e8:	813b      	strh	r3, [r7, #8]
 80065ea:	4613      	mov	r3, r2
 80065ec:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 80065ee:	2300      	movs	r3, #0
 80065f0:	82fb      	strh	r3, [r7, #22]
 80065f2:	2300      	movs	r3, #0
 80065f4:	82bb      	strh	r3, [r7, #20]
 80065f6:	2300      	movs	r3, #0
 80065f8:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	8c1b      	ldrh	r3, [r3, #32]
 80065fe:	b29b      	uxth	r3, r3
 8006600:	f023 0310 	bic.w	r3, r3, #16
 8006604:	b29a      	uxth	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	8b1b      	ldrh	r3, [r3, #24]
 800660e:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8c1b      	ldrh	r3, [r3, #32]
 8006614:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8006616:	897b      	ldrh	r3, [r7, #10]
 8006618:	011b      	lsls	r3, r3, #4
 800661a:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800661c:	8afb      	ldrh	r3, [r7, #22]
 800661e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006622:	051b      	lsls	r3, r3, #20
 8006624:	0d1b      	lsrs	r3, r3, #20
 8006626:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006628:	88fb      	ldrh	r3, [r7, #6]
 800662a:	031b      	lsls	r3, r3, #12
 800662c:	b29a      	uxth	r2, r3
 800662e:	8afb      	ldrh	r3, [r7, #22]
 8006630:	4313      	orrs	r3, r2
 8006632:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006634:	893b      	ldrh	r3, [r7, #8]
 8006636:	021b      	lsls	r3, r3, #8
 8006638:	b29a      	uxth	r2, r3
 800663a:	8afb      	ldrh	r3, [r7, #22]
 800663c:	4313      	orrs	r3, r2
 800663e:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006640:	8abb      	ldrh	r3, [r7, #20]
 8006642:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006646:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8006648:	8a7a      	ldrh	r2, [r7, #18]
 800664a:	8abb      	ldrh	r3, [r7, #20]
 800664c:	4313      	orrs	r3, r2
 800664e:	b29b      	uxth	r3, r3
 8006650:	f043 0310 	orr.w	r3, r3, #16
 8006654:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	8afa      	ldrh	r2, [r7, #22]
 800665a:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	8aba      	ldrh	r2, [r7, #20]
 8006660:	841a      	strh	r2, [r3, #32]
}
 8006662:	371c      	adds	r7, #28
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800666c:	b480      	push	{r7}
 800666e:	b087      	sub	sp, #28
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	4608      	mov	r0, r1
 8006676:	4611      	mov	r1, r2
 8006678:	461a      	mov	r2, r3
 800667a:	4603      	mov	r3, r0
 800667c:	817b      	strh	r3, [r7, #10]
 800667e:	460b      	mov	r3, r1
 8006680:	813b      	strh	r3, [r7, #8]
 8006682:	4613      	mov	r3, r2
 8006684:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8006686:	2300      	movs	r3, #0
 8006688:	82fb      	strh	r3, [r7, #22]
 800668a:	2300      	movs	r3, #0
 800668c:	82bb      	strh	r3, [r7, #20]
 800668e:	2300      	movs	r3, #0
 8006690:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	8c1b      	ldrh	r3, [r3, #32]
 8006696:	b29b      	uxth	r3, r3
 8006698:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800669c:	b29a      	uxth	r2, r3
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	8b9b      	ldrh	r3, [r3, #28]
 80066a6:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	8c1b      	ldrh	r3, [r3, #32]
 80066ac:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 80066ae:	897b      	ldrh	r3, [r7, #10]
 80066b0:	021b      	lsls	r3, r3, #8
 80066b2:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 80066b4:	8afb      	ldrh	r3, [r7, #22]
 80066b6:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80066ba:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80066bc:	88fb      	ldrh	r3, [r7, #6]
 80066be:	011b      	lsls	r3, r3, #4
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	893b      	ldrh	r3, [r7, #8]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	8afb      	ldrh	r3, [r7, #22]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80066ce:	8abb      	ldrh	r3, [r7, #20]
 80066d0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80066d4:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80066d6:	8a7a      	ldrh	r2, [r7, #18]
 80066d8:	8abb      	ldrh	r3, [r7, #20]
 80066da:	4313      	orrs	r3, r2
 80066dc:	b29b      	uxth	r3, r3
 80066de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066e2:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8afa      	ldrh	r2, [r7, #22]
 80066e8:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	8aba      	ldrh	r2, [r7, #20]
 80066ee:	841a      	strh	r2, [r3, #32]
}
 80066f0:	371c      	adds	r7, #28
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop

080066fc <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b087      	sub	sp, #28
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	4608      	mov	r0, r1
 8006706:	4611      	mov	r1, r2
 8006708:	461a      	mov	r2, r3
 800670a:	4603      	mov	r3, r0
 800670c:	817b      	strh	r3, [r7, #10]
 800670e:	460b      	mov	r3, r1
 8006710:	813b      	strh	r3, [r7, #8]
 8006712:	4613      	mov	r3, r2
 8006714:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8006716:	2300      	movs	r3, #0
 8006718:	82fb      	strh	r3, [r7, #22]
 800671a:	2300      	movs	r3, #0
 800671c:	82bb      	strh	r3, [r7, #20]
 800671e:	2300      	movs	r3, #0
 8006720:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	8c1b      	ldrh	r3, [r3, #32]
 8006726:	b29b      	uxth	r3, r3
 8006728:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	8b9b      	ldrh	r3, [r3, #28]
 8006736:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	8c1b      	ldrh	r3, [r3, #32]
 800673c:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 800673e:	897b      	ldrh	r3, [r7, #10]
 8006740:	031b      	lsls	r3, r3, #12
 8006742:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8006744:	8afb      	ldrh	r3, [r7, #22]
 8006746:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800674a:	051b      	lsls	r3, r3, #20
 800674c:	0d1b      	lsrs	r3, r3, #20
 800674e:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8006750:	893b      	ldrh	r3, [r7, #8]
 8006752:	021b      	lsls	r3, r3, #8
 8006754:	b29a      	uxth	r2, r3
 8006756:	8afb      	ldrh	r3, [r7, #22]
 8006758:	4313      	orrs	r3, r2
 800675a:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800675c:	88fb      	ldrh	r3, [r7, #6]
 800675e:	031b      	lsls	r3, r3, #12
 8006760:	b29a      	uxth	r2, r3
 8006762:	8afb      	ldrh	r3, [r7, #22]
 8006764:	4313      	orrs	r3, r2
 8006766:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006768:	8abb      	ldrh	r3, [r7, #20]
 800676a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800676e:	045b      	lsls	r3, r3, #17
 8006770:	0c5b      	lsrs	r3, r3, #17
 8006772:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8006774:	8a7a      	ldrh	r2, [r7, #18]
 8006776:	8abb      	ldrh	r3, [r7, #20]
 8006778:	4313      	orrs	r3, r2
 800677a:	b29b      	uxth	r3, r3
 800677c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006780:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	8afa      	ldrh	r2, [r7, #22]
 8006786:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	8aba      	ldrh	r2, [r7, #20]
 800678c:	841a      	strh	r2, [r3, #32]
}
 800678e:	371c      	adds	r7, #28
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a3a      	ldr	r2, [pc, #232]	; (800688c <USART_DeInit+0xf4>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d108      	bne.n	80067ba <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80067a8:	2010      	movs	r0, #16
 80067aa:	2101      	movs	r1, #1
 80067ac:	f7fd ffea 	bl	8004784 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80067b0:	2010      	movs	r0, #16
 80067b2:	2100      	movs	r1, #0
 80067b4:	f7fd ffe6 	bl	8004784 <RCC_APB2PeriphResetCmd>
 80067b8:	e065      	b.n	8006886 <USART_DeInit+0xee>
  }
  else if (USARTx == USART2)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a34      	ldr	r2, [pc, #208]	; (8006890 <USART_DeInit+0xf8>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d10a      	bne.n	80067d8 <USART_DeInit+0x40>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80067c2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80067c6:	2101      	movs	r1, #1
 80067c8:	f7fd ffbe 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80067cc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80067d0:	2100      	movs	r1, #0
 80067d2:	f7fd ffb9 	bl	8004748 <RCC_APB1PeriphResetCmd>
 80067d6:	e056      	b.n	8006886 <USART_DeInit+0xee>
  }
  else if (USARTx == USART3)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a2e      	ldr	r2, [pc, #184]	; (8006894 <USART_DeInit+0xfc>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d10a      	bne.n	80067f6 <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80067e0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80067e4:	2101      	movs	r1, #1
 80067e6:	f7fd ffaf 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80067ea:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80067ee:	2100      	movs	r1, #0
 80067f0:	f7fd ffaa 	bl	8004748 <RCC_APB1PeriphResetCmd>
 80067f4:	e047      	b.n	8006886 <USART_DeInit+0xee>
  }    
  else if (USARTx == UART4)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a27      	ldr	r2, [pc, #156]	; (8006898 <USART_DeInit+0x100>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d10a      	bne.n	8006814 <USART_DeInit+0x7c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80067fe:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006802:	2101      	movs	r1, #1
 8006804:	f7fd ffa0 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8006808:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800680c:	2100      	movs	r1, #0
 800680e:	f7fd ff9b 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8006812:	e038      	b.n	8006886 <USART_DeInit+0xee>
  }
  else if (USARTx == UART5)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a21      	ldr	r2, [pc, #132]	; (800689c <USART_DeInit+0x104>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d10a      	bne.n	8006832 <USART_DeInit+0x9a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800681c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006820:	2101      	movs	r1, #1
 8006822:	f7fd ff91 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8006826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800682a:	2100      	movs	r1, #0
 800682c:	f7fd ff8c 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8006830:	e029      	b.n	8006886 <USART_DeInit+0xee>
  }  
  else if (USARTx == USART6)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a1a      	ldr	r2, [pc, #104]	; (80068a0 <USART_DeInit+0x108>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d108      	bne.n	800684c <USART_DeInit+0xb4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 800683a:	2020      	movs	r0, #32
 800683c:	2101      	movs	r1, #1
 800683e:	f7fd ffa1 	bl	8004784 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8006842:	2020      	movs	r0, #32
 8006844:	2100      	movs	r1, #0
 8006846:	f7fd ff9d 	bl	8004784 <RCC_APB2PeriphResetCmd>
 800684a:	e01c      	b.n	8006886 <USART_DeInit+0xee>
  }
  else if (USARTx == UART7)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a15      	ldr	r2, [pc, #84]	; (80068a4 <USART_DeInit+0x10c>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d10a      	bne.n	800686a <USART_DeInit+0xd2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
 8006854:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8006858:	2101      	movs	r1, #1
 800685a:	f7fd ff75 	bl	8004748 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 800685e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8006862:	2100      	movs	r1, #0
 8006864:	f7fd ff70 	bl	8004748 <RCC_APB1PeriphResetCmd>
 8006868:	e00d      	b.n	8006886 <USART_DeInit+0xee>
  }     
  else
  {
    if (USARTx == UART8)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a0e      	ldr	r2, [pc, #56]	; (80068a8 <USART_DeInit+0x110>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d109      	bne.n	8006886 <USART_DeInit+0xee>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
 8006872:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8006876:	2101      	movs	r1, #1
 8006878:	f7fd ff66 	bl	8004748 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 800687c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8006880:	2100      	movs	r1, #0
 8006882:	f7fd ff61 	bl	8004748 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8006886:	3708      	adds	r7, #8
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}
 800688c:	40011000 	.word	0x40011000
 8006890:	40004400 	.word	0x40004400
 8006894:	40004800 	.word	0x40004800
 8006898:	40004c00 	.word	0x40004c00
 800689c:	40005000 	.word	0x40005000
 80068a0:	40011400 	.word	0x40011400
 80068a4:	40007800 	.word	0x40007800
 80068a8:	40007c00 	.word	0x40007c00

080068ac <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08a      	sub	sp, #40	; 0x28
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80068b6:	2300      	movs	r3, #0
 80068b8:	627b      	str	r3, [r7, #36]	; 0x24
 80068ba:	2300      	movs	r3, #0
 80068bc:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80068be:	2300      	movs	r3, #0
 80068c0:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 80068c2:	2300      	movs	r3, #0
 80068c4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	8a1b      	ldrh	r3, [r3, #16]
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80068ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80068d4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	88db      	ldrh	r3, [r3, #6]
 80068da:	461a      	mov	r2, r3
 80068dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068de:	4313      	orrs	r3, r2
 80068e0:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80068e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	899b      	ldrh	r3, [r3, #12]
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80068f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80068f8:	f023 030c 	bic.w	r3, r3, #12
 80068fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	889a      	ldrh	r2, [r3, #4]
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	891b      	ldrh	r3, [r3, #8]
 8006906:	4313      	orrs	r3, r2
 8006908:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800690e:	4313      	orrs	r3, r2
 8006910:	b29b      	uxth	r3, r3
 8006912:	461a      	mov	r2, r3
 8006914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006916:	4313      	orrs	r3, r2
 8006918:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800691a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691c:	b29a      	uxth	r2, r3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	8a9b      	ldrh	r3, [r3, #20]
 8006926:	b29b      	uxth	r3, r3
 8006928:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800692a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006930:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	899b      	ldrh	r3, [r3, #12]
 8006936:	461a      	mov	r2, r3
 8006938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693a:	4313      	orrs	r3, r2
 800693c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800693e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006940:	b29a      	uxth	r2, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8006946:	f107 0308 	add.w	r3, r7, #8
 800694a:	4618      	mov	r0, r3
 800694c:	f7fd fc60 	bl	8004210 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a31      	ldr	r2, [pc, #196]	; (8006a18 <USART_Init+0x16c>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d003      	beq.n	8006960 <USART_Init+0xb4>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a30      	ldr	r2, [pc, #192]	; (8006a1c <USART_Init+0x170>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d102      	bne.n	8006966 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	623b      	str	r3, [r7, #32]
 8006964:	e001      	b.n	800696a <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	899b      	ldrh	r3, [r3, #12]
 800696e:	b29b      	uxth	r3, r3
 8006970:	b29b      	uxth	r3, r3
 8006972:	b21b      	sxth	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	da0c      	bge.n	8006992 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8006978:	6a3a      	ldr	r2, [r7, #32]
 800697a:	4613      	mov	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	4413      	add	r3, r2
 8006980:	009a      	lsls	r2, r3, #2
 8006982:	441a      	add	r2, r3
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	fbb2 f3f3 	udiv	r3, r2, r3
 800698e:	61fb      	str	r3, [r7, #28]
 8006990:	e00b      	b.n	80069aa <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8006992:	6a3a      	ldr	r2, [r7, #32]
 8006994:	4613      	mov	r3, r2
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	4413      	add	r3, r2
 800699a:	009a      	lsls	r2, r3, #2
 800699c:	441a      	add	r2, r3
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a8:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	4a1c      	ldr	r2, [pc, #112]	; (8006a20 <USART_Init+0x174>)
 80069ae:	fba2 2303 	umull	r2, r3, r2, r3
 80069b2:	095b      	lsrs	r3, r3, #5
 80069b4:	011b      	lsls	r3, r3, #4
 80069b6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80069b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ba:	091b      	lsrs	r3, r3, #4
 80069bc:	2264      	movs	r2, #100	; 0x64
 80069be:	fb02 f303 	mul.w	r3, r2, r3
 80069c2:	69fa      	ldr	r2, [r7, #28]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	899b      	ldrh	r3, [r3, #12]
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	b21b      	sxth	r3, r3
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	da0c      	bge.n	80069f0 <USART_Init+0x144>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	00db      	lsls	r3, r3, #3
 80069da:	3332      	adds	r3, #50	; 0x32
 80069dc:	4a10      	ldr	r2, [pc, #64]	; (8006a20 <USART_Init+0x174>)
 80069de:	fba2 2303 	umull	r2, r3, r2, r3
 80069e2:	095b      	lsrs	r3, r3, #5
 80069e4:	f003 0307 	and.w	r3, r3, #7
 80069e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069ea:	4313      	orrs	r3, r2
 80069ec:	627b      	str	r3, [r7, #36]	; 0x24
 80069ee:	e00b      	b.n	8006a08 <USART_Init+0x15c>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	011b      	lsls	r3, r3, #4
 80069f4:	3332      	adds	r3, #50	; 0x32
 80069f6:	4a0a      	ldr	r2, [pc, #40]	; (8006a20 <USART_Init+0x174>)
 80069f8:	fba2 2303 	umull	r2, r3, r2, r3
 80069fc:	095b      	lsrs	r3, r3, #5
 80069fe:	f003 030f 	and.w	r3, r3, #15
 8006a02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a04:	4313      	orrs	r3, r2
 8006a06:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8006a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	811a      	strh	r2, [r3, #8]
}
 8006a10:	3728      	adds	r7, #40	; 0x28
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	40011000 	.word	0x40011000
 8006a1c:	40011400 	.word	0x40011400
 8006a20:	51eb851f 	.word	0x51eb851f

08006a24 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8006a32:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	220c      	movs	r2, #12
 8006a4a:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	819a      	strh	r2, [r3, #12]
}
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b085      	sub	sp, #20
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 8006a66:	2300      	movs	r3, #0
 8006a68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	8a1b      	ldrh	r3, [r3, #16]
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006a78:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	881a      	ldrh	r2, [r3, #0]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8006a82:	4313      	orrs	r3, r2
 8006a84:	b29a      	uxth	r2, r3
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	889b      	ldrh	r3, [r3, #4]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	88db      	ldrh	r3, [r3, #6]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	461a      	mov	r2, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	821a      	strh	r2, [r3, #16]
}
 8006aa6:	3714      	adds	r7, #20
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	80da      	strh	r2, [r3, #6]
}
 8006ad0:	370c      	adds	r7, #12
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop

08006adc <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006ae8:	78fb      	ldrb	r3, [r7, #3]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d008      	beq.n	8006b00 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	899b      	ldrh	r3, [r3, #12]
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	819a      	strh	r2, [r3, #12]
 8006afe:	e007      	b.n	8006b10 <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	899b      	ldrh	r3, [r3, #12]
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b0a:	b29a      	uxth	r2, r3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	819a      	strh	r2, [r3, #12]
  }
}
 8006b10:	370c      	adds	r7, #12
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr
 8006b1a:	bf00      	nop

08006b1c <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	460b      	mov	r3, r1
 8006b26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	8b1b      	ldrh	r3, [r3, #24]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006b32:	b29a      	uxth	r2, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	8b1b      	ldrh	r3, [r3, #24]
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	78fb      	ldrb	r3, [r7, #3]
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	4313      	orrs	r3, r2
 8006b44:	b29a      	uxth	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	831a      	strh	r2, [r3, #24]
}
 8006b4a:	370c      	adds	r7, #12
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006b60:	78fb      	ldrb	r3, [r7, #3]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00a      	beq.n	8006b7c <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	899b      	ldrh	r3, [r3, #12]
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b74:	b29a      	uxth	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	819a      	strh	r2, [r3, #12]
 8006b7a:	e007      	b.n	8006b8c <USART_OverSampling8Cmd+0x38>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	899b      	ldrh	r3, [r3, #12]
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006b86:	b29a      	uxth	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	819a      	strh	r2, [r3, #12]
  }
}  
 8006b8c:	370c      	adds	r7, #12
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop

08006b98 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006ba4:	78fb      	ldrb	r3, [r7, #3]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d008      	beq.n	8006bbc <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	8a9b      	ldrh	r3, [r3, #20]
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	829a      	strh	r2, [r3, #20]
 8006bba:	e007      	b.n	8006bcc <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	8a9b      	ldrh	r3, [r3, #20]
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bc6:	b29a      	uxth	r2, r3
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	829a      	strh	r2, [r3, #20]
  }
}
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop

08006bd8 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	460b      	mov	r3, r1
 8006be2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8006be4:	887b      	ldrh	r3, [r7, #2]
 8006be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bea:	b29a      	uxth	r2, r3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	809a      	strh	r2, [r3, #4]
}
 8006bf0:	370c      	adds	r7, #12
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr
 8006bfa:	bf00      	nop

08006bfc <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	889b      	ldrh	r3, [r3, #4]
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c0e:	b29b      	uxth	r3, r3
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	460b      	mov	r3, r1
 8006c26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	8a1b      	ldrh	r3, [r3, #16]
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	f023 030f 	bic.w	r3, r3, #15
 8006c32:	b29a      	uxth	r2, r3
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	8a1b      	ldrh	r3, [r3, #16]
 8006c3c:	b29a      	uxth	r2, r3
 8006c3e:	78fb      	ldrb	r3, [r7, #3]
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	4313      	orrs	r3, r2
 8006c44:	b29a      	uxth	r2, r3
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	821a      	strh	r2, [r3, #16]
}
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8006c60:	78fb      	ldrb	r3, [r7, #3]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d008      	beq.n	8006c78 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	899b      	ldrh	r3, [r3, #12]
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	f043 0302 	orr.w	r3, r3, #2
 8006c70:	b29a      	uxth	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	819a      	strh	r2, [r3, #12]
 8006c76:	e007      	b.n	8006c88 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	899b      	ldrh	r3, [r3, #12]
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	f023 0302 	bic.w	r3, r3, #2
 8006c82:	b29a      	uxth	r2, r3
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	819a      	strh	r2, [r3, #12]
  }
}
 8006c88:	370c      	adds	r7, #12
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop

08006c94 <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	460b      	mov	r3, r1
 8006c9e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	899b      	ldrh	r3, [r3, #12]
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006caa:	b29a      	uxth	r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	899b      	ldrh	r3, [r3, #12]
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	887b      	ldrh	r3, [r7, #2]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	819a      	strh	r2, [r3, #12]
}
 8006cc0:	370c      	adds	r7, #12
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop

08006ccc <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	8a1b      	ldrh	r3, [r3, #16]
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	f023 0320 	bic.w	r3, r3, #32
 8006ce2:	b29a      	uxth	r2, r3
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	8a1b      	ldrh	r3, [r3, #16]
 8006cec:	b29a      	uxth	r2, r3
 8006cee:	887b      	ldrh	r3, [r7, #2]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	b29a      	uxth	r2, r3
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	821a      	strh	r2, [r3, #16]
}
 8006cf8:	370c      	adds	r7, #12
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop

08006d04 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006d10:	78fb      	ldrb	r3, [r7, #3]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d008      	beq.n	8006d28 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	8a1b      	ldrh	r3, [r3, #16]
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	821a      	strh	r2, [r3, #16]
 8006d26:	e007      	b.n	8006d38 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	8a1b      	ldrh	r3, [r3, #16]
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d32:	b29a      	uxth	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	821a      	strh	r2, [r3, #16]
  }
}
 8006d38:	370c      	adds	r7, #12
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop

08006d44 <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	899b      	ldrh	r3, [r3, #12]
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	f043 0301 	orr.w	r3, r3, #1
 8006d56:	b29a      	uxth	r2, r3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	819a      	strh	r2, [r3, #12]
}
 8006d5c:	370c      	adds	r7, #12
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop

08006d68 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	460b      	mov	r3, r1
 8006d72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006d74:	78fb      	ldrb	r3, [r7, #3]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d008      	beq.n	8006d8c <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	8a9b      	ldrh	r3, [r3, #20]
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	f043 0308 	orr.w	r3, r3, #8
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	829a      	strh	r2, [r3, #20]
 8006d8a:	e007      	b.n	8006d9c <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	8a9b      	ldrh	r3, [r3, #20]
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	f023 0308 	bic.w	r3, r3, #8
 8006d96:	b29a      	uxth	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	829a      	strh	r2, [r3, #20]
  }
}
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop

08006da8 <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	460b      	mov	r3, r1
 8006db2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	8b1b      	ldrh	r3, [r3, #24]
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	b29a      	uxth	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	8b1b      	ldrh	r3, [r3, #24]
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	78fb      	ldrb	r3, [r7, #3]
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	021b      	lsls	r3, r3, #8
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	b29a      	uxth	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	831a      	strh	r2, [r3, #24]
}
 8006dd8:	370c      	adds	r7, #12
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop

08006de4 <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	460b      	mov	r3, r1
 8006dee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006df0:	78fb      	ldrb	r3, [r7, #3]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d008      	beq.n	8006e08 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	8a9b      	ldrh	r3, [r3, #20]
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	f043 0320 	orr.w	r3, r3, #32
 8006e00:	b29a      	uxth	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	829a      	strh	r2, [r3, #20]
 8006e06:	e007      	b.n	8006e18 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	8a9b      	ldrh	r3, [r3, #20]
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	f023 0320 	bic.w	r3, r3, #32
 8006e12:	b29a      	uxth	r2, r3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	829a      	strh	r2, [r3, #20]
  }
}
 8006e18:	370c      	adds	r7, #12
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop

08006e24 <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006e30:	78fb      	ldrb	r3, [r7, #3]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d008      	beq.n	8006e48 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	8a9b      	ldrh	r3, [r3, #20]
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	f043 0310 	orr.w	r3, r3, #16
 8006e40:	b29a      	uxth	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	829a      	strh	r2, [r3, #20]
 8006e46:	e007      	b.n	8006e58 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	8a9b      	ldrh	r3, [r3, #20]
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	f023 0310 	bic.w	r3, r3, #16
 8006e52:	b29a      	uxth	r2, r3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	829a      	strh	r2, [r3, #20]
  }
}
 8006e58:	370c      	adds	r7, #12
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop

08006e64 <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	8a9b      	ldrh	r3, [r3, #20]
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	f023 0304 	bic.w	r3, r3, #4
 8006e7a:	b29a      	uxth	r2, r3
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	8a9b      	ldrh	r3, [r3, #20]
 8006e84:	b29a      	uxth	r2, r3
 8006e86:	887b      	ldrh	r3, [r7, #2]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	829a      	strh	r2, [r3, #20]
}
 8006e90:	370c      	adds	r7, #12
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop

08006e9c <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8006ea8:	78fb      	ldrb	r3, [r7, #3]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d008      	beq.n	8006ec0 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	8a9b      	ldrh	r3, [r3, #20]
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	f043 0302 	orr.w	r3, r3, #2
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	829a      	strh	r2, [r3, #20]
 8006ebe:	e007      	b.n	8006ed0 <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	8a9b      	ldrh	r3, [r3, #20]
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	f023 0302 	bic.w	r3, r3, #2
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	829a      	strh	r2, [r3, #20]
  }
}
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop

08006edc <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	807b      	strh	r3, [r7, #2]
 8006ee8:	4613      	mov	r3, r2
 8006eea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8006eec:	787b      	ldrb	r3, [r7, #1]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d008      	beq.n	8006f04 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	8a9b      	ldrh	r3, [r3, #20]
 8006ef6:	b29a      	uxth	r2, r3
 8006ef8:	887b      	ldrh	r3, [r7, #2]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	829a      	strh	r2, [r3, #20]
 8006f02:	e009      	b.n	8006f18 <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	8a9b      	ldrh	r3, [r3, #20]
 8006f08:	b29a      	uxth	r2, r3
 8006f0a:	887b      	ldrh	r3, [r7, #2]
 8006f0c:	43db      	mvns	r3, r3
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	4013      	ands	r3, r2
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	829a      	strh	r2, [r3, #20]
  }
}
 8006f18:	370c      	adds	r7, #12
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop

08006f24 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b087      	sub	sp, #28
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	807b      	strh	r3, [r7, #2]
 8006f30:	4613      	mov	r3, r2
 8006f32:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8006f34:	2300      	movs	r3, #0
 8006f36:	613b      	str	r3, [r7, #16]
 8006f38:	2300      	movs	r3, #0
 8006f3a:	60fb      	str	r3, [r7, #12]
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8006f40:	2300      	movs	r3, #0
 8006f42:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8006f48:	887b      	ldrh	r3, [r7, #2]
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	095b      	lsrs	r3, r3, #5
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8006f52:	887b      	ldrh	r3, [r7, #2]
 8006f54:	f003 031f 	and.w	r3, r3, #31
 8006f58:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f62:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d103      	bne.n	8006f72 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	330c      	adds	r3, #12
 8006f6e:	617b      	str	r3, [r7, #20]
 8006f70:	e009      	b.n	8006f86 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d103      	bne.n	8006f80 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	3310      	adds	r3, #16
 8006f7c:	617b      	str	r3, [r7, #20]
 8006f7e:	e002      	b.n	8006f86 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	3314      	adds	r3, #20
 8006f84:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8006f86:	787b      	ldrb	r3, [r7, #1]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d006      	beq.n	8006f9a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	697a      	ldr	r2, [r7, #20]
 8006f90:	6811      	ldr	r1, [r2, #0]
 8006f92:	68ba      	ldr	r2, [r7, #8]
 8006f94:	430a      	orrs	r2, r1
 8006f96:	601a      	str	r2, [r3, #0]
 8006f98:	e006      	b.n	8006fa8 <USART_ITConfig+0x84>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	697a      	ldr	r2, [r7, #20]
 8006f9e:	6811      	ldr	r1, [r2, #0]
 8006fa0:	68ba      	ldr	r2, [r7, #8]
 8006fa2:	43d2      	mvns	r2, r2
 8006fa4:	400a      	ands	r2, r1
 8006fa6:	601a      	str	r2, [r3, #0]
  }
}
 8006fa8:	371c      	adds	r7, #28
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop

08006fb4 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
 8006fbc:	460b      	mov	r3, r1
 8006fbe:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	881b      	ldrh	r3, [r3, #0]
 8006fc8:	b29a      	uxth	r2, r3
 8006fca:	887b      	ldrh	r3, [r7, #2]
 8006fcc:	4013      	ands	r3, r2
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	73fb      	strb	r3, [r7, #15]
 8006fd8:	e001      	b.n	8006fde <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3714      	adds	r7, #20
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8006ff8:	887b      	ldrh	r3, [r7, #2]
 8006ffa:	43db      	mvns	r3, r3
 8006ffc:	b29a      	uxth	r2, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	801a      	strh	r2, [r3, #0]
}
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800700c:	b480      	push	{r7}
 800700e:	b087      	sub	sp, #28
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	460b      	mov	r3, r1
 8007016:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8007018:	2300      	movs	r3, #0
 800701a:	60fb      	str	r3, [r7, #12]
 800701c:	2300      	movs	r3, #0
 800701e:	617b      	str	r3, [r7, #20]
 8007020:	2300      	movs	r3, #0
 8007022:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8007024:	2300      	movs	r3, #0
 8007026:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8007028:	887b      	ldrh	r3, [r7, #2]
 800702a:	b2db      	uxtb	r3, r3
 800702c:	095b      	lsrs	r3, r3, #5
 800702e:	b2db      	uxtb	r3, r3
 8007030:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8007032:	887b      	ldrh	r3, [r7, #2]
 8007034:	f003 031f 	and.w	r3, r3, #31
 8007038:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	2201      	movs	r2, #1
 800703e:	fa02 f303 	lsl.w	r3, r2, r3
 8007042:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	2b01      	cmp	r3, #1
 8007048:	d107      	bne.n	800705a <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	899b      	ldrh	r3, [r3, #12]
 800704e:	b29b      	uxth	r3, r3
 8007050:	461a      	mov	r2, r3
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	4013      	ands	r3, r2
 8007056:	617b      	str	r3, [r7, #20]
 8007058:	e011      	b.n	800707e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	2b02      	cmp	r3, #2
 800705e:	d107      	bne.n	8007070 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	8a1b      	ldrh	r3, [r3, #16]
 8007064:	b29b      	uxth	r3, r3
 8007066:	461a      	mov	r2, r3
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	4013      	ands	r3, r2
 800706c:	617b      	str	r3, [r7, #20]
 800706e:	e006      	b.n	800707e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	8a9b      	ldrh	r3, [r3, #20]
 8007074:	b29b      	uxth	r3, r3
 8007076:	461a      	mov	r2, r3
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	4013      	ands	r3, r2
 800707c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800707e:	887b      	ldrh	r3, [r7, #2]
 8007080:	0a1b      	lsrs	r3, r3, #8
 8007082:	b29b      	uxth	r3, r3
 8007084:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2201      	movs	r2, #1
 800708a:	fa02 f303 	lsl.w	r3, r2, r3
 800708e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	881b      	ldrh	r3, [r3, #0]
 8007094:	b29b      	uxth	r3, r3
 8007096:	461a      	mov	r2, r3
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4013      	ands	r3, r2
 800709c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d005      	beq.n	80070b0 <USART_GetITStatus+0xa4>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80070aa:	2301      	movs	r3, #1
 80070ac:	74fb      	strb	r3, [r7, #19]
 80070ae:	e001      	b.n	80070b4 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80070b0:	2300      	movs	r3, #0
 80070b2:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80070b4:	7cfb      	ldrb	r3, [r7, #19]
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	371c      	adds	r7, #28
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop

080070c4 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	460b      	mov	r3, r1
 80070ce:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80070d0:	2300      	movs	r3, #0
 80070d2:	81fb      	strh	r3, [r7, #14]
 80070d4:	2300      	movs	r3, #0
 80070d6:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 80070d8:	887b      	ldrh	r3, [r7, #2]
 80070da:	0a1b      	lsrs	r3, r3, #8
 80070dc:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80070de:	89fb      	ldrh	r3, [r7, #14]
 80070e0:	2201      	movs	r2, #1
 80070e2:	fa02 f303 	lsl.w	r3, r2, r3
 80070e6:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80070e8:	89bb      	ldrh	r3, [r7, #12]
 80070ea:	43db      	mvns	r3, r3
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	801a      	strh	r2, [r3, #0]
}
 80070f2:	3714      	adds	r7, #20
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <memcpy>:
 80070fc:	4684      	mov	ip, r0
 80070fe:	ea41 0300 	orr.w	r3, r1, r0
 8007102:	f013 0303 	ands.w	r3, r3, #3
 8007106:	d16d      	bne.n	80071e4 <memcpy+0xe8>
 8007108:	3a40      	subs	r2, #64	; 0x40
 800710a:	d341      	bcc.n	8007190 <memcpy+0x94>
 800710c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007110:	f840 3b04 	str.w	r3, [r0], #4
 8007114:	f851 3b04 	ldr.w	r3, [r1], #4
 8007118:	f840 3b04 	str.w	r3, [r0], #4
 800711c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007120:	f840 3b04 	str.w	r3, [r0], #4
 8007124:	f851 3b04 	ldr.w	r3, [r1], #4
 8007128:	f840 3b04 	str.w	r3, [r0], #4
 800712c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007130:	f840 3b04 	str.w	r3, [r0], #4
 8007134:	f851 3b04 	ldr.w	r3, [r1], #4
 8007138:	f840 3b04 	str.w	r3, [r0], #4
 800713c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007140:	f840 3b04 	str.w	r3, [r0], #4
 8007144:	f851 3b04 	ldr.w	r3, [r1], #4
 8007148:	f840 3b04 	str.w	r3, [r0], #4
 800714c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007150:	f840 3b04 	str.w	r3, [r0], #4
 8007154:	f851 3b04 	ldr.w	r3, [r1], #4
 8007158:	f840 3b04 	str.w	r3, [r0], #4
 800715c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007160:	f840 3b04 	str.w	r3, [r0], #4
 8007164:	f851 3b04 	ldr.w	r3, [r1], #4
 8007168:	f840 3b04 	str.w	r3, [r0], #4
 800716c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007170:	f840 3b04 	str.w	r3, [r0], #4
 8007174:	f851 3b04 	ldr.w	r3, [r1], #4
 8007178:	f840 3b04 	str.w	r3, [r0], #4
 800717c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007180:	f840 3b04 	str.w	r3, [r0], #4
 8007184:	f851 3b04 	ldr.w	r3, [r1], #4
 8007188:	f840 3b04 	str.w	r3, [r0], #4
 800718c:	3a40      	subs	r2, #64	; 0x40
 800718e:	d2bd      	bcs.n	800710c <memcpy+0x10>
 8007190:	3230      	adds	r2, #48	; 0x30
 8007192:	d311      	bcc.n	80071b8 <memcpy+0xbc>
 8007194:	f851 3b04 	ldr.w	r3, [r1], #4
 8007198:	f840 3b04 	str.w	r3, [r0], #4
 800719c:	f851 3b04 	ldr.w	r3, [r1], #4
 80071a0:	f840 3b04 	str.w	r3, [r0], #4
 80071a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80071a8:	f840 3b04 	str.w	r3, [r0], #4
 80071ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80071b0:	f840 3b04 	str.w	r3, [r0], #4
 80071b4:	3a10      	subs	r2, #16
 80071b6:	d2ed      	bcs.n	8007194 <memcpy+0x98>
 80071b8:	320c      	adds	r2, #12
 80071ba:	d305      	bcc.n	80071c8 <memcpy+0xcc>
 80071bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80071c0:	f840 3b04 	str.w	r3, [r0], #4
 80071c4:	3a04      	subs	r2, #4
 80071c6:	d2f9      	bcs.n	80071bc <memcpy+0xc0>
 80071c8:	3204      	adds	r2, #4
 80071ca:	d008      	beq.n	80071de <memcpy+0xe2>
 80071cc:	07d2      	lsls	r2, r2, #31
 80071ce:	bf1c      	itt	ne
 80071d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80071d4:	f800 3b01 	strbne.w	r3, [r0], #1
 80071d8:	d301      	bcc.n	80071de <memcpy+0xe2>
 80071da:	880b      	ldrh	r3, [r1, #0]
 80071dc:	8003      	strh	r3, [r0, #0]
 80071de:	4660      	mov	r0, ip
 80071e0:	4770      	bx	lr
 80071e2:	bf00      	nop
 80071e4:	2a08      	cmp	r2, #8
 80071e6:	d313      	bcc.n	8007210 <memcpy+0x114>
 80071e8:	078b      	lsls	r3, r1, #30
 80071ea:	d08d      	beq.n	8007108 <memcpy+0xc>
 80071ec:	f010 0303 	ands.w	r3, r0, #3
 80071f0:	d08a      	beq.n	8007108 <memcpy+0xc>
 80071f2:	f1c3 0304 	rsb	r3, r3, #4
 80071f6:	1ad2      	subs	r2, r2, r3
 80071f8:	07db      	lsls	r3, r3, #31
 80071fa:	bf1c      	itt	ne
 80071fc:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8007200:	f800 3b01 	strbne.w	r3, [r0], #1
 8007204:	d380      	bcc.n	8007108 <memcpy+0xc>
 8007206:	f831 3b02 	ldrh.w	r3, [r1], #2
 800720a:	f820 3b02 	strh.w	r3, [r0], #2
 800720e:	e77b      	b.n	8007108 <memcpy+0xc>
 8007210:	3a04      	subs	r2, #4
 8007212:	d3d9      	bcc.n	80071c8 <memcpy+0xcc>
 8007214:	3a01      	subs	r2, #1
 8007216:	f811 3b01 	ldrb.w	r3, [r1], #1
 800721a:	f800 3b01 	strb.w	r3, [r0], #1
 800721e:	d2f9      	bcs.n	8007214 <memcpy+0x118>
 8007220:	780b      	ldrb	r3, [r1, #0]
 8007222:	7003      	strb	r3, [r0, #0]
 8007224:	784b      	ldrb	r3, [r1, #1]
 8007226:	7043      	strb	r3, [r0, #1]
 8007228:	788b      	ldrb	r3, [r1, #2]
 800722a:	7083      	strb	r3, [r0, #2]
 800722c:	4660      	mov	r0, ip
 800722e:	4770      	bx	lr

08007230 <__aeabi_drsub>:
 8007230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8007234:	e002      	b.n	800723c <__adddf3>
 8007236:	bf00      	nop

08007238 <__aeabi_dsub>:
 8007238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800723c <__adddf3>:
 800723c:	b530      	push	{r4, r5, lr}
 800723e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8007242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8007246:	ea94 0f05 	teq	r4, r5
 800724a:	bf08      	it	eq
 800724c:	ea90 0f02 	teqeq	r0, r2
 8007250:	bf1f      	itttt	ne
 8007252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8007256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800725a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800725e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007262:	f000 80e2 	beq.w	800742a <__adddf3+0x1ee>
 8007266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800726a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800726e:	bfb8      	it	lt
 8007270:	426d      	neglt	r5, r5
 8007272:	dd0c      	ble.n	800728e <__adddf3+0x52>
 8007274:	442c      	add	r4, r5
 8007276:	ea80 0202 	eor.w	r2, r0, r2
 800727a:	ea81 0303 	eor.w	r3, r1, r3
 800727e:	ea82 0000 	eor.w	r0, r2, r0
 8007282:	ea83 0101 	eor.w	r1, r3, r1
 8007286:	ea80 0202 	eor.w	r2, r0, r2
 800728a:	ea81 0303 	eor.w	r3, r1, r3
 800728e:	2d36      	cmp	r5, #54	; 0x36
 8007290:	bf88      	it	hi
 8007292:	bd30      	pophi	{r4, r5, pc}
 8007294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800729c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80072a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80072a4:	d002      	beq.n	80072ac <__adddf3+0x70>
 80072a6:	4240      	negs	r0, r0
 80072a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80072ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80072b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80072b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80072b8:	d002      	beq.n	80072c0 <__adddf3+0x84>
 80072ba:	4252      	negs	r2, r2
 80072bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80072c0:	ea94 0f05 	teq	r4, r5
 80072c4:	f000 80a7 	beq.w	8007416 <__adddf3+0x1da>
 80072c8:	f1a4 0401 	sub.w	r4, r4, #1
 80072cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80072d0:	db0d      	blt.n	80072ee <__adddf3+0xb2>
 80072d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80072d6:	fa22 f205 	lsr.w	r2, r2, r5
 80072da:	1880      	adds	r0, r0, r2
 80072dc:	f141 0100 	adc.w	r1, r1, #0
 80072e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80072e4:	1880      	adds	r0, r0, r2
 80072e6:	fa43 f305 	asr.w	r3, r3, r5
 80072ea:	4159      	adcs	r1, r3
 80072ec:	e00e      	b.n	800730c <__adddf3+0xd0>
 80072ee:	f1a5 0520 	sub.w	r5, r5, #32
 80072f2:	f10e 0e20 	add.w	lr, lr, #32
 80072f6:	2a01      	cmp	r2, #1
 80072f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80072fc:	bf28      	it	cs
 80072fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8007302:	fa43 f305 	asr.w	r3, r3, r5
 8007306:	18c0      	adds	r0, r0, r3
 8007308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800730c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007310:	d507      	bpl.n	8007322 <__adddf3+0xe6>
 8007312:	f04f 0e00 	mov.w	lr, #0
 8007316:	f1dc 0c00 	rsbs	ip, ip, #0
 800731a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800731e:	eb6e 0101 	sbc.w	r1, lr, r1
 8007322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007326:	d31b      	bcc.n	8007360 <__adddf3+0x124>
 8007328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800732c:	d30c      	bcc.n	8007348 <__adddf3+0x10c>
 800732e:	0849      	lsrs	r1, r1, #1
 8007330:	ea5f 0030 	movs.w	r0, r0, rrx
 8007334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8007338:	f104 0401 	add.w	r4, r4, #1
 800733c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8007340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8007344:	f080 809a 	bcs.w	800747c <__adddf3+0x240>
 8007348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800734c:	bf08      	it	eq
 800734e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007352:	f150 0000 	adcs.w	r0, r0, #0
 8007356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800735a:	ea41 0105 	orr.w	r1, r1, r5
 800735e:	bd30      	pop	{r4, r5, pc}
 8007360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8007364:	4140      	adcs	r0, r0
 8007366:	eb41 0101 	adc.w	r1, r1, r1
 800736a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800736e:	f1a4 0401 	sub.w	r4, r4, #1
 8007372:	d1e9      	bne.n	8007348 <__adddf3+0x10c>
 8007374:	f091 0f00 	teq	r1, #0
 8007378:	bf04      	itt	eq
 800737a:	4601      	moveq	r1, r0
 800737c:	2000      	moveq	r0, #0
 800737e:	fab1 f381 	clz	r3, r1
 8007382:	bf08      	it	eq
 8007384:	3320      	addeq	r3, #32
 8007386:	f1a3 030b 	sub.w	r3, r3, #11
 800738a:	f1b3 0220 	subs.w	r2, r3, #32
 800738e:	da0c      	bge.n	80073aa <__adddf3+0x16e>
 8007390:	320c      	adds	r2, #12
 8007392:	dd08      	ble.n	80073a6 <__adddf3+0x16a>
 8007394:	f102 0c14 	add.w	ip, r2, #20
 8007398:	f1c2 020c 	rsb	r2, r2, #12
 800739c:	fa01 f00c 	lsl.w	r0, r1, ip
 80073a0:	fa21 f102 	lsr.w	r1, r1, r2
 80073a4:	e00c      	b.n	80073c0 <__adddf3+0x184>
 80073a6:	f102 0214 	add.w	r2, r2, #20
 80073aa:	bfd8      	it	le
 80073ac:	f1c2 0c20 	rsble	ip, r2, #32
 80073b0:	fa01 f102 	lsl.w	r1, r1, r2
 80073b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80073b8:	bfdc      	itt	le
 80073ba:	ea41 010c 	orrle.w	r1, r1, ip
 80073be:	4090      	lslle	r0, r2
 80073c0:	1ae4      	subs	r4, r4, r3
 80073c2:	bfa2      	ittt	ge
 80073c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80073c8:	4329      	orrge	r1, r5
 80073ca:	bd30      	popge	{r4, r5, pc}
 80073cc:	ea6f 0404 	mvn.w	r4, r4
 80073d0:	3c1f      	subs	r4, #31
 80073d2:	da1c      	bge.n	800740e <__adddf3+0x1d2>
 80073d4:	340c      	adds	r4, #12
 80073d6:	dc0e      	bgt.n	80073f6 <__adddf3+0x1ba>
 80073d8:	f104 0414 	add.w	r4, r4, #20
 80073dc:	f1c4 0220 	rsb	r2, r4, #32
 80073e0:	fa20 f004 	lsr.w	r0, r0, r4
 80073e4:	fa01 f302 	lsl.w	r3, r1, r2
 80073e8:	ea40 0003 	orr.w	r0, r0, r3
 80073ec:	fa21 f304 	lsr.w	r3, r1, r4
 80073f0:	ea45 0103 	orr.w	r1, r5, r3
 80073f4:	bd30      	pop	{r4, r5, pc}
 80073f6:	f1c4 040c 	rsb	r4, r4, #12
 80073fa:	f1c4 0220 	rsb	r2, r4, #32
 80073fe:	fa20 f002 	lsr.w	r0, r0, r2
 8007402:	fa01 f304 	lsl.w	r3, r1, r4
 8007406:	ea40 0003 	orr.w	r0, r0, r3
 800740a:	4629      	mov	r1, r5
 800740c:	bd30      	pop	{r4, r5, pc}
 800740e:	fa21 f004 	lsr.w	r0, r1, r4
 8007412:	4629      	mov	r1, r5
 8007414:	bd30      	pop	{r4, r5, pc}
 8007416:	f094 0f00 	teq	r4, #0
 800741a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800741e:	bf06      	itte	eq
 8007420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8007424:	3401      	addeq	r4, #1
 8007426:	3d01      	subne	r5, #1
 8007428:	e74e      	b.n	80072c8 <__adddf3+0x8c>
 800742a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800742e:	bf18      	it	ne
 8007430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007434:	d029      	beq.n	800748a <__adddf3+0x24e>
 8007436:	ea94 0f05 	teq	r4, r5
 800743a:	bf08      	it	eq
 800743c:	ea90 0f02 	teqeq	r0, r2
 8007440:	d005      	beq.n	800744e <__adddf3+0x212>
 8007442:	ea54 0c00 	orrs.w	ip, r4, r0
 8007446:	bf04      	itt	eq
 8007448:	4619      	moveq	r1, r3
 800744a:	4610      	moveq	r0, r2
 800744c:	bd30      	pop	{r4, r5, pc}
 800744e:	ea91 0f03 	teq	r1, r3
 8007452:	bf1e      	ittt	ne
 8007454:	2100      	movne	r1, #0
 8007456:	2000      	movne	r0, #0
 8007458:	bd30      	popne	{r4, r5, pc}
 800745a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800745e:	d105      	bne.n	800746c <__adddf3+0x230>
 8007460:	0040      	lsls	r0, r0, #1
 8007462:	4149      	adcs	r1, r1
 8007464:	bf28      	it	cs
 8007466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800746a:	bd30      	pop	{r4, r5, pc}
 800746c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8007470:	bf3c      	itt	cc
 8007472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8007476:	bd30      	popcc	{r4, r5, pc}
 8007478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800747c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8007480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007484:	f04f 0000 	mov.w	r0, #0
 8007488:	bd30      	pop	{r4, r5, pc}
 800748a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800748e:	bf1a      	itte	ne
 8007490:	4619      	movne	r1, r3
 8007492:	4610      	movne	r0, r2
 8007494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8007498:	bf1c      	itt	ne
 800749a:	460b      	movne	r3, r1
 800749c:	4602      	movne	r2, r0
 800749e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80074a2:	bf06      	itte	eq
 80074a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80074a8:	ea91 0f03 	teqeq	r1, r3
 80074ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80074b0:	bd30      	pop	{r4, r5, pc}
 80074b2:	bf00      	nop

080074b4 <__aeabi_ui2d>:
 80074b4:	f090 0f00 	teq	r0, #0
 80074b8:	bf04      	itt	eq
 80074ba:	2100      	moveq	r1, #0
 80074bc:	4770      	bxeq	lr
 80074be:	b530      	push	{r4, r5, lr}
 80074c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80074c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80074c8:	f04f 0500 	mov.w	r5, #0
 80074cc:	f04f 0100 	mov.w	r1, #0
 80074d0:	e750      	b.n	8007374 <__adddf3+0x138>
 80074d2:	bf00      	nop

080074d4 <__aeabi_i2d>:
 80074d4:	f090 0f00 	teq	r0, #0
 80074d8:	bf04      	itt	eq
 80074da:	2100      	moveq	r1, #0
 80074dc:	4770      	bxeq	lr
 80074de:	b530      	push	{r4, r5, lr}
 80074e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80074e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80074e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80074ec:	bf48      	it	mi
 80074ee:	4240      	negmi	r0, r0
 80074f0:	f04f 0100 	mov.w	r1, #0
 80074f4:	e73e      	b.n	8007374 <__adddf3+0x138>
 80074f6:	bf00      	nop

080074f8 <__aeabi_f2d>:
 80074f8:	0042      	lsls	r2, r0, #1
 80074fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80074fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8007502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8007506:	bf1f      	itttt	ne
 8007508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800750c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8007514:	4770      	bxne	lr
 8007516:	f092 0f00 	teq	r2, #0
 800751a:	bf14      	ite	ne
 800751c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007520:	4770      	bxeq	lr
 8007522:	b530      	push	{r4, r5, lr}
 8007524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8007528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800752c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007530:	e720      	b.n	8007374 <__adddf3+0x138>
 8007532:	bf00      	nop

08007534 <__aeabi_ul2d>:
 8007534:	ea50 0201 	orrs.w	r2, r0, r1
 8007538:	bf08      	it	eq
 800753a:	4770      	bxeq	lr
 800753c:	b530      	push	{r4, r5, lr}
 800753e:	f04f 0500 	mov.w	r5, #0
 8007542:	e00a      	b.n	800755a <__aeabi_l2d+0x16>

08007544 <__aeabi_l2d>:
 8007544:	ea50 0201 	orrs.w	r2, r0, r1
 8007548:	bf08      	it	eq
 800754a:	4770      	bxeq	lr
 800754c:	b530      	push	{r4, r5, lr}
 800754e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8007552:	d502      	bpl.n	800755a <__aeabi_l2d+0x16>
 8007554:	4240      	negs	r0, r0
 8007556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800755a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800755e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8007566:	f43f aedc 	beq.w	8007322 <__adddf3+0xe6>
 800756a:	f04f 0203 	mov.w	r2, #3
 800756e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007572:	bf18      	it	ne
 8007574:	3203      	addne	r2, #3
 8007576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800757a:	bf18      	it	ne
 800757c:	3203      	addne	r2, #3
 800757e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8007582:	f1c2 0320 	rsb	r3, r2, #32
 8007586:	fa00 fc03 	lsl.w	ip, r0, r3
 800758a:	fa20 f002 	lsr.w	r0, r0, r2
 800758e:	fa01 fe03 	lsl.w	lr, r1, r3
 8007592:	ea40 000e 	orr.w	r0, r0, lr
 8007596:	fa21 f102 	lsr.w	r1, r1, r2
 800759a:	4414      	add	r4, r2
 800759c:	e6c1      	b.n	8007322 <__adddf3+0xe6>
 800759e:	bf00      	nop

080075a0 <__aeabi_dmul>:
 80075a0:	b570      	push	{r4, r5, r6, lr}
 80075a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80075a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80075aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80075ae:	bf1d      	ittte	ne
 80075b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80075b4:	ea94 0f0c 	teqne	r4, ip
 80075b8:	ea95 0f0c 	teqne	r5, ip
 80075bc:	f000 f8de 	bleq	800777c <__aeabi_dmul+0x1dc>
 80075c0:	442c      	add	r4, r5
 80075c2:	ea81 0603 	eor.w	r6, r1, r3
 80075c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80075ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80075ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80075d2:	bf18      	it	ne
 80075d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80075d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80075dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075e0:	d038      	beq.n	8007654 <__aeabi_dmul+0xb4>
 80075e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80075e6:	f04f 0500 	mov.w	r5, #0
 80075ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80075ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80075f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80075f6:	f04f 0600 	mov.w	r6, #0
 80075fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80075fe:	f09c 0f00 	teq	ip, #0
 8007602:	bf18      	it	ne
 8007604:	f04e 0e01 	orrne.w	lr, lr, #1
 8007608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800760c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8007610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8007614:	d204      	bcs.n	8007620 <__aeabi_dmul+0x80>
 8007616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800761a:	416d      	adcs	r5, r5
 800761c:	eb46 0606 	adc.w	r6, r6, r6
 8007620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8007624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8007628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800762c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8007630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8007634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007638:	bf88      	it	hi
 800763a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800763e:	d81e      	bhi.n	800767e <__aeabi_dmul+0xde>
 8007640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8007644:	bf08      	it	eq
 8007646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800764a:	f150 0000 	adcs.w	r0, r0, #0
 800764e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007652:	bd70      	pop	{r4, r5, r6, pc}
 8007654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8007658:	ea46 0101 	orr.w	r1, r6, r1
 800765c:	ea40 0002 	orr.w	r0, r0, r2
 8007660:	ea81 0103 	eor.w	r1, r1, r3
 8007664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8007668:	bfc2      	ittt	gt
 800766a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800766e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8007672:	bd70      	popgt	{r4, r5, r6, pc}
 8007674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007678:	f04f 0e00 	mov.w	lr, #0
 800767c:	3c01      	subs	r4, #1
 800767e:	f300 80ab 	bgt.w	80077d8 <__aeabi_dmul+0x238>
 8007682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8007686:	bfde      	ittt	le
 8007688:	2000      	movle	r0, #0
 800768a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800768e:	bd70      	pople	{r4, r5, r6, pc}
 8007690:	f1c4 0400 	rsb	r4, r4, #0
 8007694:	3c20      	subs	r4, #32
 8007696:	da35      	bge.n	8007704 <__aeabi_dmul+0x164>
 8007698:	340c      	adds	r4, #12
 800769a:	dc1b      	bgt.n	80076d4 <__aeabi_dmul+0x134>
 800769c:	f104 0414 	add.w	r4, r4, #20
 80076a0:	f1c4 0520 	rsb	r5, r4, #32
 80076a4:	fa00 f305 	lsl.w	r3, r0, r5
 80076a8:	fa20 f004 	lsr.w	r0, r0, r4
 80076ac:	fa01 f205 	lsl.w	r2, r1, r5
 80076b0:	ea40 0002 	orr.w	r0, r0, r2
 80076b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80076b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80076bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80076c0:	fa21 f604 	lsr.w	r6, r1, r4
 80076c4:	eb42 0106 	adc.w	r1, r2, r6
 80076c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80076cc:	bf08      	it	eq
 80076ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80076d2:	bd70      	pop	{r4, r5, r6, pc}
 80076d4:	f1c4 040c 	rsb	r4, r4, #12
 80076d8:	f1c4 0520 	rsb	r5, r4, #32
 80076dc:	fa00 f304 	lsl.w	r3, r0, r4
 80076e0:	fa20 f005 	lsr.w	r0, r0, r5
 80076e4:	fa01 f204 	lsl.w	r2, r1, r4
 80076e8:	ea40 0002 	orr.w	r0, r0, r2
 80076ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80076f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80076f4:	f141 0100 	adc.w	r1, r1, #0
 80076f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80076fc:	bf08      	it	eq
 80076fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007702:	bd70      	pop	{r4, r5, r6, pc}
 8007704:	f1c4 0520 	rsb	r5, r4, #32
 8007708:	fa00 f205 	lsl.w	r2, r0, r5
 800770c:	ea4e 0e02 	orr.w	lr, lr, r2
 8007710:	fa20 f304 	lsr.w	r3, r0, r4
 8007714:	fa01 f205 	lsl.w	r2, r1, r5
 8007718:	ea43 0302 	orr.w	r3, r3, r2
 800771c:	fa21 f004 	lsr.w	r0, r1, r4
 8007720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007724:	fa21 f204 	lsr.w	r2, r1, r4
 8007728:	ea20 0002 	bic.w	r0, r0, r2
 800772c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8007730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007734:	bf08      	it	eq
 8007736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800773a:	bd70      	pop	{r4, r5, r6, pc}
 800773c:	f094 0f00 	teq	r4, #0
 8007740:	d10f      	bne.n	8007762 <__aeabi_dmul+0x1c2>
 8007742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8007746:	0040      	lsls	r0, r0, #1
 8007748:	eb41 0101 	adc.w	r1, r1, r1
 800774c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007750:	bf08      	it	eq
 8007752:	3c01      	subeq	r4, #1
 8007754:	d0f7      	beq.n	8007746 <__aeabi_dmul+0x1a6>
 8007756:	ea41 0106 	orr.w	r1, r1, r6
 800775a:	f095 0f00 	teq	r5, #0
 800775e:	bf18      	it	ne
 8007760:	4770      	bxne	lr
 8007762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8007766:	0052      	lsls	r2, r2, #1
 8007768:	eb43 0303 	adc.w	r3, r3, r3
 800776c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8007770:	bf08      	it	eq
 8007772:	3d01      	subeq	r5, #1
 8007774:	d0f7      	beq.n	8007766 <__aeabi_dmul+0x1c6>
 8007776:	ea43 0306 	orr.w	r3, r3, r6
 800777a:	4770      	bx	lr
 800777c:	ea94 0f0c 	teq	r4, ip
 8007780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8007784:	bf18      	it	ne
 8007786:	ea95 0f0c 	teqne	r5, ip
 800778a:	d00c      	beq.n	80077a6 <__aeabi_dmul+0x206>
 800778c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007790:	bf18      	it	ne
 8007792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007796:	d1d1      	bne.n	800773c <__aeabi_dmul+0x19c>
 8007798:	ea81 0103 	eor.w	r1, r1, r3
 800779c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80077a0:	f04f 0000 	mov.w	r0, #0
 80077a4:	bd70      	pop	{r4, r5, r6, pc}
 80077a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80077aa:	bf06      	itte	eq
 80077ac:	4610      	moveq	r0, r2
 80077ae:	4619      	moveq	r1, r3
 80077b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80077b4:	d019      	beq.n	80077ea <__aeabi_dmul+0x24a>
 80077b6:	ea94 0f0c 	teq	r4, ip
 80077ba:	d102      	bne.n	80077c2 <__aeabi_dmul+0x222>
 80077bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80077c0:	d113      	bne.n	80077ea <__aeabi_dmul+0x24a>
 80077c2:	ea95 0f0c 	teq	r5, ip
 80077c6:	d105      	bne.n	80077d4 <__aeabi_dmul+0x234>
 80077c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80077cc:	bf1c      	itt	ne
 80077ce:	4610      	movne	r0, r2
 80077d0:	4619      	movne	r1, r3
 80077d2:	d10a      	bne.n	80077ea <__aeabi_dmul+0x24a>
 80077d4:	ea81 0103 	eor.w	r1, r1, r3
 80077d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80077dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80077e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80077e4:	f04f 0000 	mov.w	r0, #0
 80077e8:	bd70      	pop	{r4, r5, r6, pc}
 80077ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80077ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80077f2:	bd70      	pop	{r4, r5, r6, pc}

080077f4 <__aeabi_ddiv>:
 80077f4:	b570      	push	{r4, r5, r6, lr}
 80077f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80077fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80077fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8007802:	bf1d      	ittte	ne
 8007804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007808:	ea94 0f0c 	teqne	r4, ip
 800780c:	ea95 0f0c 	teqne	r5, ip
 8007810:	f000 f8a7 	bleq	8007962 <__aeabi_ddiv+0x16e>
 8007814:	eba4 0405 	sub.w	r4, r4, r5
 8007818:	ea81 0e03 	eor.w	lr, r1, r3
 800781c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007824:	f000 8088 	beq.w	8007938 <__aeabi_ddiv+0x144>
 8007828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800782c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8007830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8007834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8007838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800783c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8007840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8007844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8007848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800784c:	429d      	cmp	r5, r3
 800784e:	bf08      	it	eq
 8007850:	4296      	cmpeq	r6, r2
 8007852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8007856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800785a:	d202      	bcs.n	8007862 <__aeabi_ddiv+0x6e>
 800785c:	085b      	lsrs	r3, r3, #1
 800785e:	ea4f 0232 	mov.w	r2, r2, rrx
 8007862:	1ab6      	subs	r6, r6, r2
 8007864:	eb65 0503 	sbc.w	r5, r5, r3
 8007868:	085b      	lsrs	r3, r3, #1
 800786a:	ea4f 0232 	mov.w	r2, r2, rrx
 800786e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8007876:	ebb6 0e02 	subs.w	lr, r6, r2
 800787a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800787e:	bf22      	ittt	cs
 8007880:	1ab6      	subcs	r6, r6, r2
 8007882:	4675      	movcs	r5, lr
 8007884:	ea40 000c 	orrcs.w	r0, r0, ip
 8007888:	085b      	lsrs	r3, r3, #1
 800788a:	ea4f 0232 	mov.w	r2, r2, rrx
 800788e:	ebb6 0e02 	subs.w	lr, r6, r2
 8007892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007896:	bf22      	ittt	cs
 8007898:	1ab6      	subcs	r6, r6, r2
 800789a:	4675      	movcs	r5, lr
 800789c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80078a0:	085b      	lsrs	r3, r3, #1
 80078a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80078a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80078aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80078ae:	bf22      	ittt	cs
 80078b0:	1ab6      	subcs	r6, r6, r2
 80078b2:	4675      	movcs	r5, lr
 80078b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80078b8:	085b      	lsrs	r3, r3, #1
 80078ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80078be:	ebb6 0e02 	subs.w	lr, r6, r2
 80078c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80078c6:	bf22      	ittt	cs
 80078c8:	1ab6      	subcs	r6, r6, r2
 80078ca:	4675      	movcs	r5, lr
 80078cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80078d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80078d4:	d018      	beq.n	8007908 <__aeabi_ddiv+0x114>
 80078d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80078da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80078de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80078e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80078e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80078ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80078ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80078f2:	d1c0      	bne.n	8007876 <__aeabi_ddiv+0x82>
 80078f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80078f8:	d10b      	bne.n	8007912 <__aeabi_ddiv+0x11e>
 80078fa:	ea41 0100 	orr.w	r1, r1, r0
 80078fe:	f04f 0000 	mov.w	r0, #0
 8007902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8007906:	e7b6      	b.n	8007876 <__aeabi_ddiv+0x82>
 8007908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800790c:	bf04      	itt	eq
 800790e:	4301      	orreq	r1, r0
 8007910:	2000      	moveq	r0, #0
 8007912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007916:	bf88      	it	hi
 8007918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800791c:	f63f aeaf 	bhi.w	800767e <__aeabi_dmul+0xde>
 8007920:	ebb5 0c03 	subs.w	ip, r5, r3
 8007924:	bf04      	itt	eq
 8007926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800792a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800792e:	f150 0000 	adcs.w	r0, r0, #0
 8007932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007936:	bd70      	pop	{r4, r5, r6, pc}
 8007938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800793c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8007940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8007944:	bfc2      	ittt	gt
 8007946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800794a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800794e:	bd70      	popgt	{r4, r5, r6, pc}
 8007950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007954:	f04f 0e00 	mov.w	lr, #0
 8007958:	3c01      	subs	r4, #1
 800795a:	e690      	b.n	800767e <__aeabi_dmul+0xde>
 800795c:	ea45 0e06 	orr.w	lr, r5, r6
 8007960:	e68d      	b.n	800767e <__aeabi_dmul+0xde>
 8007962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8007966:	ea94 0f0c 	teq	r4, ip
 800796a:	bf08      	it	eq
 800796c:	ea95 0f0c 	teqeq	r5, ip
 8007970:	f43f af3b 	beq.w	80077ea <__aeabi_dmul+0x24a>
 8007974:	ea94 0f0c 	teq	r4, ip
 8007978:	d10a      	bne.n	8007990 <__aeabi_ddiv+0x19c>
 800797a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800797e:	f47f af34 	bne.w	80077ea <__aeabi_dmul+0x24a>
 8007982:	ea95 0f0c 	teq	r5, ip
 8007986:	f47f af25 	bne.w	80077d4 <__aeabi_dmul+0x234>
 800798a:	4610      	mov	r0, r2
 800798c:	4619      	mov	r1, r3
 800798e:	e72c      	b.n	80077ea <__aeabi_dmul+0x24a>
 8007990:	ea95 0f0c 	teq	r5, ip
 8007994:	d106      	bne.n	80079a4 <__aeabi_ddiv+0x1b0>
 8007996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800799a:	f43f aefd 	beq.w	8007798 <__aeabi_dmul+0x1f8>
 800799e:	4610      	mov	r0, r2
 80079a0:	4619      	mov	r1, r3
 80079a2:	e722      	b.n	80077ea <__aeabi_dmul+0x24a>
 80079a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80079a8:	bf18      	it	ne
 80079aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80079ae:	f47f aec5 	bne.w	800773c <__aeabi_dmul+0x19c>
 80079b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80079b6:	f47f af0d 	bne.w	80077d4 <__aeabi_dmul+0x234>
 80079ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80079be:	f47f aeeb 	bne.w	8007798 <__aeabi_dmul+0x1f8>
 80079c2:	e712      	b.n	80077ea <__aeabi_dmul+0x24a>

080079c4 <__gedf2>:
 80079c4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80079c8:	e006      	b.n	80079d8 <__cmpdf2+0x4>
 80079ca:	bf00      	nop

080079cc <__ledf2>:
 80079cc:	f04f 0c01 	mov.w	ip, #1
 80079d0:	e002      	b.n	80079d8 <__cmpdf2+0x4>
 80079d2:	bf00      	nop

080079d4 <__cmpdf2>:
 80079d4:	f04f 0c01 	mov.w	ip, #1
 80079d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80079dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80079e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80079e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80079e8:	bf18      	it	ne
 80079ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80079ee:	d01b      	beq.n	8007a28 <__cmpdf2+0x54>
 80079f0:	b001      	add	sp, #4
 80079f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80079f6:	bf0c      	ite	eq
 80079f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80079fc:	ea91 0f03 	teqne	r1, r3
 8007a00:	bf02      	ittt	eq
 8007a02:	ea90 0f02 	teqeq	r0, r2
 8007a06:	2000      	moveq	r0, #0
 8007a08:	4770      	bxeq	lr
 8007a0a:	f110 0f00 	cmn.w	r0, #0
 8007a0e:	ea91 0f03 	teq	r1, r3
 8007a12:	bf58      	it	pl
 8007a14:	4299      	cmppl	r1, r3
 8007a16:	bf08      	it	eq
 8007a18:	4290      	cmpeq	r0, r2
 8007a1a:	bf2c      	ite	cs
 8007a1c:	17d8      	asrcs	r0, r3, #31
 8007a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8007a22:	f040 0001 	orr.w	r0, r0, #1
 8007a26:	4770      	bx	lr
 8007a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007a30:	d102      	bne.n	8007a38 <__cmpdf2+0x64>
 8007a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8007a36:	d107      	bne.n	8007a48 <__cmpdf2+0x74>
 8007a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007a40:	d1d6      	bne.n	80079f0 <__cmpdf2+0x1c>
 8007a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8007a46:	d0d3      	beq.n	80079f0 <__cmpdf2+0x1c>
 8007a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop

08007a50 <__aeabi_cdrcmple>:
 8007a50:	4684      	mov	ip, r0
 8007a52:	4610      	mov	r0, r2
 8007a54:	4662      	mov	r2, ip
 8007a56:	468c      	mov	ip, r1
 8007a58:	4619      	mov	r1, r3
 8007a5a:	4663      	mov	r3, ip
 8007a5c:	e000      	b.n	8007a60 <__aeabi_cdcmpeq>
 8007a5e:	bf00      	nop

08007a60 <__aeabi_cdcmpeq>:
 8007a60:	b501      	push	{r0, lr}
 8007a62:	f7ff ffb7 	bl	80079d4 <__cmpdf2>
 8007a66:	2800      	cmp	r0, #0
 8007a68:	bf48      	it	mi
 8007a6a:	f110 0f00 	cmnmi.w	r0, #0
 8007a6e:	bd01      	pop	{r0, pc}

08007a70 <__aeabi_dcmpeq>:
 8007a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007a74:	f7ff fff4 	bl	8007a60 <__aeabi_cdcmpeq>
 8007a78:	bf0c      	ite	eq
 8007a7a:	2001      	moveq	r0, #1
 8007a7c:	2000      	movne	r0, #0
 8007a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8007a82:	bf00      	nop

08007a84 <__aeabi_dcmplt>:
 8007a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007a88:	f7ff ffea 	bl	8007a60 <__aeabi_cdcmpeq>
 8007a8c:	bf34      	ite	cc
 8007a8e:	2001      	movcc	r0, #1
 8007a90:	2000      	movcs	r0, #0
 8007a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8007a96:	bf00      	nop

08007a98 <__aeabi_dcmple>:
 8007a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007a9c:	f7ff ffe0 	bl	8007a60 <__aeabi_cdcmpeq>
 8007aa0:	bf94      	ite	ls
 8007aa2:	2001      	movls	r0, #1
 8007aa4:	2000      	movhi	r0, #0
 8007aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8007aaa:	bf00      	nop

08007aac <__aeabi_dcmpge>:
 8007aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007ab0:	f7ff ffce 	bl	8007a50 <__aeabi_cdrcmple>
 8007ab4:	bf94      	ite	ls
 8007ab6:	2001      	movls	r0, #1
 8007ab8:	2000      	movhi	r0, #0
 8007aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8007abe:	bf00      	nop

08007ac0 <__aeabi_dcmpgt>:
 8007ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007ac4:	f7ff ffc4 	bl	8007a50 <__aeabi_cdrcmple>
 8007ac8:	bf34      	ite	cc
 8007aca:	2001      	movcc	r0, #1
 8007acc:	2000      	movcs	r0, #0
 8007ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8007ad2:	bf00      	nop

08007ad4 <__aeabi_d2iz>:
 8007ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007adc:	d215      	bcs.n	8007b0a <__aeabi_d2iz+0x36>
 8007ade:	d511      	bpl.n	8007b04 <__aeabi_d2iz+0x30>
 8007ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8007ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8007ae8:	d912      	bls.n	8007b10 <__aeabi_d2iz+0x3c>
 8007aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8007af6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007afa:	fa23 f002 	lsr.w	r0, r3, r2
 8007afe:	bf18      	it	ne
 8007b00:	4240      	negne	r0, r0
 8007b02:	4770      	bx	lr
 8007b04:	f04f 0000 	mov.w	r0, #0
 8007b08:	4770      	bx	lr
 8007b0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8007b0e:	d105      	bne.n	8007b1c <__aeabi_d2iz+0x48>
 8007b10:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8007b14:	bf08      	it	eq
 8007b16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8007b1a:	4770      	bx	lr
 8007b1c:	f04f 0000 	mov.w	r0, #0
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop

08007b24 <__aeabi_uldivmod>:
 8007b24:	b953      	cbnz	r3, 8007b3c <__aeabi_uldivmod+0x18>
 8007b26:	b94a      	cbnz	r2, 8007b3c <__aeabi_uldivmod+0x18>
 8007b28:	2900      	cmp	r1, #0
 8007b2a:	bf08      	it	eq
 8007b2c:	2800      	cmpeq	r0, #0
 8007b2e:	bf1c      	itt	ne
 8007b30:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8007b34:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8007b38:	f000 b83c 	b.w	8007bb4 <__aeabi_idiv0>
 8007b3c:	b082      	sub	sp, #8
 8007b3e:	46ec      	mov	ip, sp
 8007b40:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007b44:	f000 f81e 	bl	8007b84 <__gnu_uldivmod_helper>
 8007b48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007b4c:	b002      	add	sp, #8
 8007b4e:	bc0c      	pop	{r2, r3}
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop

08007b54 <__gnu_ldivmod_helper>:
 8007b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b58:	9c06      	ldr	r4, [sp, #24]
 8007b5a:	4615      	mov	r5, r2
 8007b5c:	4606      	mov	r6, r0
 8007b5e:	460f      	mov	r7, r1
 8007b60:	4698      	mov	r8, r3
 8007b62:	f000 f829 	bl	8007bb8 <__divdi3>
 8007b66:	fb05 f301 	mul.w	r3, r5, r1
 8007b6a:	fb00 3808 	mla	r8, r0, r8, r3
 8007b6e:	fba5 2300 	umull	r2, r3, r5, r0
 8007b72:	1ab2      	subs	r2, r6, r2
 8007b74:	4443      	add	r3, r8
 8007b76:	eb67 0303 	sbc.w	r3, r7, r3
 8007b7a:	e9c4 2300 	strd	r2, r3, [r4]
 8007b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b82:	bf00      	nop

08007b84 <__gnu_uldivmod_helper>:
 8007b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b88:	9c06      	ldr	r4, [sp, #24]
 8007b8a:	4690      	mov	r8, r2
 8007b8c:	4606      	mov	r6, r0
 8007b8e:	460f      	mov	r7, r1
 8007b90:	461d      	mov	r5, r3
 8007b92:	f000 f95f 	bl	8007e54 <__udivdi3>
 8007b96:	fb00 f505 	mul.w	r5, r0, r5
 8007b9a:	fba0 2308 	umull	r2, r3, r0, r8
 8007b9e:	fb08 5501 	mla	r5, r8, r1, r5
 8007ba2:	1ab2      	subs	r2, r6, r2
 8007ba4:	442b      	add	r3, r5
 8007ba6:	eb67 0303 	sbc.w	r3, r7, r3
 8007baa:	e9c4 2300 	strd	r2, r3, [r4]
 8007bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bb2:	bf00      	nop

08007bb4 <__aeabi_idiv0>:
 8007bb4:	4770      	bx	lr
 8007bb6:	bf00      	nop

08007bb8 <__divdi3>:
 8007bb8:	2900      	cmp	r1, #0
 8007bba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007bbe:	f2c0 80a6 	blt.w	8007d0e <__divdi3+0x156>
 8007bc2:	2600      	movs	r6, #0
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	f2c0 809c 	blt.w	8007d02 <__divdi3+0x14a>
 8007bca:	4688      	mov	r8, r1
 8007bcc:	4694      	mov	ip, r2
 8007bce:	469e      	mov	lr, r3
 8007bd0:	4615      	mov	r5, r2
 8007bd2:	4604      	mov	r4, r0
 8007bd4:	460f      	mov	r7, r1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d13d      	bne.n	8007c56 <__divdi3+0x9e>
 8007bda:	428a      	cmp	r2, r1
 8007bdc:	d959      	bls.n	8007c92 <__divdi3+0xda>
 8007bde:	fab2 f382 	clz	r3, r2
 8007be2:	b13b      	cbz	r3, 8007bf4 <__divdi3+0x3c>
 8007be4:	f1c3 0220 	rsb	r2, r3, #32
 8007be8:	409f      	lsls	r7, r3
 8007bea:	fa20 f202 	lsr.w	r2, r0, r2
 8007bee:	409d      	lsls	r5, r3
 8007bf0:	4317      	orrs	r7, r2
 8007bf2:	409c      	lsls	r4, r3
 8007bf4:	0c29      	lsrs	r1, r5, #16
 8007bf6:	0c22      	lsrs	r2, r4, #16
 8007bf8:	fbb7 fef1 	udiv	lr, r7, r1
 8007bfc:	b2a8      	uxth	r0, r5
 8007bfe:	fb01 771e 	mls	r7, r1, lr, r7
 8007c02:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8007c06:	fb00 f30e 	mul.w	r3, r0, lr
 8007c0a:	42bb      	cmp	r3, r7
 8007c0c:	d90a      	bls.n	8007c24 <__divdi3+0x6c>
 8007c0e:	197f      	adds	r7, r7, r5
 8007c10:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
 8007c14:	f080 8105 	bcs.w	8007e22 <__divdi3+0x26a>
 8007c18:	42bb      	cmp	r3, r7
 8007c1a:	f240 8102 	bls.w	8007e22 <__divdi3+0x26a>
 8007c1e:	f1ae 0e02 	sub.w	lr, lr, #2
 8007c22:	442f      	add	r7, r5
 8007c24:	1aff      	subs	r7, r7, r3
 8007c26:	b2a4      	uxth	r4, r4
 8007c28:	fbb7 f3f1 	udiv	r3, r7, r1
 8007c2c:	fb01 7713 	mls	r7, r1, r3, r7
 8007c30:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8007c34:	fb00 f003 	mul.w	r0, r0, r3
 8007c38:	42b8      	cmp	r0, r7
 8007c3a:	d908      	bls.n	8007c4e <__divdi3+0x96>
 8007c3c:	197f      	adds	r7, r7, r5
 8007c3e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8007c42:	f080 80f0 	bcs.w	8007e26 <__divdi3+0x26e>
 8007c46:	42b8      	cmp	r0, r7
 8007c48:	f240 80ed 	bls.w	8007e26 <__divdi3+0x26e>
 8007c4c:	3b02      	subs	r3, #2
 8007c4e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8007c52:	2200      	movs	r2, #0
 8007c54:	e003      	b.n	8007c5e <__divdi3+0xa6>
 8007c56:	428b      	cmp	r3, r1
 8007c58:	d90f      	bls.n	8007c7a <__divdi3+0xc2>
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	1c34      	adds	r4, r6, #0
 8007c60:	bf18      	it	ne
 8007c62:	2401      	movne	r4, #1
 8007c64:	4260      	negs	r0, r4
 8007c66:	f04f 0500 	mov.w	r5, #0
 8007c6a:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 8007c6e:	4058      	eors	r0, r3
 8007c70:	4051      	eors	r1, r2
 8007c72:	1900      	adds	r0, r0, r4
 8007c74:	4169      	adcs	r1, r5
 8007c76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c7a:	fab3 f283 	clz	r2, r3
 8007c7e:	2a00      	cmp	r2, #0
 8007c80:	f040 8086 	bne.w	8007d90 <__divdi3+0x1d8>
 8007c84:	428b      	cmp	r3, r1
 8007c86:	d302      	bcc.n	8007c8e <__divdi3+0xd6>
 8007c88:	4584      	cmp	ip, r0
 8007c8a:	f200 80db 	bhi.w	8007e44 <__divdi3+0x28c>
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e7e5      	b.n	8007c5e <__divdi3+0xa6>
 8007c92:	b912      	cbnz	r2, 8007c9a <__divdi3+0xe2>
 8007c94:	2301      	movs	r3, #1
 8007c96:	fbb3 f5f2 	udiv	r5, r3, r2
 8007c9a:	fab5 f085 	clz	r0, r5
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d13b      	bne.n	8007d1a <__divdi3+0x162>
 8007ca2:	1b78      	subs	r0, r7, r5
 8007ca4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8007ca8:	fa1f fc85 	uxth.w	ip, r5
 8007cac:	2201      	movs	r2, #1
 8007cae:	fbb0 f8fe 	udiv	r8, r0, lr
 8007cb2:	0c21      	lsrs	r1, r4, #16
 8007cb4:	fb0e 0718 	mls	r7, lr, r8, r0
 8007cb8:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8007cbc:	fb0c f308 	mul.w	r3, ip, r8
 8007cc0:	42bb      	cmp	r3, r7
 8007cc2:	d907      	bls.n	8007cd4 <__divdi3+0x11c>
 8007cc4:	197f      	adds	r7, r7, r5
 8007cc6:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8007cca:	d202      	bcs.n	8007cd2 <__divdi3+0x11a>
 8007ccc:	42bb      	cmp	r3, r7
 8007cce:	f200 80bd 	bhi.w	8007e4c <__divdi3+0x294>
 8007cd2:	4688      	mov	r8, r1
 8007cd4:	1aff      	subs	r7, r7, r3
 8007cd6:	b2a4      	uxth	r4, r4
 8007cd8:	fbb7 f3fe 	udiv	r3, r7, lr
 8007cdc:	fb0e 7713 	mls	r7, lr, r3, r7
 8007ce0:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8007ce4:	fb0c fc03 	mul.w	ip, ip, r3
 8007ce8:	45bc      	cmp	ip, r7
 8007cea:	d907      	bls.n	8007cfc <__divdi3+0x144>
 8007cec:	197f      	adds	r7, r7, r5
 8007cee:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8007cf2:	d202      	bcs.n	8007cfa <__divdi3+0x142>
 8007cf4:	45bc      	cmp	ip, r7
 8007cf6:	f200 80a7 	bhi.w	8007e48 <__divdi3+0x290>
 8007cfa:	460b      	mov	r3, r1
 8007cfc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8007d00:	e7ad      	b.n	8007c5e <__divdi3+0xa6>
 8007d02:	4252      	negs	r2, r2
 8007d04:	ea6f 0606 	mvn.w	r6, r6
 8007d08:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8007d0c:	e75d      	b.n	8007bca <__divdi3+0x12>
 8007d0e:	4240      	negs	r0, r0
 8007d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007d14:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8007d18:	e754      	b.n	8007bc4 <__divdi3+0xc>
 8007d1a:	f1c0 0220 	rsb	r2, r0, #32
 8007d1e:	fa24 f102 	lsr.w	r1, r4, r2
 8007d22:	fa07 f300 	lsl.w	r3, r7, r0
 8007d26:	4085      	lsls	r5, r0
 8007d28:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8007d2c:	40d7      	lsrs	r7, r2
 8007d2e:	4319      	orrs	r1, r3
 8007d30:	fbb7 f2fe 	udiv	r2, r7, lr
 8007d34:	0c0b      	lsrs	r3, r1, #16
 8007d36:	fb0e 7712 	mls	r7, lr, r2, r7
 8007d3a:	fa1f fc85 	uxth.w	ip, r5
 8007d3e:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007d42:	fb0c f702 	mul.w	r7, ip, r2
 8007d46:	429f      	cmp	r7, r3
 8007d48:	fa04 f400 	lsl.w	r4, r4, r0
 8007d4c:	d907      	bls.n	8007d5e <__divdi3+0x1a6>
 8007d4e:	195b      	adds	r3, r3, r5
 8007d50:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 8007d54:	d274      	bcs.n	8007e40 <__divdi3+0x288>
 8007d56:	429f      	cmp	r7, r3
 8007d58:	d972      	bls.n	8007e40 <__divdi3+0x288>
 8007d5a:	3a02      	subs	r2, #2
 8007d5c:	442b      	add	r3, r5
 8007d5e:	1bdf      	subs	r7, r3, r7
 8007d60:	b289      	uxth	r1, r1
 8007d62:	fbb7 f8fe 	udiv	r8, r7, lr
 8007d66:	fb0e 7318 	mls	r3, lr, r8, r7
 8007d6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007d6e:	fb0c f708 	mul.w	r7, ip, r8
 8007d72:	429f      	cmp	r7, r3
 8007d74:	d908      	bls.n	8007d88 <__divdi3+0x1d0>
 8007d76:	195b      	adds	r3, r3, r5
 8007d78:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8007d7c:	d25c      	bcs.n	8007e38 <__divdi3+0x280>
 8007d7e:	429f      	cmp	r7, r3
 8007d80:	d95a      	bls.n	8007e38 <__divdi3+0x280>
 8007d82:	f1a8 0802 	sub.w	r8, r8, #2
 8007d86:	442b      	add	r3, r5
 8007d88:	1bd8      	subs	r0, r3, r7
 8007d8a:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 8007d8e:	e78e      	b.n	8007cae <__divdi3+0xf6>
 8007d90:	f1c2 0320 	rsb	r3, r2, #32
 8007d94:	fa2c f103 	lsr.w	r1, ip, r3
 8007d98:	fa0e fe02 	lsl.w	lr, lr, r2
 8007d9c:	fa20 f703 	lsr.w	r7, r0, r3
 8007da0:	ea41 0e0e 	orr.w	lr, r1, lr
 8007da4:	fa08 f002 	lsl.w	r0, r8, r2
 8007da8:	fa28 f103 	lsr.w	r1, r8, r3
 8007dac:	ea4f 451e 	mov.w	r5, lr, lsr #16
 8007db0:	4338      	orrs	r0, r7
 8007db2:	fbb1 f8f5 	udiv	r8, r1, r5
 8007db6:	0c03      	lsrs	r3, r0, #16
 8007db8:	fb05 1118 	mls	r1, r5, r8, r1
 8007dbc:	fa1f f78e 	uxth.w	r7, lr
 8007dc0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8007dc4:	fb07 f308 	mul.w	r3, r7, r8
 8007dc8:	428b      	cmp	r3, r1
 8007dca:	fa0c fc02 	lsl.w	ip, ip, r2
 8007dce:	d909      	bls.n	8007de4 <__divdi3+0x22c>
 8007dd0:	eb11 010e 	adds.w	r1, r1, lr
 8007dd4:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
 8007dd8:	d230      	bcs.n	8007e3c <__divdi3+0x284>
 8007dda:	428b      	cmp	r3, r1
 8007ddc:	d92e      	bls.n	8007e3c <__divdi3+0x284>
 8007dde:	f1a8 0802 	sub.w	r8, r8, #2
 8007de2:	4471      	add	r1, lr
 8007de4:	1ac9      	subs	r1, r1, r3
 8007de6:	b280      	uxth	r0, r0
 8007de8:	fbb1 f3f5 	udiv	r3, r1, r5
 8007dec:	fb05 1113 	mls	r1, r5, r3, r1
 8007df0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8007df4:	fb07 f703 	mul.w	r7, r7, r3
 8007df8:	428f      	cmp	r7, r1
 8007dfa:	d908      	bls.n	8007e0e <__divdi3+0x256>
 8007dfc:	eb11 010e 	adds.w	r1, r1, lr
 8007e00:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8007e04:	d216      	bcs.n	8007e34 <__divdi3+0x27c>
 8007e06:	428f      	cmp	r7, r1
 8007e08:	d914      	bls.n	8007e34 <__divdi3+0x27c>
 8007e0a:	3b02      	subs	r3, #2
 8007e0c:	4471      	add	r1, lr
 8007e0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8007e12:	1bc9      	subs	r1, r1, r7
 8007e14:	fba3 890c 	umull	r8, r9, r3, ip
 8007e18:	4549      	cmp	r1, r9
 8007e1a:	d309      	bcc.n	8007e30 <__divdi3+0x278>
 8007e1c:	d005      	beq.n	8007e2a <__divdi3+0x272>
 8007e1e:	2200      	movs	r2, #0
 8007e20:	e71d      	b.n	8007c5e <__divdi3+0xa6>
 8007e22:	4696      	mov	lr, r2
 8007e24:	e6fe      	b.n	8007c24 <__divdi3+0x6c>
 8007e26:	4613      	mov	r3, r2
 8007e28:	e711      	b.n	8007c4e <__divdi3+0x96>
 8007e2a:	4094      	lsls	r4, r2
 8007e2c:	4544      	cmp	r4, r8
 8007e2e:	d2f6      	bcs.n	8007e1e <__divdi3+0x266>
 8007e30:	3b01      	subs	r3, #1
 8007e32:	e7f4      	b.n	8007e1e <__divdi3+0x266>
 8007e34:	4603      	mov	r3, r0
 8007e36:	e7ea      	b.n	8007e0e <__divdi3+0x256>
 8007e38:	4688      	mov	r8, r1
 8007e3a:	e7a5      	b.n	8007d88 <__divdi3+0x1d0>
 8007e3c:	46c8      	mov	r8, r9
 8007e3e:	e7d1      	b.n	8007de4 <__divdi3+0x22c>
 8007e40:	4602      	mov	r2, r0
 8007e42:	e78c      	b.n	8007d5e <__divdi3+0x1a6>
 8007e44:	4613      	mov	r3, r2
 8007e46:	e70a      	b.n	8007c5e <__divdi3+0xa6>
 8007e48:	3b02      	subs	r3, #2
 8007e4a:	e757      	b.n	8007cfc <__divdi3+0x144>
 8007e4c:	f1a8 0802 	sub.w	r8, r8, #2
 8007e50:	442f      	add	r7, r5
 8007e52:	e73f      	b.n	8007cd4 <__divdi3+0x11c>

08007e54 <__udivdi3>:
 8007e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d144      	bne.n	8007ee6 <__udivdi3+0x92>
 8007e5c:	428a      	cmp	r2, r1
 8007e5e:	4615      	mov	r5, r2
 8007e60:	4604      	mov	r4, r0
 8007e62:	d94f      	bls.n	8007f04 <__udivdi3+0xb0>
 8007e64:	fab2 f782 	clz	r7, r2
 8007e68:	460e      	mov	r6, r1
 8007e6a:	b14f      	cbz	r7, 8007e80 <__udivdi3+0x2c>
 8007e6c:	f1c7 0320 	rsb	r3, r7, #32
 8007e70:	40b9      	lsls	r1, r7
 8007e72:	fa20 f603 	lsr.w	r6, r0, r3
 8007e76:	fa02 f507 	lsl.w	r5, r2, r7
 8007e7a:	430e      	orrs	r6, r1
 8007e7c:	fa00 f407 	lsl.w	r4, r0, r7
 8007e80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8007e84:	0c23      	lsrs	r3, r4, #16
 8007e86:	fbb6 f0fe 	udiv	r0, r6, lr
 8007e8a:	b2af      	uxth	r7, r5
 8007e8c:	fb0e 6110 	mls	r1, lr, r0, r6
 8007e90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8007e94:	fb07 f100 	mul.w	r1, r7, r0
 8007e98:	4299      	cmp	r1, r3
 8007e9a:	d909      	bls.n	8007eb0 <__udivdi3+0x5c>
 8007e9c:	195b      	adds	r3, r3, r5
 8007e9e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8007ea2:	f080 80ec 	bcs.w	800807e <__udivdi3+0x22a>
 8007ea6:	4299      	cmp	r1, r3
 8007ea8:	f240 80e9 	bls.w	800807e <__udivdi3+0x22a>
 8007eac:	3802      	subs	r0, #2
 8007eae:	442b      	add	r3, r5
 8007eb0:	1a5a      	subs	r2, r3, r1
 8007eb2:	b2a4      	uxth	r4, r4
 8007eb4:	fbb2 f3fe 	udiv	r3, r2, lr
 8007eb8:	fb0e 2213 	mls	r2, lr, r3, r2
 8007ebc:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8007ec0:	fb07 f703 	mul.w	r7, r7, r3
 8007ec4:	4297      	cmp	r7, r2
 8007ec6:	d908      	bls.n	8007eda <__udivdi3+0x86>
 8007ec8:	1952      	adds	r2, r2, r5
 8007eca:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8007ece:	f080 80d8 	bcs.w	8008082 <__udivdi3+0x22e>
 8007ed2:	4297      	cmp	r7, r2
 8007ed4:	f240 80d5 	bls.w	8008082 <__udivdi3+0x22e>
 8007ed8:	3b02      	subs	r3, #2
 8007eda:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8007ede:	2600      	movs	r6, #0
 8007ee0:	4631      	mov	r1, r6
 8007ee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ee6:	428b      	cmp	r3, r1
 8007ee8:	d847      	bhi.n	8007f7a <__udivdi3+0x126>
 8007eea:	fab3 f683 	clz	r6, r3
 8007eee:	2e00      	cmp	r6, #0
 8007ef0:	d148      	bne.n	8007f84 <__udivdi3+0x130>
 8007ef2:	428b      	cmp	r3, r1
 8007ef4:	d302      	bcc.n	8007efc <__udivdi3+0xa8>
 8007ef6:	4282      	cmp	r2, r0
 8007ef8:	f200 80cd 	bhi.w	8008096 <__udivdi3+0x242>
 8007efc:	2001      	movs	r0, #1
 8007efe:	4631      	mov	r1, r6
 8007f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f04:	b912      	cbnz	r2, 8007f0c <__udivdi3+0xb8>
 8007f06:	2501      	movs	r5, #1
 8007f08:	fbb5 f5f2 	udiv	r5, r5, r2
 8007f0c:	fab5 f885 	clz	r8, r5
 8007f10:	f1b8 0f00 	cmp.w	r8, #0
 8007f14:	d177      	bne.n	8008006 <__udivdi3+0x1b2>
 8007f16:	1b4a      	subs	r2, r1, r5
 8007f18:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8007f1c:	b2af      	uxth	r7, r5
 8007f1e:	2601      	movs	r6, #1
 8007f20:	fbb2 f0fe 	udiv	r0, r2, lr
 8007f24:	0c23      	lsrs	r3, r4, #16
 8007f26:	fb0e 2110 	mls	r1, lr, r0, r2
 8007f2a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8007f2e:	fb07 f300 	mul.w	r3, r7, r0
 8007f32:	428b      	cmp	r3, r1
 8007f34:	d907      	bls.n	8007f46 <__udivdi3+0xf2>
 8007f36:	1949      	adds	r1, r1, r5
 8007f38:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8007f3c:	d202      	bcs.n	8007f44 <__udivdi3+0xf0>
 8007f3e:	428b      	cmp	r3, r1
 8007f40:	f200 80ba 	bhi.w	80080b8 <__udivdi3+0x264>
 8007f44:	4610      	mov	r0, r2
 8007f46:	1ac9      	subs	r1, r1, r3
 8007f48:	b2a4      	uxth	r4, r4
 8007f4a:	fbb1 f3fe 	udiv	r3, r1, lr
 8007f4e:	fb0e 1113 	mls	r1, lr, r3, r1
 8007f52:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8007f56:	fb07 f703 	mul.w	r7, r7, r3
 8007f5a:	42a7      	cmp	r7, r4
 8007f5c:	d908      	bls.n	8007f70 <__udivdi3+0x11c>
 8007f5e:	1964      	adds	r4, r4, r5
 8007f60:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8007f64:	f080 808f 	bcs.w	8008086 <__udivdi3+0x232>
 8007f68:	42a7      	cmp	r7, r4
 8007f6a:	f240 808c 	bls.w	8008086 <__udivdi3+0x232>
 8007f6e:	3b02      	subs	r3, #2
 8007f70:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8007f74:	4631      	mov	r1, r6
 8007f76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f7a:	2600      	movs	r6, #0
 8007f7c:	4630      	mov	r0, r6
 8007f7e:	4631      	mov	r1, r6
 8007f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f84:	f1c6 0420 	rsb	r4, r6, #32
 8007f88:	fa22 f504 	lsr.w	r5, r2, r4
 8007f8c:	40b3      	lsls	r3, r6
 8007f8e:	432b      	orrs	r3, r5
 8007f90:	fa20 fc04 	lsr.w	ip, r0, r4
 8007f94:	fa01 f706 	lsl.w	r7, r1, r6
 8007f98:	fa21 f504 	lsr.w	r5, r1, r4
 8007f9c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007fa0:	ea4c 0707 	orr.w	r7, ip, r7
 8007fa4:	fbb5 f8fe 	udiv	r8, r5, lr
 8007fa8:	0c39      	lsrs	r1, r7, #16
 8007faa:	fb0e 5518 	mls	r5, lr, r8, r5
 8007fae:	fa1f fc83 	uxth.w	ip, r3
 8007fb2:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8007fb6:	fb0c f108 	mul.w	r1, ip, r8
 8007fba:	42a9      	cmp	r1, r5
 8007fbc:	fa02 f206 	lsl.w	r2, r2, r6
 8007fc0:	d904      	bls.n	8007fcc <__udivdi3+0x178>
 8007fc2:	18ed      	adds	r5, r5, r3
 8007fc4:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 8007fc8:	d367      	bcc.n	800809a <__udivdi3+0x246>
 8007fca:	46a0      	mov	r8, r4
 8007fcc:	1a6d      	subs	r5, r5, r1
 8007fce:	b2bf      	uxth	r7, r7
 8007fd0:	fbb5 f4fe 	udiv	r4, r5, lr
 8007fd4:	fb0e 5514 	mls	r5, lr, r4, r5
 8007fd8:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 8007fdc:	fb0c fc04 	mul.w	ip, ip, r4
 8007fe0:	458c      	cmp	ip, r1
 8007fe2:	d904      	bls.n	8007fee <__udivdi3+0x19a>
 8007fe4:	18c9      	adds	r1, r1, r3
 8007fe6:	f104 35ff 	add.w	r5, r4, #4294967295	; 0xffffffff
 8007fea:	d35c      	bcc.n	80080a6 <__udivdi3+0x252>
 8007fec:	462c      	mov	r4, r5
 8007fee:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8007ff2:	ebcc 0101 	rsb	r1, ip, r1
 8007ff6:	fba4 2302 	umull	r2, r3, r4, r2
 8007ffa:	4299      	cmp	r1, r3
 8007ffc:	d348      	bcc.n	8008090 <__udivdi3+0x23c>
 8007ffe:	d044      	beq.n	800808a <__udivdi3+0x236>
 8008000:	4620      	mov	r0, r4
 8008002:	2600      	movs	r6, #0
 8008004:	e76c      	b.n	8007ee0 <__udivdi3+0x8c>
 8008006:	f1c8 0420 	rsb	r4, r8, #32
 800800a:	fa01 f308 	lsl.w	r3, r1, r8
 800800e:	fa05 f508 	lsl.w	r5, r5, r8
 8008012:	fa20 f704 	lsr.w	r7, r0, r4
 8008016:	40e1      	lsrs	r1, r4
 8008018:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800801c:	431f      	orrs	r7, r3
 800801e:	fbb1 f6fe 	udiv	r6, r1, lr
 8008022:	0c3a      	lsrs	r2, r7, #16
 8008024:	fb0e 1116 	mls	r1, lr, r6, r1
 8008028:	fa1f fc85 	uxth.w	ip, r5
 800802c:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 8008030:	fb0c f206 	mul.w	r2, ip, r6
 8008034:	429a      	cmp	r2, r3
 8008036:	fa00 f408 	lsl.w	r4, r0, r8
 800803a:	d907      	bls.n	800804c <__udivdi3+0x1f8>
 800803c:	195b      	adds	r3, r3, r5
 800803e:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 8008042:	d237      	bcs.n	80080b4 <__udivdi3+0x260>
 8008044:	429a      	cmp	r2, r3
 8008046:	d935      	bls.n	80080b4 <__udivdi3+0x260>
 8008048:	3e02      	subs	r6, #2
 800804a:	442b      	add	r3, r5
 800804c:	1a9b      	subs	r3, r3, r2
 800804e:	b2bf      	uxth	r7, r7
 8008050:	fbb3 f0fe 	udiv	r0, r3, lr
 8008054:	fb0e 3310 	mls	r3, lr, r0, r3
 8008058:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800805c:	fb0c f100 	mul.w	r1, ip, r0
 8008060:	4299      	cmp	r1, r3
 8008062:	d907      	bls.n	8008074 <__udivdi3+0x220>
 8008064:	195b      	adds	r3, r3, r5
 8008066:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800806a:	d221      	bcs.n	80080b0 <__udivdi3+0x25c>
 800806c:	4299      	cmp	r1, r3
 800806e:	d91f      	bls.n	80080b0 <__udivdi3+0x25c>
 8008070:	3802      	subs	r0, #2
 8008072:	442b      	add	r3, r5
 8008074:	1a5a      	subs	r2, r3, r1
 8008076:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800807a:	4667      	mov	r7, ip
 800807c:	e750      	b.n	8007f20 <__udivdi3+0xcc>
 800807e:	4610      	mov	r0, r2
 8008080:	e716      	b.n	8007eb0 <__udivdi3+0x5c>
 8008082:	460b      	mov	r3, r1
 8008084:	e729      	b.n	8007eda <__udivdi3+0x86>
 8008086:	4613      	mov	r3, r2
 8008088:	e772      	b.n	8007f70 <__udivdi3+0x11c>
 800808a:	40b0      	lsls	r0, r6
 800808c:	4290      	cmp	r0, r2
 800808e:	d2b7      	bcs.n	8008000 <__udivdi3+0x1ac>
 8008090:	1e60      	subs	r0, r4, #1
 8008092:	2600      	movs	r6, #0
 8008094:	e724      	b.n	8007ee0 <__udivdi3+0x8c>
 8008096:	4630      	mov	r0, r6
 8008098:	e722      	b.n	8007ee0 <__udivdi3+0x8c>
 800809a:	42a9      	cmp	r1, r5
 800809c:	d995      	bls.n	8007fca <__udivdi3+0x176>
 800809e:	f1a8 0802 	sub.w	r8, r8, #2
 80080a2:	441d      	add	r5, r3
 80080a4:	e792      	b.n	8007fcc <__udivdi3+0x178>
 80080a6:	458c      	cmp	ip, r1
 80080a8:	d9a0      	bls.n	8007fec <__udivdi3+0x198>
 80080aa:	3c02      	subs	r4, #2
 80080ac:	4419      	add	r1, r3
 80080ae:	e79e      	b.n	8007fee <__udivdi3+0x19a>
 80080b0:	4610      	mov	r0, r2
 80080b2:	e7df      	b.n	8008074 <__udivdi3+0x220>
 80080b4:	460e      	mov	r6, r1
 80080b6:	e7c9      	b.n	800804c <__udivdi3+0x1f8>
 80080b8:	3802      	subs	r0, #2
 80080ba:	4429      	add	r1, r5
 80080bc:	e743      	b.n	8007f46 <__udivdi3+0xf2>
 80080be:	bf00      	nop

080080c0 <printf>:
 80080c0:	b40f      	push	{r0, r1, r2, r3}
 80080c2:	b500      	push	{lr}
 80080c4:	4907      	ldr	r1, [pc, #28]	; (80080e4 <printf+0x24>)
 80080c6:	b083      	sub	sp, #12
 80080c8:	ab04      	add	r3, sp, #16
 80080ca:	6808      	ldr	r0, [r1, #0]
 80080cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80080d0:	6881      	ldr	r1, [r0, #8]
 80080d2:	9301      	str	r3, [sp, #4]
 80080d4:	f000 f808 	bl	80080e8 <_vfprintf_r>
 80080d8:	b003      	add	sp, #12
 80080da:	f85d eb04 	ldr.w	lr, [sp], #4
 80080de:	b004      	add	sp, #16
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	20000490 	.word	0x20000490

080080e8 <_vfprintf_r>:
 80080e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ec:	b0bf      	sub	sp, #252	; 0xfc
 80080ee:	461c      	mov	r4, r3
 80080f0:	4689      	mov	r9, r1
 80080f2:	9208      	str	r2, [sp, #32]
 80080f4:	4607      	mov	r7, r0
 80080f6:	f002 fd0d 	bl	800ab14 <_localeconv_r>
 80080fa:	6803      	ldr	r3, [r0, #0]
 80080fc:	9315      	str	r3, [sp, #84]	; 0x54
 80080fe:	4618      	mov	r0, r3
 8008100:	f003 fc1e 	bl	800b940 <strlen>
 8008104:	940c      	str	r4, [sp, #48]	; 0x30
 8008106:	9016      	str	r0, [sp, #88]	; 0x58
 8008108:	b11f      	cbz	r7, 8008112 <_vfprintf_r+0x2a>
 800810a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 80f3 	beq.w	80082f8 <_vfprintf_r+0x210>
 8008112:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 8008116:	b293      	uxth	r3, r2
 8008118:	049d      	lsls	r5, r3, #18
 800811a:	d40a      	bmi.n	8008132 <_vfprintf_r+0x4a>
 800811c:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
 8008120:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 8008124:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8008128:	f8a9 300c 	strh.w	r3, [r9, #12]
 800812c:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
 8008130:	b29b      	uxth	r3, r3
 8008132:	0718      	lsls	r0, r3, #28
 8008134:	f140 80aa 	bpl.w	800828c <_vfprintf_r+0x1a4>
 8008138:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800813c:	2a00      	cmp	r2, #0
 800813e:	f000 80a5 	beq.w	800828c <_vfprintf_r+0x1a4>
 8008142:	f003 031a 	and.w	r3, r3, #26
 8008146:	2b0a      	cmp	r3, #10
 8008148:	f000 80ac 	beq.w	80082a4 <_vfprintf_r+0x1bc>
 800814c:	2300      	movs	r3, #0
 800814e:	461a      	mov	r2, r3
 8008150:	9311      	str	r3, [sp, #68]	; 0x44
 8008152:	9323      	str	r3, [sp, #140]	; 0x8c
 8008154:	9322      	str	r3, [sp, #136]	; 0x88
 8008156:	9314      	str	r3, [sp, #80]	; 0x50
 8008158:	9317      	str	r3, [sp, #92]	; 0x5c
 800815a:	9309      	str	r3, [sp, #36]	; 0x24
 800815c:	ab2e      	add	r3, sp, #184	; 0xb8
 800815e:	469c      	mov	ip, r3
 8008160:	9321      	str	r3, [sp, #132]	; 0x84
 8008162:	9212      	str	r2, [sp, #72]	; 0x48
 8008164:	9213      	str	r2, [sp, #76]	; 0x4c
 8008166:	4664      	mov	r4, ip
 8008168:	46b8      	mov	r8, r7
 800816a:	9d08      	ldr	r5, [sp, #32]
 800816c:	782b      	ldrb	r3, [r5, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	f000 80c6 	beq.w	8008300 <_vfprintf_r+0x218>
 8008174:	2b25      	cmp	r3, #37	; 0x25
 8008176:	d102      	bne.n	800817e <_vfprintf_r+0x96>
 8008178:	e0c2      	b.n	8008300 <_vfprintf_r+0x218>
 800817a:	2b25      	cmp	r3, #37	; 0x25
 800817c:	d003      	beq.n	8008186 <_vfprintf_r+0x9e>
 800817e:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8008182:	2b00      	cmp	r3, #0
 8008184:	d1f9      	bne.n	800817a <_vfprintf_r+0x92>
 8008186:	9b08      	ldr	r3, [sp, #32]
 8008188:	1aee      	subs	r6, r5, r3
 800818a:	b17e      	cbz	r6, 80081ac <_vfprintf_r+0xc4>
 800818c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800818e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008190:	9908      	ldr	r1, [sp, #32]
 8008192:	6021      	str	r1, [r4, #0]
 8008194:	3301      	adds	r3, #1
 8008196:	4432      	add	r2, r6
 8008198:	2b07      	cmp	r3, #7
 800819a:	6066      	str	r6, [r4, #4]
 800819c:	9223      	str	r2, [sp, #140]	; 0x8c
 800819e:	9322      	str	r3, [sp, #136]	; 0x88
 80081a0:	f300 8093 	bgt.w	80082ca <_vfprintf_r+0x1e2>
 80081a4:	3408      	adds	r4, #8
 80081a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081a8:	4433      	add	r3, r6
 80081aa:	9309      	str	r3, [sp, #36]	; 0x24
 80081ac:	782b      	ldrb	r3, [r5, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 8093 	beq.w	80082da <_vfprintf_r+0x1f2>
 80081b4:	2300      	movs	r3, #0
 80081b6:	1c69      	adds	r1, r5, #1
 80081b8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80081bc:	786d      	ldrb	r5, [r5, #1]
 80081be:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80081c2:	461a      	mov	r2, r3
 80081c4:	930a      	str	r3, [sp, #40]	; 0x28
 80081c6:	9306      	str	r3, [sp, #24]
 80081c8:	4656      	mov	r6, sl
 80081ca:	1c4b      	adds	r3, r1, #1
 80081cc:	f1a5 0120 	sub.w	r1, r5, #32
 80081d0:	2958      	cmp	r1, #88	; 0x58
 80081d2:	f200 83c1 	bhi.w	8008958 <_vfprintf_r+0x870>
 80081d6:	e8df f011 	tbh	[pc, r1, lsl #1]
 80081da:	0256      	.short	0x0256
 80081dc:	03bf03bf 	.word	0x03bf03bf
 80081e0:	03bf02f6 	.word	0x03bf02f6
 80081e4:	03bf03bf 	.word	0x03bf03bf
 80081e8:	03bf03bf 	.word	0x03bf03bf
 80081ec:	02fd03bf 	.word	0x02fd03bf
 80081f0:	03bf02c6 	.word	0x03bf02c6
 80081f4:	034701f2 	.word	0x034701f2
 80081f8:	02ca03bf 	.word	0x02ca03bf
 80081fc:	02d102d1 	.word	0x02d102d1
 8008200:	02d102d1 	.word	0x02d102d1
 8008204:	02d102d1 	.word	0x02d102d1
 8008208:	02d102d1 	.word	0x02d102d1
 800820c:	03bf02d1 	.word	0x03bf02d1
 8008210:	03bf03bf 	.word	0x03bf03bf
 8008214:	03bf03bf 	.word	0x03bf03bf
 8008218:	03bf03bf 	.word	0x03bf03bf
 800821c:	03bf03bf 	.word	0x03bf03bf
 8008220:	026b03bf 	.word	0x026b03bf
 8008224:	03bf028d 	.word	0x03bf028d
 8008228:	03bf028d 	.word	0x03bf028d
 800822c:	03bf03bf 	.word	0x03bf03bf
 8008230:	02bf03bf 	.word	0x02bf03bf
 8008234:	03bf03bf 	.word	0x03bf03bf
 8008238:	03bf0362 	.word	0x03bf0362
 800823c:	03bf03bf 	.word	0x03bf03bf
 8008240:	03bf03bf 	.word	0x03bf03bf
 8008244:	03bf03a9 	.word	0x03bf03a9
 8008248:	037f03bf 	.word	0x037f03bf
 800824c:	03bf03bf 	.word	0x03bf03bf
 8008250:	03bf03bf 	.word	0x03bf03bf
 8008254:	03bf03bf 	.word	0x03bf03bf
 8008258:	03bf03bf 	.word	0x03bf03bf
 800825c:	03bf03bf 	.word	0x03bf03bf
 8008260:	030b0394 	.word	0x030b0394
 8008264:	028d028d 	.word	0x028d028d
 8008268:	0324028d 	.word	0x0324028d
 800826c:	03bf030b 	.word	0x03bf030b
 8008270:	032b03bf 	.word	0x032b03bf
 8008274:	033503bf 	.word	0x033503bf
 8008278:	02e001f9 	.word	0x02e001f9
 800827c:	03bf025d 	.word	0x03bf025d
 8008280:	03bf020b 	.word	0x03bf020b
 8008284:	03bf0095 	.word	0x03bf0095
 8008288:	023003bf 	.word	0x023003bf
 800828c:	4638      	mov	r0, r7
 800828e:	4649      	mov	r1, r9
 8008290:	f001 f95a 	bl	8009548 <__swsetup_r>
 8008294:	b9a0      	cbnz	r0, 80082c0 <_vfprintf_r+0x1d8>
 8008296:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800829a:	f003 031a 	and.w	r3, r3, #26
 800829e:	2b0a      	cmp	r3, #10
 80082a0:	f47f af54 	bne.w	800814c <_vfprintf_r+0x64>
 80082a4:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f6ff af4f 	blt.w	800814c <_vfprintf_r+0x64>
 80082ae:	4638      	mov	r0, r7
 80082b0:	4649      	mov	r1, r9
 80082b2:	9a08      	ldr	r2, [sp, #32]
 80082b4:	4623      	mov	r3, r4
 80082b6:	f001 f90b 	bl	80094d0 <__sbprintf>
 80082ba:	b03f      	add	sp, #252	; 0xfc
 80082bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082c4:	b03f      	add	sp, #252	; 0xfc
 80082c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ca:	4640      	mov	r0, r8
 80082cc:	4649      	mov	r1, r9
 80082ce:	aa21      	add	r2, sp, #132	; 0x84
 80082d0:	f003 fba0 	bl	800ba14 <__sprint_r>
 80082d4:	b940      	cbnz	r0, 80082e8 <_vfprintf_r+0x200>
 80082d6:	ac2e      	add	r4, sp, #184	; 0xb8
 80082d8:	e765      	b.n	80081a6 <_vfprintf_r+0xbe>
 80082da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80082dc:	b123      	cbz	r3, 80082e8 <_vfprintf_r+0x200>
 80082de:	4640      	mov	r0, r8
 80082e0:	4649      	mov	r1, r9
 80082e2:	aa21      	add	r2, sp, #132	; 0x84
 80082e4:	f003 fb96 	bl	800ba14 <__sprint_r>
 80082e8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80082ec:	065a      	lsls	r2, r3, #25
 80082ee:	d4e7      	bmi.n	80082c0 <_vfprintf_r+0x1d8>
 80082f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082f2:	b03f      	add	sp, #252	; 0xfc
 80082f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f8:	4638      	mov	r0, r7
 80082fa:	f002 faa7 	bl	800a84c <__sinit>
 80082fe:	e708      	b.n	8008112 <_vfprintf_r+0x2a>
 8008300:	9d08      	ldr	r5, [sp, #32]
 8008302:	e753      	b.n	80081ac <_vfprintf_r+0xc4>
 8008304:	9308      	str	r3, [sp, #32]
 8008306:	9b06      	ldr	r3, [sp, #24]
 8008308:	46b2      	mov	sl, r6
 800830a:	069e      	lsls	r6, r3, #26
 800830c:	f140 8318 	bpl.w	8008940 <_vfprintf_r+0x858>
 8008310:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8008312:	3707      	adds	r7, #7
 8008314:	f027 0307 	bic.w	r3, r7, #7
 8008318:	f103 0208 	add.w	r2, r3, #8
 800831c:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008320:	920c      	str	r2, [sp, #48]	; 0x30
 8008322:	2301      	movs	r3, #1
 8008324:	f04f 0c00 	mov.w	ip, #0
 8008328:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 800832c:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 8008330:	f1ba 0f00 	cmp.w	sl, #0
 8008334:	db03      	blt.n	800833e <_vfprintf_r+0x256>
 8008336:	9a06      	ldr	r2, [sp, #24]
 8008338:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800833c:	9206      	str	r2, [sp, #24]
 800833e:	ea56 0207 	orrs.w	r2, r6, r7
 8008342:	f040 8319 	bne.w	8008978 <_vfprintf_r+0x890>
 8008346:	f1ba 0f00 	cmp.w	sl, #0
 800834a:	f000 8416 	beq.w	8008b7a <_vfprintf_r+0xa92>
 800834e:	2b01      	cmp	r3, #1
 8008350:	f000 831a 	beq.w	8008988 <_vfprintf_r+0x8a0>
 8008354:	2b02      	cmp	r3, #2
 8008356:	f000 844c 	beq.w	8008bf2 <_vfprintf_r+0xb0a>
 800835a:	a92e      	add	r1, sp, #184	; 0xb8
 800835c:	08f2      	lsrs	r2, r6, #3
 800835e:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008362:	08f8      	lsrs	r0, r7, #3
 8008364:	f006 0307 	and.w	r3, r6, #7
 8008368:	4607      	mov	r7, r0
 800836a:	4616      	mov	r6, r2
 800836c:	3330      	adds	r3, #48	; 0x30
 800836e:	ea56 0207 	orrs.w	r2, r6, r7
 8008372:	f801 3d01 	strb.w	r3, [r1, #-1]!
 8008376:	d1f1      	bne.n	800835c <_vfprintf_r+0x274>
 8008378:	9a06      	ldr	r2, [sp, #24]
 800837a:	910e      	str	r1, [sp, #56]	; 0x38
 800837c:	07d0      	lsls	r0, r2, #31
 800837e:	f100 850d 	bmi.w	8008d9c <_vfprintf_r+0xcb4>
 8008382:	ab2e      	add	r3, sp, #184	; 0xb8
 8008384:	1a5b      	subs	r3, r3, r1
 8008386:	930b      	str	r3, [sp, #44]	; 0x2c
 8008388:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800838a:	4592      	cmp	sl, r2
 800838c:	4653      	mov	r3, sl
 800838e:	bfb8      	it	lt
 8008390:	4613      	movlt	r3, r2
 8008392:	9307      	str	r3, [sp, #28]
 8008394:	2300      	movs	r3, #0
 8008396:	9310      	str	r3, [sp, #64]	; 0x40
 8008398:	f1bc 0f00 	cmp.w	ip, #0
 800839c:	d002      	beq.n	80083a4 <_vfprintf_r+0x2bc>
 800839e:	9b07      	ldr	r3, [sp, #28]
 80083a0:	3301      	adds	r3, #1
 80083a2:	9307      	str	r3, [sp, #28]
 80083a4:	9b06      	ldr	r3, [sp, #24]
 80083a6:	f013 0302 	ands.w	r3, r3, #2
 80083aa:	930d      	str	r3, [sp, #52]	; 0x34
 80083ac:	d002      	beq.n	80083b4 <_vfprintf_r+0x2cc>
 80083ae:	9b07      	ldr	r3, [sp, #28]
 80083b0:	3302      	adds	r3, #2
 80083b2:	9307      	str	r3, [sp, #28]
 80083b4:	9b06      	ldr	r3, [sp, #24]
 80083b6:	f013 0684 	ands.w	r6, r3, #132	; 0x84
 80083ba:	f040 82da 	bne.w	8008972 <_vfprintf_r+0x88a>
 80083be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083c0:	9a07      	ldr	r2, [sp, #28]
 80083c2:	ebc2 0a03 	rsb	sl, r2, r3
 80083c6:	f1ba 0f00 	cmp.w	sl, #0
 80083ca:	f340 82d2 	ble.w	8008972 <_vfprintf_r+0x88a>
 80083ce:	f1ba 0f10 	cmp.w	sl, #16
 80083d2:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80083d4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80083d6:	4fb3      	ldr	r7, [pc, #716]	; (80086a4 <_vfprintf_r+0x5bc>)
 80083d8:	bfc8      	it	gt
 80083da:	f04f 0b10 	movgt.w	fp, #16
 80083de:	dc07      	bgt.n	80083f0 <_vfprintf_r+0x308>
 80083e0:	e01e      	b.n	8008420 <_vfprintf_r+0x338>
 80083e2:	f1aa 0a10 	sub.w	sl, sl, #16
 80083e6:	f1ba 0f10 	cmp.w	sl, #16
 80083ea:	f104 0408 	add.w	r4, r4, #8
 80083ee:	dd17      	ble.n	8008420 <_vfprintf_r+0x338>
 80083f0:	3201      	adds	r2, #1
 80083f2:	3110      	adds	r1, #16
 80083f4:	2a07      	cmp	r2, #7
 80083f6:	9123      	str	r1, [sp, #140]	; 0x8c
 80083f8:	9222      	str	r2, [sp, #136]	; 0x88
 80083fa:	e884 0880 	stmia.w	r4, {r7, fp}
 80083fe:	ddf0      	ble.n	80083e2 <_vfprintf_r+0x2fa>
 8008400:	4640      	mov	r0, r8
 8008402:	4649      	mov	r1, r9
 8008404:	aa21      	add	r2, sp, #132	; 0x84
 8008406:	f003 fb05 	bl	800ba14 <__sprint_r>
 800840a:	2800      	cmp	r0, #0
 800840c:	f47f af6c 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008410:	f1aa 0a10 	sub.w	sl, sl, #16
 8008414:	f1ba 0f10 	cmp.w	sl, #16
 8008418:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800841a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800841c:	ac2e      	add	r4, sp, #184	; 0xb8
 800841e:	dce7      	bgt.n	80083f0 <_vfprintf_r+0x308>
 8008420:	3201      	adds	r2, #1
 8008422:	eb0a 0b01 	add.w	fp, sl, r1
 8008426:	2a07      	cmp	r2, #7
 8008428:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800842c:	9222      	str	r2, [sp, #136]	; 0x88
 800842e:	e884 0480 	stmia.w	r4, {r7, sl}
 8008432:	f300 8443 	bgt.w	8008cbc <_vfprintf_r+0xbd4>
 8008436:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800843a:	3408      	adds	r4, #8
 800843c:	f1bc 0f00 	cmp.w	ip, #0
 8008440:	d00f      	beq.n	8008462 <_vfprintf_r+0x37a>
 8008442:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008444:	3301      	adds	r3, #1
 8008446:	f10b 0b01 	add.w	fp, fp, #1
 800844a:	f10d 0167 	add.w	r1, sp, #103	; 0x67
 800844e:	2201      	movs	r2, #1
 8008450:	2b07      	cmp	r3, #7
 8008452:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008456:	9322      	str	r3, [sp, #136]	; 0x88
 8008458:	e884 0006 	stmia.w	r4, {r1, r2}
 800845c:	f300 83b7 	bgt.w	8008bce <_vfprintf_r+0xae6>
 8008460:	3408      	adds	r4, #8
 8008462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008464:	b173      	cbz	r3, 8008484 <_vfprintf_r+0x39c>
 8008466:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008468:	3301      	adds	r3, #1
 800846a:	f10b 0b02 	add.w	fp, fp, #2
 800846e:	a91a      	add	r1, sp, #104	; 0x68
 8008470:	2202      	movs	r2, #2
 8008472:	2b07      	cmp	r3, #7
 8008474:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008478:	9322      	str	r3, [sp, #136]	; 0x88
 800847a:	e884 0006 	stmia.w	r4, {r1, r2}
 800847e:	f300 839a 	bgt.w	8008bb6 <_vfprintf_r+0xace>
 8008482:	3408      	adds	r4, #8
 8008484:	2e80      	cmp	r6, #128	; 0x80
 8008486:	f000 82ea 	beq.w	8008a5e <_vfprintf_r+0x976>
 800848a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800848c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800848e:	ebc2 0a03 	rsb	sl, r2, r3
 8008492:	f1ba 0f00 	cmp.w	sl, #0
 8008496:	dd32      	ble.n	80084fe <_vfprintf_r+0x416>
 8008498:	f1ba 0f10 	cmp.w	sl, #16
 800849c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800849e:	4f82      	ldr	r7, [pc, #520]	; (80086a8 <_vfprintf_r+0x5c0>)
 80084a0:	dd22      	ble.n	80084e8 <_vfprintf_r+0x400>
 80084a2:	2610      	movs	r6, #16
 80084a4:	465b      	mov	r3, fp
 80084a6:	e006      	b.n	80084b6 <_vfprintf_r+0x3ce>
 80084a8:	f1aa 0a10 	sub.w	sl, sl, #16
 80084ac:	f1ba 0f10 	cmp.w	sl, #16
 80084b0:	f104 0408 	add.w	r4, r4, #8
 80084b4:	dd17      	ble.n	80084e6 <_vfprintf_r+0x3fe>
 80084b6:	3201      	adds	r2, #1
 80084b8:	3310      	adds	r3, #16
 80084ba:	2a07      	cmp	r2, #7
 80084bc:	9323      	str	r3, [sp, #140]	; 0x8c
 80084be:	9222      	str	r2, [sp, #136]	; 0x88
 80084c0:	6027      	str	r7, [r4, #0]
 80084c2:	6066      	str	r6, [r4, #4]
 80084c4:	ddf0      	ble.n	80084a8 <_vfprintf_r+0x3c0>
 80084c6:	4640      	mov	r0, r8
 80084c8:	4649      	mov	r1, r9
 80084ca:	aa21      	add	r2, sp, #132	; 0x84
 80084cc:	f003 faa2 	bl	800ba14 <__sprint_r>
 80084d0:	2800      	cmp	r0, #0
 80084d2:	f47f af09 	bne.w	80082e8 <_vfprintf_r+0x200>
 80084d6:	f1aa 0a10 	sub.w	sl, sl, #16
 80084da:	f1ba 0f10 	cmp.w	sl, #16
 80084de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80084e0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80084e2:	ac2e      	add	r4, sp, #184	; 0xb8
 80084e4:	dce7      	bgt.n	80084b6 <_vfprintf_r+0x3ce>
 80084e6:	469b      	mov	fp, r3
 80084e8:	3201      	adds	r2, #1
 80084ea:	44d3      	add	fp, sl
 80084ec:	2a07      	cmp	r2, #7
 80084ee:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80084f2:	9222      	str	r2, [sp, #136]	; 0x88
 80084f4:	e884 0480 	stmia.w	r4, {r7, sl}
 80084f8:	f300 8351 	bgt.w	8008b9e <_vfprintf_r+0xab6>
 80084fc:	3408      	adds	r4, #8
 80084fe:	9b06      	ldr	r3, [sp, #24]
 8008500:	05db      	lsls	r3, r3, #23
 8008502:	f100 8255 	bmi.w	80089b0 <_vfprintf_r+0x8c8>
 8008506:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008508:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800850a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800850c:	6022      	str	r2, [r4, #0]
 800850e:	3301      	adds	r3, #1
 8008510:	448b      	add	fp, r1
 8008512:	2b07      	cmp	r3, #7
 8008514:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008518:	6061      	str	r1, [r4, #4]
 800851a:	9322      	str	r3, [sp, #136]	; 0x88
 800851c:	f300 8317 	bgt.w	8008b4e <_vfprintf_r+0xa66>
 8008520:	3408      	adds	r4, #8
 8008522:	9b06      	ldr	r3, [sp, #24]
 8008524:	0759      	lsls	r1, r3, #29
 8008526:	d53a      	bpl.n	800859e <_vfprintf_r+0x4b6>
 8008528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800852a:	9a07      	ldr	r2, [sp, #28]
 800852c:	1a9d      	subs	r5, r3, r2
 800852e:	2d00      	cmp	r5, #0
 8008530:	dd35      	ble.n	800859e <_vfprintf_r+0x4b6>
 8008532:	2d10      	cmp	r5, #16
 8008534:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008536:	4f5b      	ldr	r7, [pc, #364]	; (80086a4 <_vfprintf_r+0x5bc>)
 8008538:	dd1e      	ble.n	8008578 <_vfprintf_r+0x490>
 800853a:	2610      	movs	r6, #16
 800853c:	465a      	mov	r2, fp
 800853e:	e004      	b.n	800854a <_vfprintf_r+0x462>
 8008540:	3d10      	subs	r5, #16
 8008542:	2d10      	cmp	r5, #16
 8008544:	f104 0408 	add.w	r4, r4, #8
 8008548:	dd15      	ble.n	8008576 <_vfprintf_r+0x48e>
 800854a:	3301      	adds	r3, #1
 800854c:	3210      	adds	r2, #16
 800854e:	2b07      	cmp	r3, #7
 8008550:	9223      	str	r2, [sp, #140]	; 0x8c
 8008552:	9322      	str	r3, [sp, #136]	; 0x88
 8008554:	6027      	str	r7, [r4, #0]
 8008556:	6066      	str	r6, [r4, #4]
 8008558:	ddf2      	ble.n	8008540 <_vfprintf_r+0x458>
 800855a:	4640      	mov	r0, r8
 800855c:	4649      	mov	r1, r9
 800855e:	aa21      	add	r2, sp, #132	; 0x84
 8008560:	f003 fa58 	bl	800ba14 <__sprint_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	f47f aebf 	bne.w	80082e8 <_vfprintf_r+0x200>
 800856a:	3d10      	subs	r5, #16
 800856c:	2d10      	cmp	r5, #16
 800856e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008570:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008572:	ac2e      	add	r4, sp, #184	; 0xb8
 8008574:	dce9      	bgt.n	800854a <_vfprintf_r+0x462>
 8008576:	4693      	mov	fp, r2
 8008578:	3301      	adds	r3, #1
 800857a:	44ab      	add	fp, r5
 800857c:	2b07      	cmp	r3, #7
 800857e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008582:	9322      	str	r3, [sp, #136]	; 0x88
 8008584:	6027      	str	r7, [r4, #0]
 8008586:	6065      	str	r5, [r4, #4]
 8008588:	dd09      	ble.n	800859e <_vfprintf_r+0x4b6>
 800858a:	4640      	mov	r0, r8
 800858c:	4649      	mov	r1, r9
 800858e:	aa21      	add	r2, sp, #132	; 0x84
 8008590:	f003 fa40 	bl	800ba14 <__sprint_r>
 8008594:	2800      	cmp	r0, #0
 8008596:	f47f aea7 	bne.w	80082e8 <_vfprintf_r+0x200>
 800859a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800859e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085a0:	9a07      	ldr	r2, [sp, #28]
 80085a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80085a4:	428a      	cmp	r2, r1
 80085a6:	bfac      	ite	ge
 80085a8:	189b      	addge	r3, r3, r2
 80085aa:	185b      	addlt	r3, r3, r1
 80085ac:	9309      	str	r3, [sp, #36]	; 0x24
 80085ae:	f1bb 0f00 	cmp.w	fp, #0
 80085b2:	f040 82d8 	bne.w	8008b66 <_vfprintf_r+0xa7e>
 80085b6:	2300      	movs	r3, #0
 80085b8:	9322      	str	r3, [sp, #136]	; 0x88
 80085ba:	ac2e      	add	r4, sp, #184	; 0xb8
 80085bc:	e5d5      	b.n	800816a <_vfprintf_r+0x82>
 80085be:	4619      	mov	r1, r3
 80085c0:	9806      	ldr	r0, [sp, #24]
 80085c2:	781d      	ldrb	r5, [r3, #0]
 80085c4:	f040 0004 	orr.w	r0, r0, #4
 80085c8:	9006      	str	r0, [sp, #24]
 80085ca:	e5fe      	b.n	80081ca <_vfprintf_r+0xe2>
 80085cc:	9308      	str	r3, [sp, #32]
 80085ce:	9b06      	ldr	r3, [sp, #24]
 80085d0:	f013 0320 	ands.w	r3, r3, #32
 80085d4:	46b2      	mov	sl, r6
 80085d6:	f000 816d 	beq.w	80088b4 <_vfprintf_r+0x7cc>
 80085da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80085dc:	3707      	adds	r7, #7
 80085de:	f027 0307 	bic.w	r3, r7, #7
 80085e2:	f103 0208 	add.w	r2, r3, #8
 80085e6:	e9d3 6700 	ldrd	r6, r7, [r3]
 80085ea:	920c      	str	r2, [sp, #48]	; 0x30
 80085ec:	2300      	movs	r3, #0
 80085ee:	e699      	b.n	8008324 <_vfprintf_r+0x23c>
 80085f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085f2:	9308      	str	r3, [sp, #32]
 80085f4:	6813      	ldr	r3, [r2, #0]
 80085f6:	930e      	str	r3, [sp, #56]	; 0x38
 80085f8:	f04f 0b00 	mov.w	fp, #0
 80085fc:	f88d b067 	strb.w	fp, [sp, #103]	; 0x67
 8008600:	1d17      	adds	r7, r2, #4
 8008602:	2b00      	cmp	r3, #0
 8008604:	f000 864f 	beq.w	80092a6 <_vfprintf_r+0x11be>
 8008608:	2e00      	cmp	r6, #0
 800860a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800860c:	f2c0 8601 	blt.w	8009212 <_vfprintf_r+0x112a>
 8008610:	4659      	mov	r1, fp
 8008612:	4632      	mov	r2, r6
 8008614:	f002 fd84 	bl	800b120 <memchr>
 8008618:	2800      	cmp	r0, #0
 800861a:	f000 8680 	beq.w	800931e <_vfprintf_r+0x1236>
 800861e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008620:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 8008624:	1ac3      	subs	r3, r0, r3
 8008626:	930b      	str	r3, [sp, #44]	; 0x2c
 8008628:	970c      	str	r7, [sp, #48]	; 0x30
 800862a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800862e:	9307      	str	r3, [sp, #28]
 8008630:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
 8008634:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8008638:	e6ae      	b.n	8008398 <_vfprintf_r+0x2b0>
 800863a:	9308      	str	r3, [sp, #32]
 800863c:	4b1b      	ldr	r3, [pc, #108]	; (80086ac <_vfprintf_r+0x5c4>)
 800863e:	9314      	str	r3, [sp, #80]	; 0x50
 8008640:	9b06      	ldr	r3, [sp, #24]
 8008642:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008646:	0699      	lsls	r1, r3, #26
 8008648:	46b2      	mov	sl, r6
 800864a:	f140 814f 	bpl.w	80088ec <_vfprintf_r+0x804>
 800864e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8008650:	3707      	adds	r7, #7
 8008652:	f027 0307 	bic.w	r3, r7, #7
 8008656:	e9d3 6700 	ldrd	r6, r7, [r3]
 800865a:	f103 0208 	add.w	r2, r3, #8
 800865e:	920c      	str	r2, [sp, #48]	; 0x30
 8008660:	9b06      	ldr	r3, [sp, #24]
 8008662:	07db      	lsls	r3, r3, #31
 8008664:	f140 82de 	bpl.w	8008c24 <_vfprintf_r+0xb3c>
 8008668:	ea56 0307 	orrs.w	r3, r6, r7
 800866c:	f000 82da 	beq.w	8008c24 <_vfprintf_r+0xb3c>
 8008670:	9a06      	ldr	r2, [sp, #24]
 8008672:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 8008676:	2330      	movs	r3, #48	; 0x30
 8008678:	f042 0202 	orr.w	r2, r2, #2
 800867c:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8008680:	9206      	str	r2, [sp, #24]
 8008682:	2302      	movs	r3, #2
 8008684:	e64e      	b.n	8008324 <_vfprintf_r+0x23c>
 8008686:	781d      	ldrb	r5, [r3, #0]
 8008688:	4619      	mov	r1, r3
 800868a:	2a00      	cmp	r2, #0
 800868c:	f47f ad9d 	bne.w	80081ca <_vfprintf_r+0xe2>
 8008690:	2220      	movs	r2, #32
 8008692:	e59a      	b.n	80081ca <_vfprintf_r+0xe2>
 8008694:	9906      	ldr	r1, [sp, #24]
 8008696:	f041 0120 	orr.w	r1, r1, #32
 800869a:	9106      	str	r1, [sp, #24]
 800869c:	781d      	ldrb	r5, [r3, #0]
 800869e:	4619      	mov	r1, r3
 80086a0:	e593      	b.n	80081ca <_vfprintf_r+0xe2>
 80086a2:	bf00      	nop
 80086a4:	0800c6ec 	.word	0x0800c6ec
 80086a8:	0800c698 	.word	0x0800c698
 80086ac:	0800c6cc 	.word	0x0800c6cc
 80086b0:	9308      	str	r3, [sp, #32]
 80086b2:	9b06      	ldr	r3, [sp, #24]
 80086b4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80086b8:	f043 0310 	orr.w	r3, r3, #16
 80086bc:	9306      	str	r3, [sp, #24]
 80086be:	9b06      	ldr	r3, [sp, #24]
 80086c0:	0699      	lsls	r1, r3, #26
 80086c2:	46b2      	mov	sl, r6
 80086c4:	f140 809c 	bpl.w	8008800 <_vfprintf_r+0x718>
 80086c8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80086ca:	3707      	adds	r7, #7
 80086cc:	f027 0707 	bic.w	r7, r7, #7
 80086d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086d4:	f107 0108 	add.w	r1, r7, #8
 80086d8:	910c      	str	r1, [sp, #48]	; 0x30
 80086da:	4616      	mov	r6, r2
 80086dc:	461f      	mov	r7, r3
 80086de:	2a00      	cmp	r2, #0
 80086e0:	f173 0300 	sbcs.w	r3, r3, #0
 80086e4:	f2c0 8415 	blt.w	8008f12 <_vfprintf_r+0xe2a>
 80086e8:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 80086ec:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 80086f0:	2301      	movs	r3, #1
 80086f2:	e61d      	b.n	8008330 <_vfprintf_r+0x248>
 80086f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80086f6:	9308      	str	r3, [sp, #32]
 80086f8:	3707      	adds	r7, #7
 80086fa:	f027 0307 	bic.w	r3, r7, #7
 80086fe:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008702:	f103 0208 	add.w	r2, r3, #8
 8008706:	920c      	str	r2, [sp, #48]	; 0x30
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	9212      	str	r2, [sp, #72]	; 0x48
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	9313      	str	r3, [sp, #76]	; 0x4c
 8008710:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008712:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008714:	f003 f894 	bl	800b840 <__fpclassifyd>
 8008718:	2801      	cmp	r0, #1
 800871a:	46b3      	mov	fp, r6
 800871c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800871e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008720:	f040 8406 	bne.w	8008f30 <_vfprintf_r+0xe48>
 8008724:	2200      	movs	r2, #0
 8008726:	2300      	movs	r3, #0
 8008728:	f7ff f9ac 	bl	8007a84 <__aeabi_dcmplt>
 800872c:	2800      	cmp	r0, #0
 800872e:	f040 85ee 	bne.w	800930e <_vfprintf_r+0x1226>
 8008732:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8008736:	9e06      	ldr	r6, [sp, #24]
 8008738:	4a99      	ldr	r2, [pc, #612]	; (80089a0 <_vfprintf_r+0x8b8>)
 800873a:	4b9a      	ldr	r3, [pc, #616]	; (80089a4 <_vfprintf_r+0x8bc>)
 800873c:	2103      	movs	r1, #3
 800873e:	2000      	movs	r0, #0
 8008740:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8008744:	2d47      	cmp	r5, #71	; 0x47
 8008746:	bfd8      	it	le
 8008748:	461a      	movle	r2, r3
 800874a:	9107      	str	r1, [sp, #28]
 800874c:	900f      	str	r0, [sp, #60]	; 0x3c
 800874e:	9606      	str	r6, [sp, #24]
 8008750:	920e      	str	r2, [sp, #56]	; 0x38
 8008752:	910b      	str	r1, [sp, #44]	; 0x2c
 8008754:	9010      	str	r0, [sp, #64]	; 0x40
 8008756:	e61f      	b.n	8008398 <_vfprintf_r+0x2b0>
 8008758:	9906      	ldr	r1, [sp, #24]
 800875a:	f041 0108 	orr.w	r1, r1, #8
 800875e:	9106      	str	r1, [sp, #24]
 8008760:	781d      	ldrb	r5, [r3, #0]
 8008762:	4619      	mov	r1, r3
 8008764:	e531      	b.n	80081ca <_vfprintf_r+0xe2>
 8008766:	781d      	ldrb	r5, [r3, #0]
 8008768:	4619      	mov	r1, r3
 800876a:	222b      	movs	r2, #43	; 0x2b
 800876c:	e52d      	b.n	80081ca <_vfprintf_r+0xe2>
 800876e:	9906      	ldr	r1, [sp, #24]
 8008770:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8008774:	9106      	str	r1, [sp, #24]
 8008776:	781d      	ldrb	r5, [r3, #0]
 8008778:	4619      	mov	r1, r3
 800877a:	e526      	b.n	80081ca <_vfprintf_r+0xe2>
 800877c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8008780:	2100      	movs	r1, #0
 8008782:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008786:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800878a:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 800878e:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8008792:	2809      	cmp	r0, #9
 8008794:	d9f5      	bls.n	8008782 <_vfprintf_r+0x69a>
 8008796:	910a      	str	r1, [sp, #40]	; 0x28
 8008798:	e518      	b.n	80081cc <_vfprintf_r+0xe4>
 800879a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800879c:	9308      	str	r3, [sp, #32]
 800879e:	2330      	movs	r3, #48	; 0x30
 80087a0:	9a06      	ldr	r2, [sp, #24]
 80087a2:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80087a6:	460b      	mov	r3, r1
 80087a8:	3304      	adds	r3, #4
 80087aa:	2578      	movs	r5, #120	; 0x78
 80087ac:	f042 0202 	orr.w	r2, r2, #2
 80087b0:	930c      	str	r3, [sp, #48]	; 0x30
 80087b2:	4b7d      	ldr	r3, [pc, #500]	; (80089a8 <_vfprintf_r+0x8c0>)
 80087b4:	9314      	str	r3, [sp, #80]	; 0x50
 80087b6:	46b2      	mov	sl, r6
 80087b8:	9206      	str	r2, [sp, #24]
 80087ba:	680e      	ldr	r6, [r1, #0]
 80087bc:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 80087c0:	2700      	movs	r7, #0
 80087c2:	2302      	movs	r3, #2
 80087c4:	e5ae      	b.n	8008324 <_vfprintf_r+0x23c>
 80087c6:	9906      	ldr	r1, [sp, #24]
 80087c8:	f041 0101 	orr.w	r1, r1, #1
 80087cc:	9106      	str	r1, [sp, #24]
 80087ce:	781d      	ldrb	r5, [r3, #0]
 80087d0:	4619      	mov	r1, r3
 80087d2:	e4fa      	b.n	80081ca <_vfprintf_r+0xe2>
 80087d4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80087d6:	6829      	ldr	r1, [r5, #0]
 80087d8:	910a      	str	r1, [sp, #40]	; 0x28
 80087da:	4608      	mov	r0, r1
 80087dc:	2800      	cmp	r0, #0
 80087de:	4629      	mov	r1, r5
 80087e0:	f101 0104 	add.w	r1, r1, #4
 80087e4:	f2c0 84e3 	blt.w	80091ae <_vfprintf_r+0x10c6>
 80087e8:	910c      	str	r1, [sp, #48]	; 0x30
 80087ea:	781d      	ldrb	r5, [r3, #0]
 80087ec:	4619      	mov	r1, r3
 80087ee:	e4ec      	b.n	80081ca <_vfprintf_r+0xe2>
 80087f0:	9308      	str	r3, [sp, #32]
 80087f2:	9b06      	ldr	r3, [sp, #24]
 80087f4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80087f8:	0699      	lsls	r1, r3, #26
 80087fa:	46b2      	mov	sl, r6
 80087fc:	f53f af64 	bmi.w	80086c8 <_vfprintf_r+0x5e0>
 8008800:	9b06      	ldr	r3, [sp, #24]
 8008802:	06da      	lsls	r2, r3, #27
 8008804:	f100 8292 	bmi.w	8008d2c <_vfprintf_r+0xc44>
 8008808:	9b06      	ldr	r3, [sp, #24]
 800880a:	065b      	lsls	r3, r3, #25
 800880c:	f140 828e 	bpl.w	8008d2c <_vfprintf_r+0xc44>
 8008810:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008812:	f9b1 6000 	ldrsh.w	r6, [r1]
 8008816:	3104      	adds	r1, #4
 8008818:	17f7      	asrs	r7, r6, #31
 800881a:	4632      	mov	r2, r6
 800881c:	463b      	mov	r3, r7
 800881e:	910c      	str	r1, [sp, #48]	; 0x30
 8008820:	e75d      	b.n	80086de <_vfprintf_r+0x5f6>
 8008822:	9906      	ldr	r1, [sp, #24]
 8008824:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008828:	9106      	str	r1, [sp, #24]
 800882a:	781d      	ldrb	r5, [r3, #0]
 800882c:	4619      	mov	r1, r3
 800882e:	e4cc      	b.n	80081ca <_vfprintf_r+0xe2>
 8008830:	781d      	ldrb	r5, [r3, #0]
 8008832:	9906      	ldr	r1, [sp, #24]
 8008834:	2d6c      	cmp	r5, #108	; 0x6c
 8008836:	f000 84b3 	beq.w	80091a0 <_vfprintf_r+0x10b8>
 800883a:	f041 0110 	orr.w	r1, r1, #16
 800883e:	9106      	str	r1, [sp, #24]
 8008840:	4619      	mov	r1, r3
 8008842:	e4c2      	b.n	80081ca <_vfprintf_r+0xe2>
 8008844:	9308      	str	r3, [sp, #32]
 8008846:	9b06      	ldr	r3, [sp, #24]
 8008848:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800884c:	069a      	lsls	r2, r3, #26
 800884e:	f140 8400 	bpl.w	8009052 <_vfprintf_r+0xf6a>
 8008852:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008854:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008856:	6813      	ldr	r3, [r2, #0]
 8008858:	17cf      	asrs	r7, r1, #31
 800885a:	4608      	mov	r0, r1
 800885c:	3204      	adds	r2, #4
 800885e:	4639      	mov	r1, r7
 8008860:	920c      	str	r2, [sp, #48]	; 0x30
 8008862:	e9c3 0100 	strd	r0, r1, [r3]
 8008866:	e480      	b.n	800816a <_vfprintf_r+0x82>
 8008868:	781d      	ldrb	r5, [r3, #0]
 800886a:	2d2a      	cmp	r5, #42	; 0x2a
 800886c:	f103 0101 	add.w	r1, r3, #1
 8008870:	f000 860e 	beq.w	8009490 <_vfprintf_r+0x13a8>
 8008874:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8008878:	2809      	cmp	r0, #9
 800887a:	460b      	mov	r3, r1
 800887c:	f04f 0600 	mov.w	r6, #0
 8008880:	f63f aca4 	bhi.w	80081cc <_vfprintf_r+0xe4>
 8008884:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008888:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800888c:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 8008890:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8008894:	2809      	cmp	r0, #9
 8008896:	d9f5      	bls.n	8008884 <_vfprintf_r+0x79c>
 8008898:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800889c:	e496      	b.n	80081cc <_vfprintf_r+0xe4>
 800889e:	9308      	str	r3, [sp, #32]
 80088a0:	9b06      	ldr	r3, [sp, #24]
 80088a2:	f043 0310 	orr.w	r3, r3, #16
 80088a6:	9306      	str	r3, [sp, #24]
 80088a8:	9b06      	ldr	r3, [sp, #24]
 80088aa:	f013 0320 	ands.w	r3, r3, #32
 80088ae:	46b2      	mov	sl, r6
 80088b0:	f47f ae93 	bne.w	80085da <_vfprintf_r+0x4f2>
 80088b4:	9a06      	ldr	r2, [sp, #24]
 80088b6:	f012 0210 	ands.w	r2, r2, #16
 80088ba:	f040 8240 	bne.w	8008d3e <_vfprintf_r+0xc56>
 80088be:	9b06      	ldr	r3, [sp, #24]
 80088c0:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80088c4:	f000 823b 	beq.w	8008d3e <_vfprintf_r+0xc56>
 80088c8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088ca:	4613      	mov	r3, r2
 80088cc:	460a      	mov	r2, r1
 80088ce:	3204      	adds	r2, #4
 80088d0:	880e      	ldrh	r6, [r1, #0]
 80088d2:	920c      	str	r2, [sp, #48]	; 0x30
 80088d4:	2700      	movs	r7, #0
 80088d6:	e525      	b.n	8008324 <_vfprintf_r+0x23c>
 80088d8:	9308      	str	r3, [sp, #32]
 80088da:	4b34      	ldr	r3, [pc, #208]	; (80089ac <_vfprintf_r+0x8c4>)
 80088dc:	9314      	str	r3, [sp, #80]	; 0x50
 80088de:	9b06      	ldr	r3, [sp, #24]
 80088e0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80088e4:	0699      	lsls	r1, r3, #26
 80088e6:	46b2      	mov	sl, r6
 80088e8:	f53f aeb1 	bmi.w	800864e <_vfprintf_r+0x566>
 80088ec:	9b06      	ldr	r3, [sp, #24]
 80088ee:	06da      	lsls	r2, r3, #27
 80088f0:	f140 83c6 	bpl.w	8009080 <_vfprintf_r+0xf98>
 80088f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80088f6:	4613      	mov	r3, r2
 80088f8:	3304      	adds	r3, #4
 80088fa:	6816      	ldr	r6, [r2, #0]
 80088fc:	930c      	str	r3, [sp, #48]	; 0x30
 80088fe:	2700      	movs	r7, #0
 8008900:	e6ae      	b.n	8008660 <_vfprintf_r+0x578>
 8008902:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008904:	9308      	str	r3, [sp, #32]
 8008906:	680a      	ldr	r2, [r1, #0]
 8008908:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 800890c:	2300      	movs	r3, #0
 800890e:	2201      	movs	r2, #1
 8008910:	3104      	adds	r1, #4
 8008912:	469c      	mov	ip, r3
 8008914:	9207      	str	r2, [sp, #28]
 8008916:	910c      	str	r1, [sp, #48]	; 0x30
 8008918:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800891c:	ab24      	add	r3, sp, #144	; 0x90
 800891e:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8008922:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
 8008926:	920b      	str	r2, [sp, #44]	; 0x2c
 8008928:	930e      	str	r3, [sp, #56]	; 0x38
 800892a:	e53b      	b.n	80083a4 <_vfprintf_r+0x2bc>
 800892c:	9308      	str	r3, [sp, #32]
 800892e:	9b06      	ldr	r3, [sp, #24]
 8008930:	f043 0310 	orr.w	r3, r3, #16
 8008934:	9306      	str	r3, [sp, #24]
 8008936:	9b06      	ldr	r3, [sp, #24]
 8008938:	46b2      	mov	sl, r6
 800893a:	069e      	lsls	r6, r3, #26
 800893c:	f53f ace8 	bmi.w	8008310 <_vfprintf_r+0x228>
 8008940:	9b06      	ldr	r3, [sp, #24]
 8008942:	06d8      	lsls	r0, r3, #27
 8008944:	f140 8377 	bpl.w	8009036 <_vfprintf_r+0xf4e>
 8008948:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800894a:	4613      	mov	r3, r2
 800894c:	3204      	adds	r2, #4
 800894e:	681e      	ldr	r6, [r3, #0]
 8008950:	920c      	str	r2, [sp, #48]	; 0x30
 8008952:	2301      	movs	r3, #1
 8008954:	2700      	movs	r7, #0
 8008956:	e4e5      	b.n	8008324 <_vfprintf_r+0x23c>
 8008958:	9308      	str	r3, [sp, #32]
 800895a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800895e:	2d00      	cmp	r5, #0
 8008960:	f43f acbb 	beq.w	80082da <_vfprintf_r+0x1f2>
 8008964:	2300      	movs	r3, #0
 8008966:	2201      	movs	r2, #1
 8008968:	469c      	mov	ip, r3
 800896a:	9207      	str	r2, [sp, #28]
 800896c:	f88d 5090 	strb.w	r5, [sp, #144]	; 0x90
 8008970:	e7d2      	b.n	8008918 <_vfprintf_r+0x830>
 8008972:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008976:	e561      	b.n	800843c <_vfprintf_r+0x354>
 8008978:	2b01      	cmp	r3, #1
 800897a:	f47f aceb 	bne.w	8008354 <_vfprintf_r+0x26c>
 800897e:	2f00      	cmp	r7, #0
 8008980:	bf08      	it	eq
 8008982:	2e0a      	cmpeq	r6, #10
 8008984:	f080 81ef 	bcs.w	8008d66 <_vfprintf_r+0xc7e>
 8008988:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 800898c:	3630      	adds	r6, #48	; 0x30
 800898e:	f80b 6d41 	strb.w	r6, [fp, #-65]!
 8008992:	ab2e      	add	r3, sp, #184	; 0xb8
 8008994:	ebcb 0303 	rsb	r3, fp, r3
 8008998:	930b      	str	r3, [sp, #44]	; 0x2c
 800899a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800899e:	e4f3      	b.n	8008388 <_vfprintf_r+0x2a0>
 80089a0:	0800c6ac 	.word	0x0800c6ac
 80089a4:	0800c6a8 	.word	0x0800c6a8
 80089a8:	0800c6cc 	.word	0x0800c6cc
 80089ac:	0800c6b8 	.word	0x0800c6b8
 80089b0:	2d65      	cmp	r5, #101	; 0x65
 80089b2:	f340 808a 	ble.w	8008aca <_vfprintf_r+0x9e2>
 80089b6:	9812      	ldr	r0, [sp, #72]	; 0x48
 80089b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80089ba:	2200      	movs	r2, #0
 80089bc:	2300      	movs	r3, #0
 80089be:	f7ff f857 	bl	8007a70 <__aeabi_dcmpeq>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	f000 8131 	beq.w	8008c2a <_vfprintf_r+0xb42>
 80089c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089ca:	4aba      	ldr	r2, [pc, #744]	; (8008cb4 <_vfprintf_r+0xbcc>)
 80089cc:	6022      	str	r2, [r4, #0]
 80089ce:	3301      	adds	r3, #1
 80089d0:	f10b 0b01 	add.w	fp, fp, #1
 80089d4:	2201      	movs	r2, #1
 80089d6:	2b07      	cmp	r3, #7
 80089d8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80089dc:	9322      	str	r3, [sp, #136]	; 0x88
 80089de:	6062      	str	r2, [r4, #4]
 80089e0:	f300 8367 	bgt.w	80090b2 <_vfprintf_r+0xfca>
 80089e4:	3408      	adds	r4, #8
 80089e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80089e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80089ea:	4293      	cmp	r3, r2
 80089ec:	db03      	blt.n	80089f6 <_vfprintf_r+0x90e>
 80089ee:	9b06      	ldr	r3, [sp, #24]
 80089f0:	07df      	lsls	r7, r3, #31
 80089f2:	f57f ad96 	bpl.w	8008522 <_vfprintf_r+0x43a>
 80089f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089f8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80089fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80089fc:	6022      	str	r2, [r4, #0]
 80089fe:	3301      	adds	r3, #1
 8008a00:	448b      	add	fp, r1
 8008a02:	2b07      	cmp	r3, #7
 8008a04:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008a08:	6061      	str	r1, [r4, #4]
 8008a0a:	9322      	str	r3, [sp, #136]	; 0x88
 8008a0c:	f300 83d6 	bgt.w	80091bc <_vfprintf_r+0x10d4>
 8008a10:	3408      	adds	r4, #8
 8008a12:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a14:	1e5d      	subs	r5, r3, #1
 8008a16:	2d00      	cmp	r5, #0
 8008a18:	f77f ad83 	ble.w	8008522 <_vfprintf_r+0x43a>
 8008a1c:	2d10      	cmp	r5, #16
 8008a1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a20:	4fa5      	ldr	r7, [pc, #660]	; (8008cb8 <_vfprintf_r+0xbd0>)
 8008a22:	f340 8195 	ble.w	8008d50 <_vfprintf_r+0xc68>
 8008a26:	2610      	movs	r6, #16
 8008a28:	465a      	mov	r2, fp
 8008a2a:	e004      	b.n	8008a36 <_vfprintf_r+0x94e>
 8008a2c:	3408      	adds	r4, #8
 8008a2e:	3d10      	subs	r5, #16
 8008a30:	2d10      	cmp	r5, #16
 8008a32:	f340 818c 	ble.w	8008d4e <_vfprintf_r+0xc66>
 8008a36:	3301      	adds	r3, #1
 8008a38:	3210      	adds	r2, #16
 8008a3a:	2b07      	cmp	r3, #7
 8008a3c:	9223      	str	r2, [sp, #140]	; 0x8c
 8008a3e:	9322      	str	r3, [sp, #136]	; 0x88
 8008a40:	6027      	str	r7, [r4, #0]
 8008a42:	6066      	str	r6, [r4, #4]
 8008a44:	ddf2      	ble.n	8008a2c <_vfprintf_r+0x944>
 8008a46:	4640      	mov	r0, r8
 8008a48:	4649      	mov	r1, r9
 8008a4a:	aa21      	add	r2, sp, #132	; 0x84
 8008a4c:	f002 ffe2 	bl	800ba14 <__sprint_r>
 8008a50:	2800      	cmp	r0, #0
 8008a52:	f47f ac49 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008a56:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008a58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a5a:	ac2e      	add	r4, sp, #184	; 0xb8
 8008a5c:	e7e7      	b.n	8008a2e <_vfprintf_r+0x946>
 8008a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a60:	9a07      	ldr	r2, [sp, #28]
 8008a62:	1a9e      	subs	r6, r3, r2
 8008a64:	2e00      	cmp	r6, #0
 8008a66:	f77f ad10 	ble.w	800848a <_vfprintf_r+0x3a2>
 8008a6a:	2e10      	cmp	r6, #16
 8008a6c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008a6e:	4f92      	ldr	r7, [pc, #584]	; (8008cb8 <_vfprintf_r+0xbd0>)
 8008a70:	dd1f      	ble.n	8008ab2 <_vfprintf_r+0x9ca>
 8008a72:	f04f 0a10 	mov.w	sl, #16
 8008a76:	465b      	mov	r3, fp
 8008a78:	e004      	b.n	8008a84 <_vfprintf_r+0x99c>
 8008a7a:	3e10      	subs	r6, #16
 8008a7c:	2e10      	cmp	r6, #16
 8008a7e:	f104 0408 	add.w	r4, r4, #8
 8008a82:	dd15      	ble.n	8008ab0 <_vfprintf_r+0x9c8>
 8008a84:	3201      	adds	r2, #1
 8008a86:	3310      	adds	r3, #16
 8008a88:	2a07      	cmp	r2, #7
 8008a8a:	9323      	str	r3, [sp, #140]	; 0x8c
 8008a8c:	9222      	str	r2, [sp, #136]	; 0x88
 8008a8e:	e884 0480 	stmia.w	r4, {r7, sl}
 8008a92:	ddf2      	ble.n	8008a7a <_vfprintf_r+0x992>
 8008a94:	4640      	mov	r0, r8
 8008a96:	4649      	mov	r1, r9
 8008a98:	aa21      	add	r2, sp, #132	; 0x84
 8008a9a:	f002 ffbb 	bl	800ba14 <__sprint_r>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	f47f ac22 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008aa4:	3e10      	subs	r6, #16
 8008aa6:	2e10      	cmp	r6, #16
 8008aa8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008aaa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008aac:	ac2e      	add	r4, sp, #184	; 0xb8
 8008aae:	dce9      	bgt.n	8008a84 <_vfprintf_r+0x99c>
 8008ab0:	469b      	mov	fp, r3
 8008ab2:	3201      	adds	r2, #1
 8008ab4:	44b3      	add	fp, r6
 8008ab6:	2a07      	cmp	r2, #7
 8008ab8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008abc:	9222      	str	r2, [sp, #136]	; 0x88
 8008abe:	6027      	str	r7, [r4, #0]
 8008ac0:	6066      	str	r6, [r4, #4]
 8008ac2:	f300 8219 	bgt.w	8008ef8 <_vfprintf_r+0xe10>
 8008ac6:	3408      	adds	r4, #8
 8008ac8:	e4df      	b.n	800848a <_vfprintf_r+0x3a2>
 8008aca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008acc:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	f340 81d4 	ble.w	8008e7c <_vfprintf_r+0xd94>
 8008ad4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ad6:	6023      	str	r3, [r4, #0]
 8008ad8:	3501      	adds	r5, #1
 8008ada:	f10b 0601 	add.w	r6, fp, #1
 8008ade:	2301      	movs	r3, #1
 8008ae0:	2d07      	cmp	r5, #7
 8008ae2:	9623      	str	r6, [sp, #140]	; 0x8c
 8008ae4:	9522      	str	r5, [sp, #136]	; 0x88
 8008ae6:	6063      	str	r3, [r4, #4]
 8008ae8:	f300 81e4 	bgt.w	8008eb4 <_vfprintf_r+0xdcc>
 8008aec:	3408      	adds	r4, #8
 8008aee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008af0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008af2:	6023      	str	r3, [r4, #0]
 8008af4:	3501      	adds	r5, #1
 8008af6:	4416      	add	r6, r2
 8008af8:	2d07      	cmp	r5, #7
 8008afa:	9623      	str	r6, [sp, #140]	; 0x8c
 8008afc:	9522      	str	r5, [sp, #136]	; 0x88
 8008afe:	6062      	str	r2, [r4, #4]
 8008b00:	f300 81e4 	bgt.w	8008ecc <_vfprintf_r+0xde4>
 8008b04:	3408      	adds	r4, #8
 8008b06:	2300      	movs	r3, #0
 8008b08:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008b0a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f7fe ffaf 	bl	8007a70 <__aeabi_dcmpeq>
 8008b12:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b14:	2800      	cmp	r0, #0
 8008b16:	f040 80e0 	bne.w	8008cda <_vfprintf_r+0xbf2>
 8008b1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b1c:	3b01      	subs	r3, #1
 8008b1e:	3501      	adds	r5, #1
 8008b20:	3201      	adds	r2, #1
 8008b22:	441e      	add	r6, r3
 8008b24:	2d07      	cmp	r5, #7
 8008b26:	9522      	str	r5, [sp, #136]	; 0x88
 8008b28:	9623      	str	r6, [sp, #140]	; 0x8c
 8008b2a:	6022      	str	r2, [r4, #0]
 8008b2c:	6063      	str	r3, [r4, #4]
 8008b2e:	f300 81b5 	bgt.w	8008e9c <_vfprintf_r+0xdb4>
 8008b32:	3408      	adds	r4, #8
 8008b34:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008b36:	6062      	str	r2, [r4, #4]
 8008b38:	3501      	adds	r5, #1
 8008b3a:	eb06 0b02 	add.w	fp, r6, r2
 8008b3e:	ab1d      	add	r3, sp, #116	; 0x74
 8008b40:	2d07      	cmp	r5, #7
 8008b42:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008b46:	9522      	str	r5, [sp, #136]	; 0x88
 8008b48:	6023      	str	r3, [r4, #0]
 8008b4a:	f77f ace9 	ble.w	8008520 <_vfprintf_r+0x438>
 8008b4e:	4640      	mov	r0, r8
 8008b50:	4649      	mov	r1, r9
 8008b52:	aa21      	add	r2, sp, #132	; 0x84
 8008b54:	f002 ff5e 	bl	800ba14 <__sprint_r>
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	f47f abc5 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008b5e:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008b62:	ac2e      	add	r4, sp, #184	; 0xb8
 8008b64:	e4dd      	b.n	8008522 <_vfprintf_r+0x43a>
 8008b66:	4640      	mov	r0, r8
 8008b68:	4649      	mov	r1, r9
 8008b6a:	aa21      	add	r2, sp, #132	; 0x84
 8008b6c:	f002 ff52 	bl	800ba14 <__sprint_r>
 8008b70:	2800      	cmp	r0, #0
 8008b72:	f43f ad20 	beq.w	80085b6 <_vfprintf_r+0x4ce>
 8008b76:	f7ff bbb7 	b.w	80082e8 <_vfprintf_r+0x200>
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d133      	bne.n	8008be6 <_vfprintf_r+0xafe>
 8008b7e:	9b06      	ldr	r3, [sp, #24]
 8008b80:	07da      	lsls	r2, r3, #31
 8008b82:	d530      	bpl.n	8008be6 <_vfprintf_r+0xafe>
 8008b84:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 8008b88:	2330      	movs	r3, #48	; 0x30
 8008b8a:	f80b 3d41 	strb.w	r3, [fp, #-65]!
 8008b8e:	ab2e      	add	r3, sp, #184	; 0xb8
 8008b90:	ebcb 0303 	rsb	r3, fp, r3
 8008b94:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b96:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8008b9a:	f7ff bbf5 	b.w	8008388 <_vfprintf_r+0x2a0>
 8008b9e:	4640      	mov	r0, r8
 8008ba0:	4649      	mov	r1, r9
 8008ba2:	aa21      	add	r2, sp, #132	; 0x84
 8008ba4:	f002 ff36 	bl	800ba14 <__sprint_r>
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	f47f ab9d 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008bae:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008bb2:	ac2e      	add	r4, sp, #184	; 0xb8
 8008bb4:	e4a3      	b.n	80084fe <_vfprintf_r+0x416>
 8008bb6:	4640      	mov	r0, r8
 8008bb8:	4649      	mov	r1, r9
 8008bba:	aa21      	add	r2, sp, #132	; 0x84
 8008bbc:	f002 ff2a 	bl	800ba14 <__sprint_r>
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	f47f ab91 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008bc6:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008bca:	ac2e      	add	r4, sp, #184	; 0xb8
 8008bcc:	e45a      	b.n	8008484 <_vfprintf_r+0x39c>
 8008bce:	4640      	mov	r0, r8
 8008bd0:	4649      	mov	r1, r9
 8008bd2:	aa21      	add	r2, sp, #132	; 0x84
 8008bd4:	f002 ff1e 	bl	800ba14 <__sprint_r>
 8008bd8:	2800      	cmp	r0, #0
 8008bda:	f47f ab85 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008bde:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008be2:	ac2e      	add	r4, sp, #184	; 0xb8
 8008be4:	e43d      	b.n	8008462 <_vfprintf_r+0x37a>
 8008be6:	ab2e      	add	r3, sp, #184	; 0xb8
 8008be8:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8008bec:	930e      	str	r3, [sp, #56]	; 0x38
 8008bee:	f7ff bbcb 	b.w	8008388 <_vfprintf_r+0x2a0>
 8008bf2:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008bf4:	f10d 0bb8 	add.w	fp, sp, #184	; 0xb8
 8008bf8:	0933      	lsrs	r3, r6, #4
 8008bfa:	f006 010f 	and.w	r1, r6, #15
 8008bfe:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008c02:	093a      	lsrs	r2, r7, #4
 8008c04:	461e      	mov	r6, r3
 8008c06:	4617      	mov	r7, r2
 8008c08:	5c43      	ldrb	r3, [r0, r1]
 8008c0a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8008c0e:	ea56 0307 	orrs.w	r3, r6, r7
 8008c12:	d1f1      	bne.n	8008bf8 <_vfprintf_r+0xb10>
 8008c14:	465a      	mov	r2, fp
 8008c16:	ab2e      	add	r3, sp, #184	; 0xb8
 8008c18:	1a9b      	subs	r3, r3, r2
 8008c1a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8008c1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c20:	f7ff bbb2 	b.w	8008388 <_vfprintf_r+0x2a0>
 8008c24:	2302      	movs	r3, #2
 8008c26:	f7ff bb7d 	b.w	8008324 <_vfprintf_r+0x23c>
 8008c2a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8008c2c:	2d00      	cmp	r5, #0
 8008c2e:	f340 824c 	ble.w	80090ca <_vfprintf_r+0xfe2>
 8008c32:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008c34:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008c36:	428a      	cmp	r2, r1
 8008c38:	4613      	mov	r3, r2
 8008c3a:	bfa8      	it	ge
 8008c3c:	460b      	movge	r3, r1
 8008c3e:	461d      	mov	r5, r3
 8008c40:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008c42:	2d00      	cmp	r5, #0
 8008c44:	eb01 0a02 	add.w	sl, r1, r2
 8008c48:	dd0b      	ble.n	8008c62 <_vfprintf_r+0xb7a>
 8008c4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c4c:	6021      	str	r1, [r4, #0]
 8008c4e:	3301      	adds	r3, #1
 8008c50:	44ab      	add	fp, r5
 8008c52:	2b07      	cmp	r3, #7
 8008c54:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008c58:	6065      	str	r5, [r4, #4]
 8008c5a:	9322      	str	r3, [sp, #136]	; 0x88
 8008c5c:	f300 8300 	bgt.w	8009260 <_vfprintf_r+0x1178>
 8008c60:	3408      	adds	r4, #8
 8008c62:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c64:	2d00      	cmp	r5, #0
 8008c66:	bfa8      	it	ge
 8008c68:	1b5b      	subge	r3, r3, r5
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	461d      	mov	r5, r3
 8008c6e:	f340 80af 	ble.w	8008dd0 <_vfprintf_r+0xce8>
 8008c72:	2d10      	cmp	r5, #16
 8008c74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c76:	4f10      	ldr	r7, [pc, #64]	; (8008cb8 <_vfprintf_r+0xbd0>)
 8008c78:	f340 820f 	ble.w	800909a <_vfprintf_r+0xfb2>
 8008c7c:	2610      	movs	r6, #16
 8008c7e:	465a      	mov	r2, fp
 8008c80:	e004      	b.n	8008c8c <_vfprintf_r+0xba4>
 8008c82:	3408      	adds	r4, #8
 8008c84:	3d10      	subs	r5, #16
 8008c86:	2d10      	cmp	r5, #16
 8008c88:	f340 8206 	ble.w	8009098 <_vfprintf_r+0xfb0>
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	3210      	adds	r2, #16
 8008c90:	2b07      	cmp	r3, #7
 8008c92:	9223      	str	r2, [sp, #140]	; 0x8c
 8008c94:	9322      	str	r3, [sp, #136]	; 0x88
 8008c96:	6027      	str	r7, [r4, #0]
 8008c98:	6066      	str	r6, [r4, #4]
 8008c9a:	ddf2      	ble.n	8008c82 <_vfprintf_r+0xb9a>
 8008c9c:	4640      	mov	r0, r8
 8008c9e:	4649      	mov	r1, r9
 8008ca0:	aa21      	add	r2, sp, #132	; 0x84
 8008ca2:	f002 feb7 	bl	800ba14 <__sprint_r>
 8008ca6:	2800      	cmp	r0, #0
 8008ca8:	f47f ab1e 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008cac:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008cae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cb0:	ac2e      	add	r4, sp, #184	; 0xb8
 8008cb2:	e7e7      	b.n	8008c84 <_vfprintf_r+0xb9c>
 8008cb4:	0800c6e8 	.word	0x0800c6e8
 8008cb8:	0800c698 	.word	0x0800c698
 8008cbc:	4640      	mov	r0, r8
 8008cbe:	4649      	mov	r1, r9
 8008cc0:	aa21      	add	r2, sp, #132	; 0x84
 8008cc2:	f002 fea7 	bl	800ba14 <__sprint_r>
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	f47f ab0e 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008ccc:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8008cd0:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008cd4:	ac2e      	add	r4, sp, #184	; 0xb8
 8008cd6:	f7ff bbb1 	b.w	800843c <_vfprintf_r+0x354>
 8008cda:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8008cde:	f1ba 0f00 	cmp.w	sl, #0
 8008ce2:	f77f af27 	ble.w	8008b34 <_vfprintf_r+0xa4c>
 8008ce6:	f1ba 0f10 	cmp.w	sl, #16
 8008cea:	4f90      	ldr	r7, [pc, #576]	; (8008f2c <_vfprintf_r+0xe44>)
 8008cec:	bfc8      	it	gt
 8008cee:	f04f 0b10 	movgt.w	fp, #16
 8008cf2:	dc07      	bgt.n	8008d04 <_vfprintf_r+0xc1c>
 8008cf4:	e0f6      	b.n	8008ee4 <_vfprintf_r+0xdfc>
 8008cf6:	3408      	adds	r4, #8
 8008cf8:	f1aa 0a10 	sub.w	sl, sl, #16
 8008cfc:	f1ba 0f10 	cmp.w	sl, #16
 8008d00:	f340 80f0 	ble.w	8008ee4 <_vfprintf_r+0xdfc>
 8008d04:	3501      	adds	r5, #1
 8008d06:	3610      	adds	r6, #16
 8008d08:	2d07      	cmp	r5, #7
 8008d0a:	9623      	str	r6, [sp, #140]	; 0x8c
 8008d0c:	9522      	str	r5, [sp, #136]	; 0x88
 8008d0e:	e884 0880 	stmia.w	r4, {r7, fp}
 8008d12:	ddf0      	ble.n	8008cf6 <_vfprintf_r+0xc0e>
 8008d14:	4640      	mov	r0, r8
 8008d16:	4649      	mov	r1, r9
 8008d18:	aa21      	add	r2, sp, #132	; 0x84
 8008d1a:	f002 fe7b 	bl	800ba14 <__sprint_r>
 8008d1e:	2800      	cmp	r0, #0
 8008d20:	f47f aae2 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008d24:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008d26:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8008d28:	ac2e      	add	r4, sp, #184	; 0xb8
 8008d2a:	e7e5      	b.n	8008cf8 <_vfprintf_r+0xc10>
 8008d2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d2e:	6816      	ldr	r6, [r2, #0]
 8008d30:	4613      	mov	r3, r2
 8008d32:	3304      	adds	r3, #4
 8008d34:	17f7      	asrs	r7, r6, #31
 8008d36:	930c      	str	r3, [sp, #48]	; 0x30
 8008d38:	4632      	mov	r2, r6
 8008d3a:	463b      	mov	r3, r7
 8008d3c:	e4cf      	b.n	80086de <_vfprintf_r+0x5f6>
 8008d3e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008d40:	460a      	mov	r2, r1
 8008d42:	3204      	adds	r2, #4
 8008d44:	680e      	ldr	r6, [r1, #0]
 8008d46:	920c      	str	r2, [sp, #48]	; 0x30
 8008d48:	2700      	movs	r7, #0
 8008d4a:	f7ff baeb 	b.w	8008324 <_vfprintf_r+0x23c>
 8008d4e:	4693      	mov	fp, r2
 8008d50:	3301      	adds	r3, #1
 8008d52:	44ab      	add	fp, r5
 8008d54:	2b07      	cmp	r3, #7
 8008d56:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008d5a:	9322      	str	r3, [sp, #136]	; 0x88
 8008d5c:	6027      	str	r7, [r4, #0]
 8008d5e:	6065      	str	r5, [r4, #4]
 8008d60:	f77f abde 	ble.w	8008520 <_vfprintf_r+0x438>
 8008d64:	e6f3      	b.n	8008b4e <_vfprintf_r+0xa66>
 8008d66:	f10d 0bb8 	add.w	fp, sp, #184	; 0xb8
 8008d6a:	f8cd c01c 	str.w	ip, [sp, #28]
 8008d6e:	4630      	mov	r0, r6
 8008d70:	4639      	mov	r1, r7
 8008d72:	220a      	movs	r2, #10
 8008d74:	2300      	movs	r3, #0
 8008d76:	f7fe fed5 	bl	8007b24 <__aeabi_uldivmod>
 8008d7a:	3230      	adds	r2, #48	; 0x30
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	4639      	mov	r1, r7
 8008d80:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8008d84:	2300      	movs	r3, #0
 8008d86:	220a      	movs	r2, #10
 8008d88:	f7fe fecc 	bl	8007b24 <__aeabi_uldivmod>
 8008d8c:	4606      	mov	r6, r0
 8008d8e:	460f      	mov	r7, r1
 8008d90:	ea56 0307 	orrs.w	r3, r6, r7
 8008d94:	d1eb      	bne.n	8008d6e <_vfprintf_r+0xc86>
 8008d96:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8008d9a:	e73b      	b.n	8008c14 <_vfprintf_r+0xb2c>
 8008d9c:	2b30      	cmp	r3, #48	; 0x30
 8008d9e:	f000 8219 	beq.w	80091d4 <_vfprintf_r+0x10ec>
 8008da2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008da4:	3b01      	subs	r3, #1
 8008da6:	461a      	mov	r2, r3
 8008da8:	a82e      	add	r0, sp, #184	; 0xb8
 8008daa:	930e      	str	r3, [sp, #56]	; 0x38
 8008dac:	1a82      	subs	r2, r0, r2
 8008dae:	2330      	movs	r3, #48	; 0x30
 8008db0:	920b      	str	r2, [sp, #44]	; 0x2c
 8008db2:	f801 3c01 	strb.w	r3, [r1, #-1]
 8008db6:	f7ff bae7 	b.w	8008388 <_vfprintf_r+0x2a0>
 8008dba:	4640      	mov	r0, r8
 8008dbc:	4649      	mov	r1, r9
 8008dbe:	aa21      	add	r2, sp, #132	; 0x84
 8008dc0:	f002 fe28 	bl	800ba14 <__sprint_r>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	f47f aa8f 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008dca:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008dce:	ac2e      	add	r4, sp, #184	; 0xb8
 8008dd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008dd2:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008dd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008dd6:	440a      	add	r2, r1
 8008dd8:	4616      	mov	r6, r2
 8008dda:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	db3e      	blt.n	8008e5e <_vfprintf_r+0xd76>
 8008de0:	9a06      	ldr	r2, [sp, #24]
 8008de2:	07d5      	lsls	r5, r2, #31
 8008de4:	d43b      	bmi.n	8008e5e <_vfprintf_r+0xd76>
 8008de6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008de8:	ebc6 050a 	rsb	r5, r6, sl
 8008dec:	1ad3      	subs	r3, r2, r3
 8008dee:	429d      	cmp	r5, r3
 8008df0:	bfa8      	it	ge
 8008df2:	461d      	movge	r5, r3
 8008df4:	2d00      	cmp	r5, #0
 8008df6:	462f      	mov	r7, r5
 8008df8:	dd0b      	ble.n	8008e12 <_vfprintf_r+0xd2a>
 8008dfa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008dfc:	6026      	str	r6, [r4, #0]
 8008dfe:	3201      	adds	r2, #1
 8008e00:	44ab      	add	fp, r5
 8008e02:	2a07      	cmp	r2, #7
 8008e04:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008e08:	6065      	str	r5, [r4, #4]
 8008e0a:	9222      	str	r2, [sp, #136]	; 0x88
 8008e0c:	f300 825e 	bgt.w	80092cc <_vfprintf_r+0x11e4>
 8008e10:	3408      	adds	r4, #8
 8008e12:	2f00      	cmp	r7, #0
 8008e14:	bfac      	ite	ge
 8008e16:	1bdd      	subge	r5, r3, r7
 8008e18:	461d      	movlt	r5, r3
 8008e1a:	2d00      	cmp	r5, #0
 8008e1c:	f77f ab81 	ble.w	8008522 <_vfprintf_r+0x43a>
 8008e20:	2d10      	cmp	r5, #16
 8008e22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e24:	4f41      	ldr	r7, [pc, #260]	; (8008f2c <_vfprintf_r+0xe44>)
 8008e26:	dd93      	ble.n	8008d50 <_vfprintf_r+0xc68>
 8008e28:	2610      	movs	r6, #16
 8008e2a:	465a      	mov	r2, fp
 8008e2c:	e003      	b.n	8008e36 <_vfprintf_r+0xd4e>
 8008e2e:	3408      	adds	r4, #8
 8008e30:	3d10      	subs	r5, #16
 8008e32:	2d10      	cmp	r5, #16
 8008e34:	dd8b      	ble.n	8008d4e <_vfprintf_r+0xc66>
 8008e36:	3301      	adds	r3, #1
 8008e38:	3210      	adds	r2, #16
 8008e3a:	2b07      	cmp	r3, #7
 8008e3c:	9223      	str	r2, [sp, #140]	; 0x8c
 8008e3e:	9322      	str	r3, [sp, #136]	; 0x88
 8008e40:	6027      	str	r7, [r4, #0]
 8008e42:	6066      	str	r6, [r4, #4]
 8008e44:	ddf3      	ble.n	8008e2e <_vfprintf_r+0xd46>
 8008e46:	4640      	mov	r0, r8
 8008e48:	4649      	mov	r1, r9
 8008e4a:	aa21      	add	r2, sp, #132	; 0x84
 8008e4c:	f002 fde2 	bl	800ba14 <__sprint_r>
 8008e50:	2800      	cmp	r0, #0
 8008e52:	f47f aa49 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008e56:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008e58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e5a:	ac2e      	add	r4, sp, #184	; 0xb8
 8008e5c:	e7e8      	b.n	8008e30 <_vfprintf_r+0xd48>
 8008e5e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008e60:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008e62:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008e64:	6021      	str	r1, [r4, #0]
 8008e66:	3201      	adds	r2, #1
 8008e68:	4483      	add	fp, r0
 8008e6a:	2a07      	cmp	r2, #7
 8008e6c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008e70:	6060      	str	r0, [r4, #4]
 8008e72:	9222      	str	r2, [sp, #136]	; 0x88
 8008e74:	f300 820a 	bgt.w	800928c <_vfprintf_r+0x11a4>
 8008e78:	3408      	adds	r4, #8
 8008e7a:	e7b4      	b.n	8008de6 <_vfprintf_r+0xcfe>
 8008e7c:	9b06      	ldr	r3, [sp, #24]
 8008e7e:	07d8      	lsls	r0, r3, #31
 8008e80:	f53f ae28 	bmi.w	8008ad4 <_vfprintf_r+0x9ec>
 8008e84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e86:	6023      	str	r3, [r4, #0]
 8008e88:	3501      	adds	r5, #1
 8008e8a:	f10b 0601 	add.w	r6, fp, #1
 8008e8e:	2301      	movs	r3, #1
 8008e90:	2d07      	cmp	r5, #7
 8008e92:	9623      	str	r6, [sp, #140]	; 0x8c
 8008e94:	9522      	str	r5, [sp, #136]	; 0x88
 8008e96:	6063      	str	r3, [r4, #4]
 8008e98:	f77f ae4b 	ble.w	8008b32 <_vfprintf_r+0xa4a>
 8008e9c:	4640      	mov	r0, r8
 8008e9e:	4649      	mov	r1, r9
 8008ea0:	aa21      	add	r2, sp, #132	; 0x84
 8008ea2:	f002 fdb7 	bl	800ba14 <__sprint_r>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	f47f aa1e 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008eac:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008eae:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8008eb0:	ac2e      	add	r4, sp, #184	; 0xb8
 8008eb2:	e63f      	b.n	8008b34 <_vfprintf_r+0xa4c>
 8008eb4:	4640      	mov	r0, r8
 8008eb6:	4649      	mov	r1, r9
 8008eb8:	aa21      	add	r2, sp, #132	; 0x84
 8008eba:	f002 fdab 	bl	800ba14 <__sprint_r>
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	f47f aa12 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008ec4:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008ec6:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8008ec8:	ac2e      	add	r4, sp, #184	; 0xb8
 8008eca:	e610      	b.n	8008aee <_vfprintf_r+0xa06>
 8008ecc:	4640      	mov	r0, r8
 8008ece:	4649      	mov	r1, r9
 8008ed0:	aa21      	add	r2, sp, #132	; 0x84
 8008ed2:	f002 fd9f 	bl	800ba14 <__sprint_r>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	f47f aa06 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008edc:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008ede:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8008ee0:	ac2e      	add	r4, sp, #184	; 0xb8
 8008ee2:	e610      	b.n	8008b06 <_vfprintf_r+0xa1e>
 8008ee4:	3501      	adds	r5, #1
 8008ee6:	4456      	add	r6, sl
 8008ee8:	2d07      	cmp	r5, #7
 8008eea:	9623      	str	r6, [sp, #140]	; 0x8c
 8008eec:	9522      	str	r5, [sp, #136]	; 0x88
 8008eee:	e884 0480 	stmia.w	r4, {r7, sl}
 8008ef2:	f77f ae1e 	ble.w	8008b32 <_vfprintf_r+0xa4a>
 8008ef6:	e7d1      	b.n	8008e9c <_vfprintf_r+0xdb4>
 8008ef8:	4640      	mov	r0, r8
 8008efa:	4649      	mov	r1, r9
 8008efc:	aa21      	add	r2, sp, #132	; 0x84
 8008efe:	f002 fd89 	bl	800ba14 <__sprint_r>
 8008f02:	2800      	cmp	r0, #0
 8008f04:	f47f a9f0 	bne.w	80082e8 <_vfprintf_r+0x200>
 8008f08:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008f0c:	ac2e      	add	r4, sp, #184	; 0xb8
 8008f0e:	f7ff babc 	b.w	800848a <_vfprintf_r+0x3a2>
 8008f12:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8008f16:	4276      	negs	r6, r6
 8008f18:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008f1c:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8008f20:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 8008f24:	2301      	movs	r3, #1
 8008f26:	f7ff ba03 	b.w	8008330 <_vfprintf_r+0x248>
 8008f2a:	bf00      	nop
 8008f2c:	0800c698 	.word	0x0800c698
 8008f30:	f002 fc86 	bl	800b840 <__fpclassifyd>
 8008f34:	2800      	cmp	r0, #0
 8008f36:	f000 810d 	beq.w	8009154 <_vfprintf_r+0x106c>
 8008f3a:	f025 0320 	bic.w	r3, r5, #32
 8008f3e:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 8008f42:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f44:	f000 8258 	beq.w	80093f8 <_vfprintf_r+0x1310>
 8008f48:	2b47      	cmp	r3, #71	; 0x47
 8008f4a:	d104      	bne.n	8008f56 <_vfprintf_r+0xe6e>
 8008f4c:	2e00      	cmp	r6, #0
 8008f4e:	bf14      	ite	ne
 8008f50:	46b3      	movne	fp, r6
 8008f52:	f04f 0b01 	moveq.w	fp, #1
 8008f56:	9b06      	ldr	r3, [sp, #24]
 8008f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f5c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f5e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f60:	f1b3 0a00 	subs.w	sl, r3, #0
 8008f64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f66:	9307      	str	r3, [sp, #28]
 8008f68:	bfbb      	ittet	lt
 8008f6a:	4653      	movlt	r3, sl
 8008f6c:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
 8008f70:	2300      	movge	r3, #0
 8008f72:	232d      	movlt	r3, #45	; 0x2d
 8008f74:	2d66      	cmp	r5, #102	; 0x66
 8008f76:	930d      	str	r3, [sp, #52]	; 0x34
 8008f78:	f000 8154 	beq.w	8009224 <_vfprintf_r+0x113c>
 8008f7c:	2d46      	cmp	r5, #70	; 0x46
 8008f7e:	f000 8151 	beq.w	8009224 <_vfprintf_r+0x113c>
 8008f82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f84:	9a07      	ldr	r2, [sp, #28]
 8008f86:	2b45      	cmp	r3, #69	; 0x45
 8008f88:	bf0c      	ite	eq
 8008f8a:	f10b 0701 	addeq.w	r7, fp, #1
 8008f8e:	465f      	movne	r7, fp
 8008f90:	2002      	movs	r0, #2
 8008f92:	a91b      	add	r1, sp, #108	; 0x6c
 8008f94:	e88d 0081 	stmia.w	sp, {r0, r7}
 8008f98:	9102      	str	r1, [sp, #8]
 8008f9a:	a81c      	add	r0, sp, #112	; 0x70
 8008f9c:	a91f      	add	r1, sp, #124	; 0x7c
 8008f9e:	9003      	str	r0, [sp, #12]
 8008fa0:	4653      	mov	r3, sl
 8008fa2:	9104      	str	r1, [sp, #16]
 8008fa4:	4640      	mov	r0, r8
 8008fa6:	f000 fbc7 	bl	8009738 <_dtoa_r>
 8008faa:	2d67      	cmp	r5, #103	; 0x67
 8008fac:	900e      	str	r0, [sp, #56]	; 0x38
 8008fae:	d002      	beq.n	8008fb6 <_vfprintf_r+0xece>
 8008fb0:	2d47      	cmp	r5, #71	; 0x47
 8008fb2:	f040 8147 	bne.w	8009244 <_vfprintf_r+0x115c>
 8008fb6:	9b06      	ldr	r3, [sp, #24]
 8008fb8:	07db      	lsls	r3, r3, #31
 8008fba:	f140 823a 	bpl.w	8009432 <_vfprintf_r+0x134a>
 8008fbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fc0:	19de      	adds	r6, r3, r7
 8008fc2:	9807      	ldr	r0, [sp, #28]
 8008fc4:	4651      	mov	r1, sl
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	2300      	movs	r3, #0
 8008fca:	f7fe fd51 	bl	8007a70 <__aeabi_dcmpeq>
 8008fce:	2800      	cmp	r0, #0
 8008fd0:	f040 81a3 	bne.w	800931a <_vfprintf_r+0x1232>
 8008fd4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008fd6:	429e      	cmp	r6, r3
 8008fd8:	d906      	bls.n	8008fe8 <_vfprintf_r+0xf00>
 8008fda:	2130      	movs	r1, #48	; 0x30
 8008fdc:	1c5a      	adds	r2, r3, #1
 8008fde:	921f      	str	r2, [sp, #124]	; 0x7c
 8008fe0:	7019      	strb	r1, [r3, #0]
 8008fe2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008fe4:	429e      	cmp	r6, r3
 8008fe6:	d8f9      	bhi.n	8008fdc <_vfprintf_r+0xef4>
 8008fe8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fea:	1a9b      	subs	r3, r3, r2
 8008fec:	9311      	str	r3, [sp, #68]	; 0x44
 8008fee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ff0:	2b47      	cmp	r3, #71	; 0x47
 8008ff2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008ff4:	f000 8179 	beq.w	80092ea <_vfprintf_r+0x1202>
 8008ff8:	2d65      	cmp	r5, #101	; 0x65
 8008ffa:	f340 819c 	ble.w	8009336 <_vfprintf_r+0x124e>
 8008ffe:	2d66      	cmp	r5, #102	; 0x66
 8009000:	9310      	str	r3, [sp, #64]	; 0x40
 8009002:	f000 8209 	beq.w	8009418 <_vfprintf_r+0x1330>
 8009006:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009008:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800900a:	4293      	cmp	r3, r2
 800900c:	f300 81f7 	bgt.w	80093fe <_vfprintf_r+0x1316>
 8009010:	9b06      	ldr	r3, [sp, #24]
 8009012:	07d9      	lsls	r1, r3, #31
 8009014:	f100 8217 	bmi.w	8009446 <_vfprintf_r+0x135e>
 8009018:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800901c:	920b      	str	r2, [sp, #44]	; 0x2c
 800901e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009020:	2a00      	cmp	r2, #0
 8009022:	f040 8169 	bne.w	80092f8 <_vfprintf_r+0x1210>
 8009026:	9307      	str	r3, [sp, #28]
 8009028:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800902a:	9306      	str	r3, [sp, #24]
 800902c:	920f      	str	r2, [sp, #60]	; 0x3c
 800902e:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8009032:	f7ff b9b1 	b.w	8008398 <_vfprintf_r+0x2b0>
 8009036:	9b06      	ldr	r3, [sp, #24]
 8009038:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800903a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800903e:	4613      	mov	r3, r2
 8009040:	f43f ac84 	beq.w	800894c <_vfprintf_r+0x864>
 8009044:	8816      	ldrh	r6, [r2, #0]
 8009046:	3204      	adds	r2, #4
 8009048:	2700      	movs	r7, #0
 800904a:	2301      	movs	r3, #1
 800904c:	920c      	str	r2, [sp, #48]	; 0x30
 800904e:	f7ff b969 	b.w	8008324 <_vfprintf_r+0x23c>
 8009052:	9b06      	ldr	r3, [sp, #24]
 8009054:	06db      	lsls	r3, r3, #27
 8009056:	d40b      	bmi.n	8009070 <_vfprintf_r+0xf88>
 8009058:	9b06      	ldr	r3, [sp, #24]
 800905a:	065f      	lsls	r7, r3, #25
 800905c:	d508      	bpl.n	8009070 <_vfprintf_r+0xf88>
 800905e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009060:	6813      	ldr	r3, [r2, #0]
 8009062:	3204      	adds	r2, #4
 8009064:	920c      	str	r2, [sp, #48]	; 0x30
 8009066:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800906a:	801a      	strh	r2, [r3, #0]
 800906c:	f7ff b87d 	b.w	800816a <_vfprintf_r+0x82>
 8009070:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009072:	6813      	ldr	r3, [r2, #0]
 8009074:	3204      	adds	r2, #4
 8009076:	920c      	str	r2, [sp, #48]	; 0x30
 8009078:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	f7ff b875 	b.w	800816a <_vfprintf_r+0x82>
 8009080:	9b06      	ldr	r3, [sp, #24]
 8009082:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009084:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009088:	4613      	mov	r3, r2
 800908a:	d076      	beq.n	800917a <_vfprintf_r+0x1092>
 800908c:	3304      	adds	r3, #4
 800908e:	8816      	ldrh	r6, [r2, #0]
 8009090:	930c      	str	r3, [sp, #48]	; 0x30
 8009092:	2700      	movs	r7, #0
 8009094:	f7ff bae4 	b.w	8008660 <_vfprintf_r+0x578>
 8009098:	4693      	mov	fp, r2
 800909a:	3301      	adds	r3, #1
 800909c:	44ab      	add	fp, r5
 800909e:	2b07      	cmp	r3, #7
 80090a0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80090a4:	9322      	str	r3, [sp, #136]	; 0x88
 80090a6:	6027      	str	r7, [r4, #0]
 80090a8:	6065      	str	r5, [r4, #4]
 80090aa:	f73f ae86 	bgt.w	8008dba <_vfprintf_r+0xcd2>
 80090ae:	3408      	adds	r4, #8
 80090b0:	e68e      	b.n	8008dd0 <_vfprintf_r+0xce8>
 80090b2:	4640      	mov	r0, r8
 80090b4:	4649      	mov	r1, r9
 80090b6:	aa21      	add	r2, sp, #132	; 0x84
 80090b8:	f002 fcac 	bl	800ba14 <__sprint_r>
 80090bc:	2800      	cmp	r0, #0
 80090be:	f47f a913 	bne.w	80082e8 <_vfprintf_r+0x200>
 80090c2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80090c6:	ac2e      	add	r4, sp, #184	; 0xb8
 80090c8:	e48d      	b.n	80089e6 <_vfprintf_r+0x8fe>
 80090ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090cc:	4ab0      	ldr	r2, [pc, #704]	; (8009390 <_vfprintf_r+0x12a8>)
 80090ce:	6022      	str	r2, [r4, #0]
 80090d0:	3301      	adds	r3, #1
 80090d2:	f10b 0b01 	add.w	fp, fp, #1
 80090d6:	2201      	movs	r2, #1
 80090d8:	2b07      	cmp	r3, #7
 80090da:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80090de:	9322      	str	r3, [sp, #136]	; 0x88
 80090e0:	6062      	str	r2, [r4, #4]
 80090e2:	dc50      	bgt.n	8009186 <_vfprintf_r+0x109e>
 80090e4:	3408      	adds	r4, #8
 80090e6:	b92d      	cbnz	r5, 80090f4 <_vfprintf_r+0x100c>
 80090e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090ea:	b91b      	cbnz	r3, 80090f4 <_vfprintf_r+0x100c>
 80090ec:	9b06      	ldr	r3, [sp, #24]
 80090ee:	07de      	lsls	r6, r3, #31
 80090f0:	f57f aa17 	bpl.w	8008522 <_vfprintf_r+0x43a>
 80090f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090f6:	9916      	ldr	r1, [sp, #88]	; 0x58
 80090f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80090fa:	6022      	str	r2, [r4, #0]
 80090fc:	3301      	adds	r3, #1
 80090fe:	eb0b 0201 	add.w	r2, fp, r1
 8009102:	2b07      	cmp	r3, #7
 8009104:	9223      	str	r2, [sp, #140]	; 0x8c
 8009106:	6061      	str	r1, [r4, #4]
 8009108:	9322      	str	r3, [sp, #136]	; 0x88
 800910a:	f300 8168 	bgt.w	80093de <_vfprintf_r+0x12f6>
 800910e:	3408      	adds	r4, #8
 8009110:	426d      	negs	r5, r5
 8009112:	2d00      	cmp	r5, #0
 8009114:	dd6f      	ble.n	80091f6 <_vfprintf_r+0x110e>
 8009116:	2d10      	cmp	r5, #16
 8009118:	4f9e      	ldr	r7, [pc, #632]	; (8009394 <_vfprintf_r+0x12ac>)
 800911a:	bfc8      	it	gt
 800911c:	2610      	movgt	r6, #16
 800911e:	dc05      	bgt.n	800912c <_vfprintf_r+0x1044>
 8009120:	e0aa      	b.n	8009278 <_vfprintf_r+0x1190>
 8009122:	3408      	adds	r4, #8
 8009124:	3d10      	subs	r5, #16
 8009126:	2d10      	cmp	r5, #16
 8009128:	f340 80a6 	ble.w	8009278 <_vfprintf_r+0x1190>
 800912c:	3301      	adds	r3, #1
 800912e:	3210      	adds	r2, #16
 8009130:	2b07      	cmp	r3, #7
 8009132:	9223      	str	r2, [sp, #140]	; 0x8c
 8009134:	9322      	str	r3, [sp, #136]	; 0x88
 8009136:	6027      	str	r7, [r4, #0]
 8009138:	6066      	str	r6, [r4, #4]
 800913a:	ddf2      	ble.n	8009122 <_vfprintf_r+0x103a>
 800913c:	4640      	mov	r0, r8
 800913e:	4649      	mov	r1, r9
 8009140:	aa21      	add	r2, sp, #132	; 0x84
 8009142:	f002 fc67 	bl	800ba14 <__sprint_r>
 8009146:	2800      	cmp	r0, #0
 8009148:	f47f a8ce 	bne.w	80082e8 <_vfprintf_r+0x200>
 800914c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800914e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009150:	ac2e      	add	r4, sp, #184	; 0xb8
 8009152:	e7e7      	b.n	8009124 <_vfprintf_r+0x103c>
 8009154:	9e06      	ldr	r6, [sp, #24]
 8009156:	4a90      	ldr	r2, [pc, #576]	; (8009398 <_vfprintf_r+0x12b0>)
 8009158:	4b90      	ldr	r3, [pc, #576]	; (800939c <_vfprintf_r+0x12b4>)
 800915a:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800915e:	900f      	str	r0, [sp, #60]	; 0x3c
 8009160:	2103      	movs	r1, #3
 8009162:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8009166:	2d47      	cmp	r5, #71	; 0x47
 8009168:	bfd8      	it	le
 800916a:	461a      	movle	r2, r3
 800916c:	9107      	str	r1, [sp, #28]
 800916e:	9606      	str	r6, [sp, #24]
 8009170:	9010      	str	r0, [sp, #64]	; 0x40
 8009172:	920e      	str	r2, [sp, #56]	; 0x38
 8009174:	910b      	str	r1, [sp, #44]	; 0x2c
 8009176:	f7ff b90f 	b.w	8008398 <_vfprintf_r+0x2b0>
 800917a:	3304      	adds	r3, #4
 800917c:	6816      	ldr	r6, [r2, #0]
 800917e:	930c      	str	r3, [sp, #48]	; 0x30
 8009180:	2700      	movs	r7, #0
 8009182:	f7ff ba6d 	b.w	8008660 <_vfprintf_r+0x578>
 8009186:	4640      	mov	r0, r8
 8009188:	4649      	mov	r1, r9
 800918a:	aa21      	add	r2, sp, #132	; 0x84
 800918c:	f002 fc42 	bl	800ba14 <__sprint_r>
 8009190:	2800      	cmp	r0, #0
 8009192:	f47f a8a9 	bne.w	80082e8 <_vfprintf_r+0x200>
 8009196:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009198:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800919c:	ac2e      	add	r4, sp, #184	; 0xb8
 800919e:	e7a2      	b.n	80090e6 <_vfprintf_r+0xffe>
 80091a0:	f041 0120 	orr.w	r1, r1, #32
 80091a4:	9106      	str	r1, [sp, #24]
 80091a6:	785d      	ldrb	r5, [r3, #1]
 80091a8:	1c59      	adds	r1, r3, #1
 80091aa:	f7ff b80e 	b.w	80081ca <_vfprintf_r+0xe2>
 80091ae:	980a      	ldr	r0, [sp, #40]	; 0x28
 80091b0:	910c      	str	r1, [sp, #48]	; 0x30
 80091b2:	4240      	negs	r0, r0
 80091b4:	900a      	str	r0, [sp, #40]	; 0x28
 80091b6:	4619      	mov	r1, r3
 80091b8:	f7ff ba02 	b.w	80085c0 <_vfprintf_r+0x4d8>
 80091bc:	4640      	mov	r0, r8
 80091be:	4649      	mov	r1, r9
 80091c0:	aa21      	add	r2, sp, #132	; 0x84
 80091c2:	f002 fc27 	bl	800ba14 <__sprint_r>
 80091c6:	2800      	cmp	r0, #0
 80091c8:	f47f a88e 	bne.w	80082e8 <_vfprintf_r+0x200>
 80091cc:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80091d0:	ac2e      	add	r4, sp, #184	; 0xb8
 80091d2:	e41e      	b.n	8008a12 <_vfprintf_r+0x92a>
 80091d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80091d6:	ab2e      	add	r3, sp, #184	; 0xb8
 80091d8:	1a9b      	subs	r3, r3, r2
 80091da:	930b      	str	r3, [sp, #44]	; 0x2c
 80091dc:	f7ff b8d4 	b.w	8008388 <_vfprintf_r+0x2a0>
 80091e0:	4640      	mov	r0, r8
 80091e2:	4649      	mov	r1, r9
 80091e4:	aa21      	add	r2, sp, #132	; 0x84
 80091e6:	f002 fc15 	bl	800ba14 <__sprint_r>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	f47f a87c 	bne.w	80082e8 <_vfprintf_r+0x200>
 80091f0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80091f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091f4:	ac2e      	add	r4, sp, #184	; 0xb8
 80091f6:	9811      	ldr	r0, [sp, #68]	; 0x44
 80091f8:	6060      	str	r0, [r4, #4]
 80091fa:	3301      	adds	r3, #1
 80091fc:	eb02 0b00 	add.w	fp, r2, r0
 8009200:	2b07      	cmp	r3, #7
 8009202:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009204:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8009208:	9322      	str	r3, [sp, #136]	; 0x88
 800920a:	6022      	str	r2, [r4, #0]
 800920c:	f77f a988 	ble.w	8008520 <_vfprintf_r+0x438>
 8009210:	e49d      	b.n	8008b4e <_vfprintf_r+0xa66>
 8009212:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 8009216:	f002 fb93 	bl	800b940 <strlen>
 800921a:	970c      	str	r7, [sp, #48]	; 0x30
 800921c:	900b      	str	r0, [sp, #44]	; 0x2c
 800921e:	4603      	mov	r3, r0
 8009220:	f7ff ba03 	b.w	800862a <_vfprintf_r+0x542>
 8009224:	2003      	movs	r0, #3
 8009226:	a91b      	add	r1, sp, #108	; 0x6c
 8009228:	e88d 0801 	stmia.w	sp, {r0, fp}
 800922c:	9102      	str	r1, [sp, #8]
 800922e:	a81c      	add	r0, sp, #112	; 0x70
 8009230:	a91f      	add	r1, sp, #124	; 0x7c
 8009232:	9003      	str	r0, [sp, #12]
 8009234:	9a07      	ldr	r2, [sp, #28]
 8009236:	9104      	str	r1, [sp, #16]
 8009238:	4653      	mov	r3, sl
 800923a:	4640      	mov	r0, r8
 800923c:	f000 fa7c 	bl	8009738 <_dtoa_r>
 8009240:	465f      	mov	r7, fp
 8009242:	900e      	str	r0, [sp, #56]	; 0x38
 8009244:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009246:	19de      	adds	r6, r3, r7
 8009248:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800924a:	2b46      	cmp	r3, #70	; 0x46
 800924c:	f47f aeb9 	bne.w	8008fc2 <_vfprintf_r+0xeda>
 8009250:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	2b30      	cmp	r3, #48	; 0x30
 8009256:	f000 80fc 	beq.w	8009452 <_vfprintf_r+0x136a>
 800925a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800925c:	443e      	add	r6, r7
 800925e:	e6b0      	b.n	8008fc2 <_vfprintf_r+0xeda>
 8009260:	4640      	mov	r0, r8
 8009262:	4649      	mov	r1, r9
 8009264:	aa21      	add	r2, sp, #132	; 0x84
 8009266:	f002 fbd5 	bl	800ba14 <__sprint_r>
 800926a:	2800      	cmp	r0, #0
 800926c:	f47f a83c 	bne.w	80082e8 <_vfprintf_r+0x200>
 8009270:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8009274:	ac2e      	add	r4, sp, #184	; 0xb8
 8009276:	e4f4      	b.n	8008c62 <_vfprintf_r+0xb7a>
 8009278:	3301      	adds	r3, #1
 800927a:	442a      	add	r2, r5
 800927c:	2b07      	cmp	r3, #7
 800927e:	9223      	str	r2, [sp, #140]	; 0x8c
 8009280:	9322      	str	r3, [sp, #136]	; 0x88
 8009282:	6027      	str	r7, [r4, #0]
 8009284:	6065      	str	r5, [r4, #4]
 8009286:	dcab      	bgt.n	80091e0 <_vfprintf_r+0x10f8>
 8009288:	3408      	adds	r4, #8
 800928a:	e7b4      	b.n	80091f6 <_vfprintf_r+0x110e>
 800928c:	4640      	mov	r0, r8
 800928e:	4649      	mov	r1, r9
 8009290:	aa21      	add	r2, sp, #132	; 0x84
 8009292:	f002 fbbf 	bl	800ba14 <__sprint_r>
 8009296:	2800      	cmp	r0, #0
 8009298:	f47f a826 	bne.w	80082e8 <_vfprintf_r+0x200>
 800929c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800929e:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80092a2:	ac2e      	add	r4, sp, #184	; 0xb8
 80092a4:	e59f      	b.n	8008de6 <_vfprintf_r+0xcfe>
 80092a6:	2e06      	cmp	r6, #6
 80092a8:	4633      	mov	r3, r6
 80092aa:	bf28      	it	cs
 80092ac:	2306      	movcs	r3, #6
 80092ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80092b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80092b4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 80092b8:	9307      	str	r3, [sp, #28]
 80092ba:	4b39      	ldr	r3, [pc, #228]	; (80093a0 <_vfprintf_r+0x12b8>)
 80092bc:	970c      	str	r7, [sp, #48]	; 0x30
 80092be:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 80092c2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
 80092c6:	930e      	str	r3, [sp, #56]	; 0x38
 80092c8:	f7ff b866 	b.w	8008398 <_vfprintf_r+0x2b0>
 80092cc:	4640      	mov	r0, r8
 80092ce:	4649      	mov	r1, r9
 80092d0:	aa21      	add	r2, sp, #132	; 0x84
 80092d2:	f002 fb9f 	bl	800ba14 <__sprint_r>
 80092d6:	2800      	cmp	r0, #0
 80092d8:	f47f a806 	bne.w	80082e8 <_vfprintf_r+0x200>
 80092dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80092de:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80092e0:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80092e4:	1ad3      	subs	r3, r2, r3
 80092e6:	ac2e      	add	r4, sp, #184	; 0xb8
 80092e8:	e593      	b.n	8008e12 <_vfprintf_r+0xd2a>
 80092ea:	1cdf      	adds	r7, r3, #3
 80092ec:	db22      	blt.n	8009334 <_vfprintf_r+0x124c>
 80092ee:	459b      	cmp	fp, r3
 80092f0:	db20      	blt.n	8009334 <_vfprintf_r+0x124c>
 80092f2:	9310      	str	r3, [sp, #64]	; 0x40
 80092f4:	2567      	movs	r5, #103	; 0x67
 80092f6:	e686      	b.n	8009006 <_vfprintf_r+0xf1e>
 80092f8:	9307      	str	r3, [sp, #28]
 80092fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092fc:	9306      	str	r3, [sp, #24]
 80092fe:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8009302:	2300      	movs	r3, #0
 8009304:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8009308:	930f      	str	r3, [sp, #60]	; 0x3c
 800930a:	f7ff b848 	b.w	800839e <_vfprintf_r+0x2b6>
 800930e:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8009312:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8009316:	f7ff ba0e 	b.w	8008736 <_vfprintf_r+0x64e>
 800931a:	4633      	mov	r3, r6
 800931c:	e664      	b.n	8008fe8 <_vfprintf_r+0xf00>
 800931e:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
 8009322:	900f      	str	r0, [sp, #60]	; 0x3c
 8009324:	970c      	str	r7, [sp, #48]	; 0x30
 8009326:	9010      	str	r0, [sp, #64]	; 0x40
 8009328:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800932c:	9307      	str	r3, [sp, #28]
 800932e:	960b      	str	r6, [sp, #44]	; 0x2c
 8009330:	f7ff b832 	b.w	8008398 <_vfprintf_r+0x2b0>
 8009334:	3d02      	subs	r5, #2
 8009336:	3b01      	subs	r3, #1
 8009338:	2b00      	cmp	r3, #0
 800933a:	931b      	str	r3, [sp, #108]	; 0x6c
 800933c:	bfba      	itte	lt
 800933e:	425b      	neglt	r3, r3
 8009340:	222d      	movlt	r2, #45	; 0x2d
 8009342:	222b      	movge	r2, #43	; 0x2b
 8009344:	2b09      	cmp	r3, #9
 8009346:	f88d 5074 	strb.w	r5, [sp, #116]	; 0x74
 800934a:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 800934e:	dd72      	ble.n	8009436 <_vfprintf_r+0x134e>
 8009350:	f10d 0683 	add.w	r6, sp, #131	; 0x83
 8009354:	4630      	mov	r0, r6
 8009356:	4a13      	ldr	r2, [pc, #76]	; (80093a4 <_vfprintf_r+0x12bc>)
 8009358:	fb82 2103 	smull	r2, r1, r2, r3
 800935c:	17da      	asrs	r2, r3, #31
 800935e:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 8009362:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8009366:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 800936a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800936e:	2a09      	cmp	r2, #9
 8009370:	4613      	mov	r3, r2
 8009372:	f800 1d01 	strb.w	r1, [r0, #-1]!
 8009376:	dcee      	bgt.n	8009356 <_vfprintf_r+0x126e>
 8009378:	4602      	mov	r2, r0
 800937a:	3330      	adds	r3, #48	; 0x30
 800937c:	b2d9      	uxtb	r1, r3
 800937e:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8009382:	4296      	cmp	r6, r2
 8009384:	f240 80a0 	bls.w	80094c8 <_vfprintf_r+0x13e0>
 8009388:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 800938c:	4603      	mov	r3, r0
 800938e:	e00d      	b.n	80093ac <_vfprintf_r+0x12c4>
 8009390:	0800c6e8 	.word	0x0800c6e8
 8009394:	0800c698 	.word	0x0800c698
 8009398:	0800c6b4 	.word	0x0800c6b4
 800939c:	0800c6b0 	.word	0x0800c6b0
 80093a0:	0800c6e0 	.word	0x0800c6e0
 80093a4:	66666667 	.word	0x66666667
 80093a8:	f813 1b01 	ldrb.w	r1, [r3], #1
 80093ac:	f802 1b01 	strb.w	r1, [r2], #1
 80093b0:	42b3      	cmp	r3, r6
 80093b2:	d1f9      	bne.n	80093a8 <_vfprintf_r+0x12c0>
 80093b4:	ab21      	add	r3, sp, #132	; 0x84
 80093b6:	1a1b      	subs	r3, r3, r0
 80093b8:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 80093bc:	4413      	add	r3, r2
 80093be:	aa1d      	add	r2, sp, #116	; 0x74
 80093c0:	1a9b      	subs	r3, r3, r2
 80093c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80093c4:	9317      	str	r3, [sp, #92]	; 0x5c
 80093c6:	2a01      	cmp	r2, #1
 80093c8:	4413      	add	r3, r2
 80093ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80093cc:	dd6d      	ble.n	80094aa <_vfprintf_r+0x13c2>
 80093ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093d0:	2200      	movs	r2, #0
 80093d2:	3301      	adds	r3, #1
 80093d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80093d6:	9210      	str	r2, [sp, #64]	; 0x40
 80093d8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80093dc:	e61f      	b.n	800901e <_vfprintf_r+0xf36>
 80093de:	4640      	mov	r0, r8
 80093e0:	4649      	mov	r1, r9
 80093e2:	aa21      	add	r2, sp, #132	; 0x84
 80093e4:	f002 fb16 	bl	800ba14 <__sprint_r>
 80093e8:	2800      	cmp	r0, #0
 80093ea:	f47e af7d 	bne.w	80082e8 <_vfprintf_r+0x200>
 80093ee:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80093f0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80093f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80093f4:	ac2e      	add	r4, sp, #184	; 0xb8
 80093f6:	e68b      	b.n	8009110 <_vfprintf_r+0x1028>
 80093f8:	f04f 0b06 	mov.w	fp, #6
 80093fc:	e5ab      	b.n	8008f56 <_vfprintf_r+0xe6e>
 80093fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009400:	2b00      	cmp	r3, #0
 8009402:	bfd8      	it	le
 8009404:	f1c3 0602 	rsble	r6, r3, #2
 8009408:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800940a:	bfc8      	it	gt
 800940c:	2601      	movgt	r6, #1
 800940e:	18f3      	adds	r3, r6, r3
 8009410:	930b      	str	r3, [sp, #44]	; 0x2c
 8009412:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009416:	e602      	b.n	800901e <_vfprintf_r+0xf36>
 8009418:	2b00      	cmp	r3, #0
 800941a:	dd30      	ble.n	800947e <_vfprintf_r+0x1396>
 800941c:	f1bb 0f00 	cmp.w	fp, #0
 8009420:	d125      	bne.n	800946e <_vfprintf_r+0x1386>
 8009422:	9b06      	ldr	r3, [sp, #24]
 8009424:	07de      	lsls	r6, r3, #31
 8009426:	d422      	bmi.n	800946e <_vfprintf_r+0x1386>
 8009428:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800942a:	920b      	str	r2, [sp, #44]	; 0x2c
 800942c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009430:	e5f5      	b.n	800901e <_vfprintf_r+0xf36>
 8009432:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009434:	e5d8      	b.n	8008fe8 <_vfprintf_r+0xf00>
 8009436:	3330      	adds	r3, #48	; 0x30
 8009438:	2230      	movs	r2, #48	; 0x30
 800943a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800943e:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8009442:	ab1e      	add	r3, sp, #120	; 0x78
 8009444:	e7bb      	b.n	80093be <_vfprintf_r+0x12d6>
 8009446:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009448:	3301      	adds	r3, #1
 800944a:	930b      	str	r3, [sp, #44]	; 0x2c
 800944c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009450:	e5e5      	b.n	800901e <_vfprintf_r+0xf36>
 8009452:	9807      	ldr	r0, [sp, #28]
 8009454:	4651      	mov	r1, sl
 8009456:	2200      	movs	r2, #0
 8009458:	2300      	movs	r3, #0
 800945a:	f7fe fb09 	bl	8007a70 <__aeabi_dcmpeq>
 800945e:	2800      	cmp	r0, #0
 8009460:	f47f aefb 	bne.w	800925a <_vfprintf_r+0x1172>
 8009464:	f1c7 0701 	rsb	r7, r7, #1
 8009468:	971b      	str	r7, [sp, #108]	; 0x6c
 800946a:	443e      	add	r6, r7
 800946c:	e5a9      	b.n	8008fc2 <_vfprintf_r+0xeda>
 800946e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009470:	f10b 0601 	add.w	r6, fp, #1
 8009474:	4433      	add	r3, r6
 8009476:	930b      	str	r3, [sp, #44]	; 0x2c
 8009478:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800947c:	e5cf      	b.n	800901e <_vfprintf_r+0xf36>
 800947e:	f1bb 0f00 	cmp.w	fp, #0
 8009482:	d11b      	bne.n	80094bc <_vfprintf_r+0x13d4>
 8009484:	9b06      	ldr	r3, [sp, #24]
 8009486:	07d8      	lsls	r0, r3, #31
 8009488:	d418      	bmi.n	80094bc <_vfprintf_r+0x13d4>
 800948a:	2301      	movs	r3, #1
 800948c:	930b      	str	r3, [sp, #44]	; 0x2c
 800948e:	e5c6      	b.n	800901e <_vfprintf_r+0xf36>
 8009490:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009492:	682e      	ldr	r6, [r5, #0]
 8009494:	4628      	mov	r0, r5
 8009496:	3004      	adds	r0, #4
 8009498:	2e00      	cmp	r6, #0
 800949a:	785d      	ldrb	r5, [r3, #1]
 800949c:	900c      	str	r0, [sp, #48]	; 0x30
 800949e:	f6be ae94 	bge.w	80081ca <_vfprintf_r+0xe2>
 80094a2:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80094a6:	f7fe be90 	b.w	80081ca <_vfprintf_r+0xe2>
 80094aa:	9b06      	ldr	r3, [sp, #24]
 80094ac:	f013 0301 	ands.w	r3, r3, #1
 80094b0:	d18d      	bne.n	80093ce <_vfprintf_r+0x12e6>
 80094b2:	9310      	str	r3, [sp, #64]	; 0x40
 80094b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094b6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80094ba:	e5b0      	b.n	800901e <_vfprintf_r+0xf36>
 80094bc:	f10b 0302 	add.w	r3, fp, #2
 80094c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80094c2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80094c6:	e5aa      	b.n	800901e <_vfprintf_r+0xf36>
 80094c8:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 80094cc:	e777      	b.n	80093be <_vfprintf_r+0x12d6>
 80094ce:	bf00      	nop

080094d0 <__sbprintf>:
 80094d0:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 80094d4:	460c      	mov	r4, r1
 80094d6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 80094da:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 80094de:	69e7      	ldr	r7, [r4, #28]
 80094e0:	6e49      	ldr	r1, [r1, #100]	; 0x64
 80094e2:	f8b4 900e 	ldrh.w	r9, [r4, #14]
 80094e6:	9119      	str	r1, [sp, #100]	; 0x64
 80094e8:	ad1a      	add	r5, sp, #104	; 0x68
 80094ea:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80094ee:	f02e 0e02 	bic.w	lr, lr, #2
 80094f2:	f04f 0c00 	mov.w	ip, #0
 80094f6:	9707      	str	r7, [sp, #28]
 80094f8:	4669      	mov	r1, sp
 80094fa:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80094fc:	9500      	str	r5, [sp, #0]
 80094fe:	9504      	str	r5, [sp, #16]
 8009500:	9602      	str	r6, [sp, #8]
 8009502:	9605      	str	r6, [sp, #20]
 8009504:	f8ad e00c 	strh.w	lr, [sp, #12]
 8009508:	f8ad 900e 	strh.w	r9, [sp, #14]
 800950c:	9709      	str	r7, [sp, #36]	; 0x24
 800950e:	f8cd c018 	str.w	ip, [sp, #24]
 8009512:	4606      	mov	r6, r0
 8009514:	f7fe fde8 	bl	80080e8 <_vfprintf_r>
 8009518:	1e05      	subs	r5, r0, #0
 800951a:	db07      	blt.n	800952c <__sbprintf+0x5c>
 800951c:	4630      	mov	r0, r6
 800951e:	4669      	mov	r1, sp
 8009520:	f001 f900 	bl	800a724 <_fflush_r>
 8009524:	2800      	cmp	r0, #0
 8009526:	bf18      	it	ne
 8009528:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800952c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009530:	065b      	lsls	r3, r3, #25
 8009532:	d503      	bpl.n	800953c <__sbprintf+0x6c>
 8009534:	89a3      	ldrh	r3, [r4, #12]
 8009536:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800953a:	81a3      	strh	r3, [r4, #12]
 800953c:	4628      	mov	r0, r5
 800953e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 8009542:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 8009546:	bf00      	nop

08009548 <__swsetup_r>:
 8009548:	b538      	push	{r3, r4, r5, lr}
 800954a:	4b2f      	ldr	r3, [pc, #188]	; (8009608 <__swsetup_r+0xc0>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4605      	mov	r5, r0
 8009550:	460c      	mov	r4, r1
 8009552:	b113      	cbz	r3, 800955a <__swsetup_r+0x12>
 8009554:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009556:	2a00      	cmp	r2, #0
 8009558:	d036      	beq.n	80095c8 <__swsetup_r+0x80>
 800955a:	89a2      	ldrh	r2, [r4, #12]
 800955c:	b293      	uxth	r3, r2
 800955e:	0718      	lsls	r0, r3, #28
 8009560:	d50c      	bpl.n	800957c <__swsetup_r+0x34>
 8009562:	6920      	ldr	r0, [r4, #16]
 8009564:	b1a8      	cbz	r0, 8009592 <__swsetup_r+0x4a>
 8009566:	f013 0201 	ands.w	r2, r3, #1
 800956a:	d01e      	beq.n	80095aa <__swsetup_r+0x62>
 800956c:	6963      	ldr	r3, [r4, #20]
 800956e:	2200      	movs	r2, #0
 8009570:	425b      	negs	r3, r3
 8009572:	61a3      	str	r3, [r4, #24]
 8009574:	60a2      	str	r2, [r4, #8]
 8009576:	b1f0      	cbz	r0, 80095b6 <__swsetup_r+0x6e>
 8009578:	2000      	movs	r0, #0
 800957a:	bd38      	pop	{r3, r4, r5, pc}
 800957c:	06d9      	lsls	r1, r3, #27
 800957e:	d53b      	bpl.n	80095f8 <__swsetup_r+0xb0>
 8009580:	0758      	lsls	r0, r3, #29
 8009582:	d425      	bmi.n	80095d0 <__swsetup_r+0x88>
 8009584:	6920      	ldr	r0, [r4, #16]
 8009586:	f042 0308 	orr.w	r3, r2, #8
 800958a:	81a3      	strh	r3, [r4, #12]
 800958c:	b29b      	uxth	r3, r3
 800958e:	2800      	cmp	r0, #0
 8009590:	d1e9      	bne.n	8009566 <__swsetup_r+0x1e>
 8009592:	f403 7220 	and.w	r2, r3, #640	; 0x280
 8009596:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800959a:	d0e4      	beq.n	8009566 <__swsetup_r+0x1e>
 800959c:	4628      	mov	r0, r5
 800959e:	4621      	mov	r1, r4
 80095a0:	f001 fabc 	bl	800ab1c <__smakebuf_r>
 80095a4:	89a3      	ldrh	r3, [r4, #12]
 80095a6:	6920      	ldr	r0, [r4, #16]
 80095a8:	e7dd      	b.n	8009566 <__swsetup_r+0x1e>
 80095aa:	0799      	lsls	r1, r3, #30
 80095ac:	bf58      	it	pl
 80095ae:	6962      	ldrpl	r2, [r4, #20]
 80095b0:	60a2      	str	r2, [r4, #8]
 80095b2:	2800      	cmp	r0, #0
 80095b4:	d1e0      	bne.n	8009578 <__swsetup_r+0x30>
 80095b6:	89a3      	ldrh	r3, [r4, #12]
 80095b8:	061a      	lsls	r2, r3, #24
 80095ba:	d5de      	bpl.n	800957a <__swsetup_r+0x32>
 80095bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095c0:	81a3      	strh	r3, [r4, #12]
 80095c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095c6:	bd38      	pop	{r3, r4, r5, pc}
 80095c8:	4618      	mov	r0, r3
 80095ca:	f001 f93f 	bl	800a84c <__sinit>
 80095ce:	e7c4      	b.n	800955a <__swsetup_r+0x12>
 80095d0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80095d2:	b149      	cbz	r1, 80095e8 <__swsetup_r+0xa0>
 80095d4:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80095d8:	4299      	cmp	r1, r3
 80095da:	d003      	beq.n	80095e4 <__swsetup_r+0x9c>
 80095dc:	4628      	mov	r0, r5
 80095de:	f001 f98d 	bl	800a8fc <_free_r>
 80095e2:	89a2      	ldrh	r2, [r4, #12]
 80095e4:	2300      	movs	r3, #0
 80095e6:	6323      	str	r3, [r4, #48]	; 0x30
 80095e8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 80095ec:	2300      	movs	r3, #0
 80095ee:	6920      	ldr	r0, [r4, #16]
 80095f0:	6063      	str	r3, [r4, #4]
 80095f2:	b292      	uxth	r2, r2
 80095f4:	6020      	str	r0, [r4, #0]
 80095f6:	e7c6      	b.n	8009586 <__swsetup_r+0x3e>
 80095f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80095fc:	2309      	movs	r3, #9
 80095fe:	602b      	str	r3, [r5, #0]
 8009600:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009604:	81a2      	strh	r2, [r4, #12]
 8009606:	bd38      	pop	{r3, r4, r5, pc}
 8009608:	20000490 	.word	0x20000490

0800960c <quorem>:
 800960c:	6902      	ldr	r2, [r0, #16]
 800960e:	690b      	ldr	r3, [r1, #16]
 8009610:	4293      	cmp	r3, r2
 8009612:	f300 808f 	bgt.w	8009734 <quorem+0x128>
 8009616:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800961a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800961e:	f101 0714 	add.w	r7, r1, #20
 8009622:	f100 0b14 	add.w	fp, r0, #20
 8009626:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 800962a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 800962e:	ea4f 0488 	mov.w	r4, r8, lsl #2
 8009632:	b083      	sub	sp, #12
 8009634:	3201      	adds	r2, #1
 8009636:	fbb3 f9f2 	udiv	r9, r3, r2
 800963a:	eb0b 0304 	add.w	r3, fp, r4
 800963e:	9400      	str	r4, [sp, #0]
 8009640:	eb07 0a04 	add.w	sl, r7, r4
 8009644:	9301      	str	r3, [sp, #4]
 8009646:	f1b9 0f00 	cmp.w	r9, #0
 800964a:	d03b      	beq.n	80096c4 <quorem+0xb8>
 800964c:	2600      	movs	r6, #0
 800964e:	4632      	mov	r2, r6
 8009650:	46bc      	mov	ip, r7
 8009652:	46de      	mov	lr, fp
 8009654:	4634      	mov	r4, r6
 8009656:	f85c 6b04 	ldr.w	r6, [ip], #4
 800965a:	f8de 5000 	ldr.w	r5, [lr]
 800965e:	b2b3      	uxth	r3, r6
 8009660:	0c36      	lsrs	r6, r6, #16
 8009662:	fb03 4409 	mla	r4, r3, r9, r4
 8009666:	fb06 f609 	mul.w	r6, r6, r9
 800966a:	eb06 4614 	add.w	r6, r6, r4, lsr #16
 800966e:	b2a3      	uxth	r3, r4
 8009670:	1ad3      	subs	r3, r2, r3
 8009672:	b2b4      	uxth	r4, r6
 8009674:	fa13 f385 	uxtah	r3, r3, r5
 8009678:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
 800967c:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8009680:	b29b      	uxth	r3, r3
 8009682:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009686:	45e2      	cmp	sl, ip
 8009688:	ea4f 4224 	mov.w	r2, r4, asr #16
 800968c:	f84e 3b04 	str.w	r3, [lr], #4
 8009690:	ea4f 4416 	mov.w	r4, r6, lsr #16
 8009694:	d2df      	bcs.n	8009656 <quorem+0x4a>
 8009696:	9b00      	ldr	r3, [sp, #0]
 8009698:	f85b 3003 	ldr.w	r3, [fp, r3]
 800969c:	b993      	cbnz	r3, 80096c4 <quorem+0xb8>
 800969e:	9c01      	ldr	r4, [sp, #4]
 80096a0:	1f23      	subs	r3, r4, #4
 80096a2:	459b      	cmp	fp, r3
 80096a4:	d20c      	bcs.n	80096c0 <quorem+0xb4>
 80096a6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80096aa:	b94b      	cbnz	r3, 80096c0 <quorem+0xb4>
 80096ac:	f1a4 0308 	sub.w	r3, r4, #8
 80096b0:	e002      	b.n	80096b8 <quorem+0xac>
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	3b04      	subs	r3, #4
 80096b6:	b91a      	cbnz	r2, 80096c0 <quorem+0xb4>
 80096b8:	459b      	cmp	fp, r3
 80096ba:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80096be:	d3f8      	bcc.n	80096b2 <quorem+0xa6>
 80096c0:	f8c0 8010 	str.w	r8, [r0, #16]
 80096c4:	4604      	mov	r4, r0
 80096c6:	f001 ffd1 	bl	800b66c <__mcmp>
 80096ca:	2800      	cmp	r0, #0
 80096cc:	db2e      	blt.n	800972c <quorem+0x120>
 80096ce:	f109 0901 	add.w	r9, r9, #1
 80096d2:	465d      	mov	r5, fp
 80096d4:	2300      	movs	r3, #0
 80096d6:	f857 1b04 	ldr.w	r1, [r7], #4
 80096da:	6828      	ldr	r0, [r5, #0]
 80096dc:	b28a      	uxth	r2, r1
 80096de:	1a9a      	subs	r2, r3, r2
 80096e0:	0c09      	lsrs	r1, r1, #16
 80096e2:	fa12 f280 	uxtah	r2, r2, r0
 80096e6:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 80096ea:	eb03 4322 	add.w	r3, r3, r2, asr #16
 80096ee:	b291      	uxth	r1, r2
 80096f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80096f4:	45ba      	cmp	sl, r7
 80096f6:	f845 1b04 	str.w	r1, [r5], #4
 80096fa:	ea4f 4323 	mov.w	r3, r3, asr #16
 80096fe:	d2ea      	bcs.n	80096d6 <quorem+0xca>
 8009700:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 8009704:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 8009708:	b982      	cbnz	r2, 800972c <quorem+0x120>
 800970a:	1f1a      	subs	r2, r3, #4
 800970c:	4593      	cmp	fp, r2
 800970e:	d20b      	bcs.n	8009728 <quorem+0x11c>
 8009710:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8009714:	b942      	cbnz	r2, 8009728 <quorem+0x11c>
 8009716:	3b08      	subs	r3, #8
 8009718:	e002      	b.n	8009720 <quorem+0x114>
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	3b04      	subs	r3, #4
 800971e:	b91a      	cbnz	r2, 8009728 <quorem+0x11c>
 8009720:	459b      	cmp	fp, r3
 8009722:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009726:	d3f8      	bcc.n	800971a <quorem+0x10e>
 8009728:	f8c4 8010 	str.w	r8, [r4, #16]
 800972c:	4648      	mov	r0, r9
 800972e:	b003      	add	sp, #12
 8009730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009734:	2000      	movs	r0, #0
 8009736:	4770      	bx	lr

08009738 <_dtoa_r>:
 8009738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800973c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800973e:	b097      	sub	sp, #92	; 0x5c
 8009740:	4604      	mov	r4, r0
 8009742:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8009744:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009748:	b141      	cbz	r1, 800975c <_dtoa_r+0x24>
 800974a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800974c:	604a      	str	r2, [r1, #4]
 800974e:	2301      	movs	r3, #1
 8009750:	4093      	lsls	r3, r2
 8009752:	608b      	str	r3, [r1, #8]
 8009754:	f001 fda6 	bl	800b2a4 <_Bfree>
 8009758:	2300      	movs	r3, #0
 800975a:	6423      	str	r3, [r4, #64]	; 0x40
 800975c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009760:	2b00      	cmp	r3, #0
 8009762:	4699      	mov	r9, r3
 8009764:	db36      	blt.n	80097d4 <_dtoa_r+0x9c>
 8009766:	2300      	movs	r3, #0
 8009768:	602b      	str	r3, [r5, #0]
 800976a:	4ba5      	ldr	r3, [pc, #660]	; (8009a00 <_dtoa_r+0x2c8>)
 800976c:	461a      	mov	r2, r3
 800976e:	ea09 0303 	and.w	r3, r9, r3
 8009772:	4293      	cmp	r3, r2
 8009774:	d017      	beq.n	80097a6 <_dtoa_r+0x6e>
 8009776:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800977a:	2200      	movs	r2, #0
 800977c:	4630      	mov	r0, r6
 800977e:	4639      	mov	r1, r7
 8009780:	2300      	movs	r3, #0
 8009782:	f7fe f975 	bl	8007a70 <__aeabi_dcmpeq>
 8009786:	4680      	mov	r8, r0
 8009788:	2800      	cmp	r0, #0
 800978a:	d02b      	beq.n	80097e4 <_dtoa_r+0xac>
 800978c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800978e:	2301      	movs	r3, #1
 8009790:	6013      	str	r3, [r2, #0]
 8009792:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009794:	2b00      	cmp	r3, #0
 8009796:	f000 80cb 	beq.w	8009930 <_dtoa_r+0x1f8>
 800979a:	489a      	ldr	r0, [pc, #616]	; (8009a04 <_dtoa_r+0x2cc>)
 800979c:	6018      	str	r0, [r3, #0]
 800979e:	3801      	subs	r0, #1
 80097a0:	b017      	add	sp, #92	; 0x5c
 80097a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80097a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80097ac:	6013      	str	r3, [r2, #0]
 80097ae:	9b02      	ldr	r3, [sp, #8]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	f000 80a6 	beq.w	8009902 <_dtoa_r+0x1ca>
 80097b6:	4894      	ldr	r0, [pc, #592]	; (8009a08 <_dtoa_r+0x2d0>)
 80097b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d0f0      	beq.n	80097a0 <_dtoa_r+0x68>
 80097be:	78c3      	ldrb	r3, [r0, #3]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 80b7 	beq.w	8009934 <_dtoa_r+0x1fc>
 80097c6:	f100 0308 	add.w	r3, r0, #8
 80097ca:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80097cc:	6013      	str	r3, [r2, #0]
 80097ce:	b017      	add	sp, #92	; 0x5c
 80097d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097d4:	9a03      	ldr	r2, [sp, #12]
 80097d6:	2301      	movs	r3, #1
 80097d8:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
 80097dc:	602b      	str	r3, [r5, #0]
 80097de:	f8cd 900c 	str.w	r9, [sp, #12]
 80097e2:	e7c2      	b.n	800976a <_dtoa_r+0x32>
 80097e4:	aa15      	add	r2, sp, #84	; 0x54
 80097e6:	ab14      	add	r3, sp, #80	; 0x50
 80097e8:	e88d 000c 	stmia.w	sp, {r2, r3}
 80097ec:	4620      	mov	r0, r4
 80097ee:	4632      	mov	r2, r6
 80097f0:	463b      	mov	r3, r7
 80097f2:	f001 ffc9 	bl	800b788 <__d2b>
 80097f6:	ea5f 5519 	movs.w	r5, r9, lsr #20
 80097fa:	4683      	mov	fp, r0
 80097fc:	f040 808a 	bne.w	8009914 <_dtoa_r+0x1dc>
 8009800:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8009804:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009806:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800980a:	4445      	add	r5, r8
 800980c:	429d      	cmp	r5, r3
 800980e:	f2c0 8297 	blt.w	8009d40 <_dtoa_r+0x608>
 8009812:	4a7e      	ldr	r2, [pc, #504]	; (8009a0c <_dtoa_r+0x2d4>)
 8009814:	1b52      	subs	r2, r2, r5
 8009816:	fa09 f902 	lsl.w	r9, r9, r2
 800981a:	9a02      	ldr	r2, [sp, #8]
 800981c:	f205 4312 	addw	r3, r5, #1042	; 0x412
 8009820:	fa22 f003 	lsr.w	r0, r2, r3
 8009824:	ea49 0000 	orr.w	r0, r9, r0
 8009828:	f7fd fe44 	bl	80074b4 <__aeabi_ui2d>
 800982c:	2301      	movs	r3, #1
 800982e:	3d01      	subs	r5, #1
 8009830:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009834:	930d      	str	r3, [sp, #52]	; 0x34
 8009836:	2200      	movs	r2, #0
 8009838:	4b75      	ldr	r3, [pc, #468]	; (8009a10 <_dtoa_r+0x2d8>)
 800983a:	f7fd fcfd 	bl	8007238 <__aeabi_dsub>
 800983e:	a36a      	add	r3, pc, #424	; (adr r3, 80099e8 <_dtoa_r+0x2b0>)
 8009840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009844:	f7fd feac 	bl	80075a0 <__aeabi_dmul>
 8009848:	a369      	add	r3, pc, #420	; (adr r3, 80099f0 <_dtoa_r+0x2b8>)
 800984a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984e:	f7fd fcf5 	bl	800723c <__adddf3>
 8009852:	4606      	mov	r6, r0
 8009854:	4628      	mov	r0, r5
 8009856:	460f      	mov	r7, r1
 8009858:	f7fd fe3c 	bl	80074d4 <__aeabi_i2d>
 800985c:	a366      	add	r3, pc, #408	; (adr r3, 80099f8 <_dtoa_r+0x2c0>)
 800985e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009862:	f7fd fe9d 	bl	80075a0 <__aeabi_dmul>
 8009866:	4602      	mov	r2, r0
 8009868:	460b      	mov	r3, r1
 800986a:	4630      	mov	r0, r6
 800986c:	4639      	mov	r1, r7
 800986e:	f7fd fce5 	bl	800723c <__adddf3>
 8009872:	4606      	mov	r6, r0
 8009874:	460f      	mov	r7, r1
 8009876:	f7fe f92d 	bl	8007ad4 <__aeabi_d2iz>
 800987a:	4639      	mov	r1, r7
 800987c:	9004      	str	r0, [sp, #16]
 800987e:	2200      	movs	r2, #0
 8009880:	4630      	mov	r0, r6
 8009882:	2300      	movs	r3, #0
 8009884:	f7fe f8fe 	bl	8007a84 <__aeabi_dcmplt>
 8009888:	2800      	cmp	r0, #0
 800988a:	f040 81a6 	bne.w	8009bda <_dtoa_r+0x4a2>
 800988e:	9b04      	ldr	r3, [sp, #16]
 8009890:	2b16      	cmp	r3, #22
 8009892:	f200 819f 	bhi.w	8009bd4 <_dtoa_r+0x49c>
 8009896:	9a04      	ldr	r2, [sp, #16]
 8009898:	4b5e      	ldr	r3, [pc, #376]	; (8009a14 <_dtoa_r+0x2dc>)
 800989a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800989e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80098a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80098a6:	f7fe f90b 	bl	8007ac0 <__aeabi_dcmpgt>
 80098aa:	2800      	cmp	r0, #0
 80098ac:	f000 824e 	beq.w	8009d4c <_dtoa_r+0x614>
 80098b0:	9b04      	ldr	r3, [sp, #16]
 80098b2:	3b01      	subs	r3, #1
 80098b4:	9304      	str	r3, [sp, #16]
 80098b6:	2300      	movs	r3, #0
 80098b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80098ba:	ebc5 0508 	rsb	r5, r5, r8
 80098be:	f1b5 0a01 	subs.w	sl, r5, #1
 80098c2:	f100 81a1 	bmi.w	8009c08 <_dtoa_r+0x4d0>
 80098c6:	2300      	movs	r3, #0
 80098c8:	9305      	str	r3, [sp, #20]
 80098ca:	9b04      	ldr	r3, [sp, #16]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f2c0 8192 	blt.w	8009bf6 <_dtoa_r+0x4be>
 80098d2:	449a      	add	sl, r3
 80098d4:	930a      	str	r3, [sp, #40]	; 0x28
 80098d6:	2300      	movs	r3, #0
 80098d8:	9308      	str	r3, [sp, #32]
 80098da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80098dc:	2b09      	cmp	r3, #9
 80098de:	d82b      	bhi.n	8009938 <_dtoa_r+0x200>
 80098e0:	2b05      	cmp	r3, #5
 80098e2:	f340 8670 	ble.w	800a5c6 <_dtoa_r+0xe8e>
 80098e6:	3b04      	subs	r3, #4
 80098e8:	9320      	str	r3, [sp, #128]	; 0x80
 80098ea:	2500      	movs	r5, #0
 80098ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80098ee:	3b02      	subs	r3, #2
 80098f0:	2b03      	cmp	r3, #3
 80098f2:	f200 864e 	bhi.w	800a592 <_dtoa_r+0xe5a>
 80098f6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80098fa:	03cc      	.short	0x03cc
 80098fc:	02b203be 	.word	0x02b203be
 8009900:	0663      	.short	0x0663
 8009902:	4b41      	ldr	r3, [pc, #260]	; (8009a08 <_dtoa_r+0x2d0>)
 8009904:	4a44      	ldr	r2, [pc, #272]	; (8009a18 <_dtoa_r+0x2e0>)
 8009906:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800990a:	2800      	cmp	r0, #0
 800990c:	bf14      	ite	ne
 800990e:	4618      	movne	r0, r3
 8009910:	4610      	moveq	r0, r2
 8009912:	e751      	b.n	80097b8 <_dtoa_r+0x80>
 8009914:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009918:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800991c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8009920:	4630      	mov	r0, r6
 8009922:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009926:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800992a:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800992e:	e782      	b.n	8009836 <_dtoa_r+0xfe>
 8009930:	483a      	ldr	r0, [pc, #232]	; (8009a1c <_dtoa_r+0x2e4>)
 8009932:	e735      	b.n	80097a0 <_dtoa_r+0x68>
 8009934:	1cc3      	adds	r3, r0, #3
 8009936:	e748      	b.n	80097ca <_dtoa_r+0x92>
 8009938:	2100      	movs	r1, #0
 800993a:	6461      	str	r1, [r4, #68]	; 0x44
 800993c:	4620      	mov	r0, r4
 800993e:	9120      	str	r1, [sp, #128]	; 0x80
 8009940:	f001 fc8a 	bl	800b258 <_Balloc>
 8009944:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009948:	9306      	str	r3, [sp, #24]
 800994a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800994c:	930c      	str	r3, [sp, #48]	; 0x30
 800994e:	2301      	movs	r3, #1
 8009950:	9007      	str	r0, [sp, #28]
 8009952:	9221      	str	r2, [sp, #132]	; 0x84
 8009954:	6420      	str	r0, [r4, #64]	; 0x40
 8009956:	9309      	str	r3, [sp, #36]	; 0x24
 8009958:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800995a:	2b00      	cmp	r3, #0
 800995c:	f2c0 80d2 	blt.w	8009b04 <_dtoa_r+0x3cc>
 8009960:	9a04      	ldr	r2, [sp, #16]
 8009962:	2a0e      	cmp	r2, #14
 8009964:	f300 80ce 	bgt.w	8009b04 <_dtoa_r+0x3cc>
 8009968:	4b2a      	ldr	r3, [pc, #168]	; (8009a14 <_dtoa_r+0x2dc>)
 800996a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800996e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009972:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009974:	2b00      	cmp	r3, #0
 8009976:	f2c0 838f 	blt.w	800a098 <_dtoa_r+0x960>
 800997a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800997e:	4642      	mov	r2, r8
 8009980:	464b      	mov	r3, r9
 8009982:	4630      	mov	r0, r6
 8009984:	4639      	mov	r1, r7
 8009986:	f7fd ff35 	bl	80077f4 <__aeabi_ddiv>
 800998a:	f7fe f8a3 	bl	8007ad4 <__aeabi_d2iz>
 800998e:	4682      	mov	sl, r0
 8009990:	f7fd fda0 	bl	80074d4 <__aeabi_i2d>
 8009994:	4642      	mov	r2, r8
 8009996:	464b      	mov	r3, r9
 8009998:	f7fd fe02 	bl	80075a0 <__aeabi_dmul>
 800999c:	460b      	mov	r3, r1
 800999e:	4602      	mov	r2, r0
 80099a0:	4639      	mov	r1, r7
 80099a2:	4630      	mov	r0, r6
 80099a4:	f7fd fc48 	bl	8007238 <__aeabi_dsub>
 80099a8:	9d07      	ldr	r5, [sp, #28]
 80099aa:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 80099ae:	702b      	strb	r3, [r5, #0]
 80099b0:	9b06      	ldr	r3, [sp, #24]
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	4606      	mov	r6, r0
 80099b6:	460f      	mov	r7, r1
 80099b8:	f105 0501 	add.w	r5, r5, #1
 80099bc:	d062      	beq.n	8009a84 <_dtoa_r+0x34c>
 80099be:	2200      	movs	r2, #0
 80099c0:	4b17      	ldr	r3, [pc, #92]	; (8009a20 <_dtoa_r+0x2e8>)
 80099c2:	f7fd fded 	bl	80075a0 <__aeabi_dmul>
 80099c6:	2200      	movs	r2, #0
 80099c8:	2300      	movs	r3, #0
 80099ca:	4606      	mov	r6, r0
 80099cc:	460f      	mov	r7, r1
 80099ce:	f7fe f84f 	bl	8007a70 <__aeabi_dcmpeq>
 80099d2:	2800      	cmp	r0, #0
 80099d4:	f040 8083 	bne.w	8009ade <_dtoa_r+0x3a6>
 80099d8:	f8cd b008 	str.w	fp, [sp, #8]
 80099dc:	9405      	str	r4, [sp, #20]
 80099de:	f8dd b01c 	ldr.w	fp, [sp, #28]
 80099e2:	9c06      	ldr	r4, [sp, #24]
 80099e4:	e029      	b.n	8009a3a <_dtoa_r+0x302>
 80099e6:	bf00      	nop
 80099e8:	636f4361 	.word	0x636f4361
 80099ec:	3fd287a7 	.word	0x3fd287a7
 80099f0:	8b60c8b3 	.word	0x8b60c8b3
 80099f4:	3fc68a28 	.word	0x3fc68a28
 80099f8:	509f79fb 	.word	0x509f79fb
 80099fc:	3fd34413 	.word	0x3fd34413
 8009a00:	7ff00000 	.word	0x7ff00000
 8009a04:	0800c6e9 	.word	0x0800c6e9
 8009a08:	0800c708 	.word	0x0800c708
 8009a0c:	fffffc0e 	.word	0xfffffc0e
 8009a10:	3ff80000 	.word	0x3ff80000
 8009a14:	0800c720 	.word	0x0800c720
 8009a18:	0800c6fc 	.word	0x0800c6fc
 8009a1c:	0800c6e8 	.word	0x0800c6e8
 8009a20:	40240000 	.word	0x40240000
 8009a24:	f7fd fdbc 	bl	80075a0 <__aeabi_dmul>
 8009a28:	2200      	movs	r2, #0
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	4606      	mov	r6, r0
 8009a2e:	460f      	mov	r7, r1
 8009a30:	f7fe f81e 	bl	8007a70 <__aeabi_dcmpeq>
 8009a34:	2800      	cmp	r0, #0
 8009a36:	f040 83de 	bne.w	800a1f6 <_dtoa_r+0xabe>
 8009a3a:	4642      	mov	r2, r8
 8009a3c:	464b      	mov	r3, r9
 8009a3e:	4630      	mov	r0, r6
 8009a40:	4639      	mov	r1, r7
 8009a42:	f7fd fed7 	bl	80077f4 <__aeabi_ddiv>
 8009a46:	f7fe f845 	bl	8007ad4 <__aeabi_d2iz>
 8009a4a:	4682      	mov	sl, r0
 8009a4c:	f7fd fd42 	bl	80074d4 <__aeabi_i2d>
 8009a50:	4642      	mov	r2, r8
 8009a52:	464b      	mov	r3, r9
 8009a54:	f7fd fda4 	bl	80075a0 <__aeabi_dmul>
 8009a58:	4602      	mov	r2, r0
 8009a5a:	460b      	mov	r3, r1
 8009a5c:	4630      	mov	r0, r6
 8009a5e:	4639      	mov	r1, r7
 8009a60:	f7fd fbea 	bl	8007238 <__aeabi_dsub>
 8009a64:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
 8009a68:	f805 eb01 	strb.w	lr, [r5], #1
 8009a6c:	ebcb 0e05 	rsb	lr, fp, r5
 8009a70:	4574      	cmp	r4, lr
 8009a72:	4606      	mov	r6, r0
 8009a74:	460f      	mov	r7, r1
 8009a76:	f04f 0200 	mov.w	r2, #0
 8009a7a:	4bb5      	ldr	r3, [pc, #724]	; (8009d50 <_dtoa_r+0x618>)
 8009a7c:	d1d2      	bne.n	8009a24 <_dtoa_r+0x2ec>
 8009a7e:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009a82:	9c05      	ldr	r4, [sp, #20]
 8009a84:	4632      	mov	r2, r6
 8009a86:	463b      	mov	r3, r7
 8009a88:	4630      	mov	r0, r6
 8009a8a:	4639      	mov	r1, r7
 8009a8c:	f7fd fbd6 	bl	800723c <__adddf3>
 8009a90:	4606      	mov	r6, r0
 8009a92:	460f      	mov	r7, r1
 8009a94:	4640      	mov	r0, r8
 8009a96:	4649      	mov	r1, r9
 8009a98:	4632      	mov	r2, r6
 8009a9a:	463b      	mov	r3, r7
 8009a9c:	f7fd fff2 	bl	8007a84 <__aeabi_dcmplt>
 8009aa0:	b948      	cbnz	r0, 8009ab6 <_dtoa_r+0x37e>
 8009aa2:	4640      	mov	r0, r8
 8009aa4:	4649      	mov	r1, r9
 8009aa6:	4632      	mov	r2, r6
 8009aa8:	463b      	mov	r3, r7
 8009aaa:	f7fd ffe1 	bl	8007a70 <__aeabi_dcmpeq>
 8009aae:	b1b0      	cbz	r0, 8009ade <_dtoa_r+0x3a6>
 8009ab0:	f01a 0f01 	tst.w	sl, #1
 8009ab4:	d013      	beq.n	8009ade <_dtoa_r+0x3a6>
 8009ab6:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8009aba:	9907      	ldr	r1, [sp, #28]
 8009abc:	1e6b      	subs	r3, r5, #1
 8009abe:	e004      	b.n	8009aca <_dtoa_r+0x392>
 8009ac0:	428b      	cmp	r3, r1
 8009ac2:	f000 8440 	beq.w	800a346 <_dtoa_r+0xc0e>
 8009ac6:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
 8009aca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009ace:	f103 0501 	add.w	r5, r3, #1
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	d0f4      	beq.n	8009ac0 <_dtoa_r+0x388>
 8009ad6:	f108 0301 	add.w	r3, r8, #1
 8009ada:	b2db      	uxtb	r3, r3
 8009adc:	7013      	strb	r3, [r2, #0]
 8009ade:	4620      	mov	r0, r4
 8009ae0:	4659      	mov	r1, fp
 8009ae2:	f001 fbdf 	bl	800b2a4 <_Bfree>
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	9b04      	ldr	r3, [sp, #16]
 8009aea:	702a      	strb	r2, [r5, #0]
 8009aec:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009aee:	3301      	adds	r3, #1
 8009af0:	6013      	str	r3, [r2, #0]
 8009af2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f000 8345 	beq.w	800a184 <_dtoa_r+0xa4c>
 8009afa:	9807      	ldr	r0, [sp, #28]
 8009afc:	601d      	str	r5, [r3, #0]
 8009afe:	b017      	add	sp, #92	; 0x5c
 8009b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b06:	2a00      	cmp	r2, #0
 8009b08:	f000 8084 	beq.w	8009c14 <_dtoa_r+0x4dc>
 8009b0c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009b0e:	2a01      	cmp	r2, #1
 8009b10:	f340 8304 	ble.w	800a11c <_dtoa_r+0x9e4>
 8009b14:	9b06      	ldr	r3, [sp, #24]
 8009b16:	1e5f      	subs	r7, r3, #1
 8009b18:	9b08      	ldr	r3, [sp, #32]
 8009b1a:	42bb      	cmp	r3, r7
 8009b1c:	f2c0 83a9 	blt.w	800a272 <_dtoa_r+0xb3a>
 8009b20:	1bdf      	subs	r7, r3, r7
 8009b22:	9b06      	ldr	r3, [sp, #24]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	f2c0 849c 	blt.w	800a462 <_dtoa_r+0xd2a>
 8009b2a:	9d05      	ldr	r5, [sp, #20]
 8009b2c:	9b06      	ldr	r3, [sp, #24]
 8009b2e:	9a05      	ldr	r2, [sp, #20]
 8009b30:	4620      	mov	r0, r4
 8009b32:	441a      	add	r2, r3
 8009b34:	2101      	movs	r1, #1
 8009b36:	9205      	str	r2, [sp, #20]
 8009b38:	449a      	add	sl, r3
 8009b3a:	f001 fc4d 	bl	800b3d8 <__i2b>
 8009b3e:	4606      	mov	r6, r0
 8009b40:	b165      	cbz	r5, 8009b5c <_dtoa_r+0x424>
 8009b42:	f1ba 0f00 	cmp.w	sl, #0
 8009b46:	dd09      	ble.n	8009b5c <_dtoa_r+0x424>
 8009b48:	45aa      	cmp	sl, r5
 8009b4a:	9a05      	ldr	r2, [sp, #20]
 8009b4c:	4653      	mov	r3, sl
 8009b4e:	bfa8      	it	ge
 8009b50:	462b      	movge	r3, r5
 8009b52:	1ad2      	subs	r2, r2, r3
 8009b54:	9205      	str	r2, [sp, #20]
 8009b56:	1aed      	subs	r5, r5, r3
 8009b58:	ebc3 0a0a 	rsb	sl, r3, sl
 8009b5c:	9b08      	ldr	r3, [sp, #32]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	dd1a      	ble.n	8009b98 <_dtoa_r+0x460>
 8009b62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	f000 837d 	beq.w	800a264 <_dtoa_r+0xb2c>
 8009b6a:	2f00      	cmp	r7, #0
 8009b6c:	dd10      	ble.n	8009b90 <_dtoa_r+0x458>
 8009b6e:	4631      	mov	r1, r6
 8009b70:	463a      	mov	r2, r7
 8009b72:	4620      	mov	r0, r4
 8009b74:	f001 fcd4 	bl	800b520 <__pow5mult>
 8009b78:	4606      	mov	r6, r0
 8009b7a:	465a      	mov	r2, fp
 8009b7c:	4631      	mov	r1, r6
 8009b7e:	4620      	mov	r0, r4
 8009b80:	f001 fc34 	bl	800b3ec <__multiply>
 8009b84:	4659      	mov	r1, fp
 8009b86:	4680      	mov	r8, r0
 8009b88:	4620      	mov	r0, r4
 8009b8a:	f001 fb8b 	bl	800b2a4 <_Bfree>
 8009b8e:	46c3      	mov	fp, r8
 8009b90:	9b08      	ldr	r3, [sp, #32]
 8009b92:	1bda      	subs	r2, r3, r7
 8009b94:	f040 82a2 	bne.w	800a0dc <_dtoa_r+0x9a4>
 8009b98:	4620      	mov	r0, r4
 8009b9a:	2101      	movs	r1, #1
 8009b9c:	f001 fc1c 	bl	800b3d8 <__i2b>
 8009ba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	4680      	mov	r8, r0
 8009ba6:	dd39      	ble.n	8009c1c <_dtoa_r+0x4e4>
 8009ba8:	4601      	mov	r1, r0
 8009baa:	461a      	mov	r2, r3
 8009bac:	4620      	mov	r0, r4
 8009bae:	f001 fcb7 	bl	800b520 <__pow5mult>
 8009bb2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	4680      	mov	r8, r0
 8009bb8:	f340 8296 	ble.w	800a0e8 <_dtoa_r+0x9b0>
 8009bbc:	f04f 0900 	mov.w	r9, #0
 8009bc0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009bc4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8009bc8:	6918      	ldr	r0, [r3, #16]
 8009bca:	f001 fbb7 	bl	800b33c <__hi0bits>
 8009bce:	f1c0 0020 	rsb	r0, r0, #32
 8009bd2:	e02d      	b.n	8009c30 <_dtoa_r+0x4f8>
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009bd8:	e66f      	b.n	80098ba <_dtoa_r+0x182>
 8009bda:	9804      	ldr	r0, [sp, #16]
 8009bdc:	f7fd fc7a 	bl	80074d4 <__aeabi_i2d>
 8009be0:	4632      	mov	r2, r6
 8009be2:	463b      	mov	r3, r7
 8009be4:	f7fd ff44 	bl	8007a70 <__aeabi_dcmpeq>
 8009be8:	2800      	cmp	r0, #0
 8009bea:	f47f ae50 	bne.w	800988e <_dtoa_r+0x156>
 8009bee:	9b04      	ldr	r3, [sp, #16]
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	9304      	str	r3, [sp, #16]
 8009bf4:	e64b      	b.n	800988e <_dtoa_r+0x156>
 8009bf6:	9a05      	ldr	r2, [sp, #20]
 8009bf8:	9b04      	ldr	r3, [sp, #16]
 8009bfa:	1ad2      	subs	r2, r2, r3
 8009bfc:	425b      	negs	r3, r3
 8009bfe:	9308      	str	r3, [sp, #32]
 8009c00:	2300      	movs	r3, #0
 8009c02:	9205      	str	r2, [sp, #20]
 8009c04:	930a      	str	r3, [sp, #40]	; 0x28
 8009c06:	e668      	b.n	80098da <_dtoa_r+0x1a2>
 8009c08:	f1ca 0300 	rsb	r3, sl, #0
 8009c0c:	9305      	str	r3, [sp, #20]
 8009c0e:	f04f 0a00 	mov.w	sl, #0
 8009c12:	e65a      	b.n	80098ca <_dtoa_r+0x192>
 8009c14:	9f08      	ldr	r7, [sp, #32]
 8009c16:	9d05      	ldr	r5, [sp, #20]
 8009c18:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009c1a:	e791      	b.n	8009b40 <_dtoa_r+0x408>
 8009c1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	f340 82b3 	ble.w	800a18a <_dtoa_r+0xa52>
 8009c24:	f04f 0900 	mov.w	r9, #0
 8009c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d1c8      	bne.n	8009bc0 <_dtoa_r+0x488>
 8009c2e:	2001      	movs	r0, #1
 8009c30:	4450      	add	r0, sl
 8009c32:	f010 001f 	ands.w	r0, r0, #31
 8009c36:	f000 8081 	beq.w	8009d3c <_dtoa_r+0x604>
 8009c3a:	f1c0 0320 	rsb	r3, r0, #32
 8009c3e:	2b04      	cmp	r3, #4
 8009c40:	f340 84b8 	ble.w	800a5b4 <_dtoa_r+0xe7c>
 8009c44:	f1c0 001c 	rsb	r0, r0, #28
 8009c48:	9b05      	ldr	r3, [sp, #20]
 8009c4a:	4403      	add	r3, r0
 8009c4c:	9305      	str	r3, [sp, #20]
 8009c4e:	4405      	add	r5, r0
 8009c50:	4482      	add	sl, r0
 8009c52:	9b05      	ldr	r3, [sp, #20]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	dd05      	ble.n	8009c64 <_dtoa_r+0x52c>
 8009c58:	4659      	mov	r1, fp
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	f001 fcaf 	bl	800b5c0 <__lshift>
 8009c62:	4683      	mov	fp, r0
 8009c64:	f1ba 0f00 	cmp.w	sl, #0
 8009c68:	dd05      	ble.n	8009c76 <_dtoa_r+0x53e>
 8009c6a:	4641      	mov	r1, r8
 8009c6c:	4652      	mov	r2, sl
 8009c6e:	4620      	mov	r0, r4
 8009c70:	f001 fca6 	bl	800b5c0 <__lshift>
 8009c74:	4680      	mov	r8, r0
 8009c76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	f040 8268 	bne.w	800a14e <_dtoa_r+0xa16>
 8009c7e:	9b06      	ldr	r3, [sp, #24]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	f340 8295 	ble.w	800a1b0 <_dtoa_r+0xa78>
 8009c86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d171      	bne.n	8009d70 <_dtoa_r+0x638>
 8009c8c:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8009c90:	9f06      	ldr	r7, [sp, #24]
 8009c92:	464d      	mov	r5, r9
 8009c94:	e002      	b.n	8009c9c <_dtoa_r+0x564>
 8009c96:	f001 fb0f 	bl	800b2b8 <__multadd>
 8009c9a:	4683      	mov	fp, r0
 8009c9c:	4641      	mov	r1, r8
 8009c9e:	4658      	mov	r0, fp
 8009ca0:	f7ff fcb4 	bl	800960c <quorem>
 8009ca4:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 8009ca8:	f805 cb01 	strb.w	ip, [r5], #1
 8009cac:	ebc9 0305 	rsb	r3, r9, r5
 8009cb0:	42bb      	cmp	r3, r7
 8009cb2:	4620      	mov	r0, r4
 8009cb4:	4659      	mov	r1, fp
 8009cb6:	f04f 020a 	mov.w	r2, #10
 8009cba:	f04f 0300 	mov.w	r3, #0
 8009cbe:	dbea      	blt.n	8009c96 <_dtoa_r+0x55e>
 8009cc0:	9b07      	ldr	r3, [sp, #28]
 8009cc2:	9a06      	ldr	r2, [sp, #24]
 8009cc4:	2a01      	cmp	r2, #1
 8009cc6:	bfac      	ite	ge
 8009cc8:	189b      	addge	r3, r3, r2
 8009cca:	3301      	addlt	r3, #1
 8009ccc:	461d      	mov	r5, r3
 8009cce:	f04f 0a00 	mov.w	sl, #0
 8009cd2:	4659      	mov	r1, fp
 8009cd4:	2201      	movs	r2, #1
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f8cd c008 	str.w	ip, [sp, #8]
 8009cdc:	f001 fc70 	bl	800b5c0 <__lshift>
 8009ce0:	4641      	mov	r1, r8
 8009ce2:	4683      	mov	fp, r0
 8009ce4:	f001 fcc2 	bl	800b66c <__mcmp>
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	f8dd c008 	ldr.w	ip, [sp, #8]
 8009cee:	f340 82f6 	ble.w	800a2de <_dtoa_r+0xba6>
 8009cf2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009cf6:	9907      	ldr	r1, [sp, #28]
 8009cf8:	1e6b      	subs	r3, r5, #1
 8009cfa:	e004      	b.n	8009d06 <_dtoa_r+0x5ce>
 8009cfc:	428b      	cmp	r3, r1
 8009cfe:	f000 8273 	beq.w	800a1e8 <_dtoa_r+0xab0>
 8009d02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d06:	2a39      	cmp	r2, #57	; 0x39
 8009d08:	f103 0501 	add.w	r5, r3, #1
 8009d0c:	d0f6      	beq.n	8009cfc <_dtoa_r+0x5c4>
 8009d0e:	3201      	adds	r2, #1
 8009d10:	701a      	strb	r2, [r3, #0]
 8009d12:	4641      	mov	r1, r8
 8009d14:	4620      	mov	r0, r4
 8009d16:	f001 fac5 	bl	800b2a4 <_Bfree>
 8009d1a:	2e00      	cmp	r6, #0
 8009d1c:	f43f aedf 	beq.w	8009ade <_dtoa_r+0x3a6>
 8009d20:	f1ba 0f00 	cmp.w	sl, #0
 8009d24:	d005      	beq.n	8009d32 <_dtoa_r+0x5fa>
 8009d26:	45b2      	cmp	sl, r6
 8009d28:	d003      	beq.n	8009d32 <_dtoa_r+0x5fa>
 8009d2a:	4651      	mov	r1, sl
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	f001 fab9 	bl	800b2a4 <_Bfree>
 8009d32:	4631      	mov	r1, r6
 8009d34:	4620      	mov	r0, r4
 8009d36:	f001 fab5 	bl	800b2a4 <_Bfree>
 8009d3a:	e6d0      	b.n	8009ade <_dtoa_r+0x3a6>
 8009d3c:	201c      	movs	r0, #28
 8009d3e:	e783      	b.n	8009c48 <_dtoa_r+0x510>
 8009d40:	4b04      	ldr	r3, [pc, #16]	; (8009d54 <_dtoa_r+0x61c>)
 8009d42:	9a02      	ldr	r2, [sp, #8]
 8009d44:	1b5b      	subs	r3, r3, r5
 8009d46:	fa02 f003 	lsl.w	r0, r2, r3
 8009d4a:	e56d      	b.n	8009828 <_dtoa_r+0xf0>
 8009d4c:	900b      	str	r0, [sp, #44]	; 0x2c
 8009d4e:	e5b4      	b.n	80098ba <_dtoa_r+0x182>
 8009d50:	40240000 	.word	0x40240000
 8009d54:	fffffbee 	.word	0xfffffbee
 8009d58:	4631      	mov	r1, r6
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	4620      	mov	r0, r4
 8009d5e:	220a      	movs	r2, #10
 8009d60:	f001 faaa 	bl	800b2b8 <__multadd>
 8009d64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	4606      	mov	r6, r0
 8009d6a:	f340 840c 	ble.w	800a586 <_dtoa_r+0xe4e>
 8009d6e:	9306      	str	r3, [sp, #24]
 8009d70:	2d00      	cmp	r5, #0
 8009d72:	dd05      	ble.n	8009d80 <_dtoa_r+0x648>
 8009d74:	4631      	mov	r1, r6
 8009d76:	462a      	mov	r2, r5
 8009d78:	4620      	mov	r0, r4
 8009d7a:	f001 fc21 	bl	800b5c0 <__lshift>
 8009d7e:	4606      	mov	r6, r0
 8009d80:	f1b9 0f00 	cmp.w	r9, #0
 8009d84:	f040 82e9 	bne.w	800a35a <_dtoa_r+0xc22>
 8009d88:	46b1      	mov	r9, r6
 8009d8a:	9b06      	ldr	r3, [sp, #24]
 8009d8c:	9a07      	ldr	r2, [sp, #28]
 8009d8e:	3b01      	subs	r3, #1
 8009d90:	18d3      	adds	r3, r2, r3
 8009d92:	9308      	str	r3, [sp, #32]
 8009d94:	9b02      	ldr	r3, [sp, #8]
 8009d96:	f003 0301 	and.w	r3, r3, #1
 8009d9a:	9309      	str	r3, [sp, #36]	; 0x24
 8009d9c:	4617      	mov	r7, r2
 8009d9e:	4641      	mov	r1, r8
 8009da0:	4658      	mov	r0, fp
 8009da2:	f7ff fc33 	bl	800960c <quorem>
 8009da6:	4631      	mov	r1, r6
 8009da8:	4605      	mov	r5, r0
 8009daa:	4658      	mov	r0, fp
 8009dac:	f001 fc5e 	bl	800b66c <__mcmp>
 8009db0:	464a      	mov	r2, r9
 8009db2:	4682      	mov	sl, r0
 8009db4:	4641      	mov	r1, r8
 8009db6:	4620      	mov	r0, r4
 8009db8:	f001 fc7c 	bl	800b6b4 <__mdiff>
 8009dbc:	68c2      	ldr	r2, [r0, #12]
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 8009dc4:	2a00      	cmp	r2, #0
 8009dc6:	f040 81b8 	bne.w	800a13a <_dtoa_r+0xa02>
 8009dca:	4619      	mov	r1, r3
 8009dcc:	4658      	mov	r0, fp
 8009dce:	f8cd c018 	str.w	ip, [sp, #24]
 8009dd2:	9305      	str	r3, [sp, #20]
 8009dd4:	f001 fc4a 	bl	800b66c <__mcmp>
 8009dd8:	9b05      	ldr	r3, [sp, #20]
 8009dda:	9002      	str	r0, [sp, #8]
 8009ddc:	4619      	mov	r1, r3
 8009dde:	4620      	mov	r0, r4
 8009de0:	f001 fa60 	bl	800b2a4 <_Bfree>
 8009de4:	9a02      	ldr	r2, [sp, #8]
 8009de6:	f8dd c018 	ldr.w	ip, [sp, #24]
 8009dea:	b92a      	cbnz	r2, 8009df8 <_dtoa_r+0x6c0>
 8009dec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009dee:	b91b      	cbnz	r3, 8009df8 <_dtoa_r+0x6c0>
 8009df0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	f000 83a7 	beq.w	800a546 <_dtoa_r+0xe0e>
 8009df8:	f1ba 0f00 	cmp.w	sl, #0
 8009dfc:	f2c0 8251 	blt.w	800a2a2 <_dtoa_r+0xb6a>
 8009e00:	d105      	bne.n	8009e0e <_dtoa_r+0x6d6>
 8009e02:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009e04:	b91b      	cbnz	r3, 8009e0e <_dtoa_r+0x6d6>
 8009e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	f000 824a 	beq.w	800a2a2 <_dtoa_r+0xb6a>
 8009e0e:	2a00      	cmp	r2, #0
 8009e10:	f300 82b7 	bgt.w	800a382 <_dtoa_r+0xc4a>
 8009e14:	9b08      	ldr	r3, [sp, #32]
 8009e16:	f887 c000 	strb.w	ip, [r7]
 8009e1a:	f107 0a01 	add.w	sl, r7, #1
 8009e1e:	429f      	cmp	r7, r3
 8009e20:	4655      	mov	r5, sl
 8009e22:	f000 82ba 	beq.w	800a39a <_dtoa_r+0xc62>
 8009e26:	4659      	mov	r1, fp
 8009e28:	220a      	movs	r2, #10
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	4620      	mov	r0, r4
 8009e2e:	f001 fa43 	bl	800b2b8 <__multadd>
 8009e32:	454e      	cmp	r6, r9
 8009e34:	4683      	mov	fp, r0
 8009e36:	4631      	mov	r1, r6
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f04f 020a 	mov.w	r2, #10
 8009e3e:	f04f 0300 	mov.w	r3, #0
 8009e42:	f000 8174 	beq.w	800a12e <_dtoa_r+0x9f6>
 8009e46:	f001 fa37 	bl	800b2b8 <__multadd>
 8009e4a:	4649      	mov	r1, r9
 8009e4c:	4606      	mov	r6, r0
 8009e4e:	220a      	movs	r2, #10
 8009e50:	4620      	mov	r0, r4
 8009e52:	2300      	movs	r3, #0
 8009e54:	f001 fa30 	bl	800b2b8 <__multadd>
 8009e58:	4657      	mov	r7, sl
 8009e5a:	4681      	mov	r9, r0
 8009e5c:	e79f      	b.n	8009d9e <_dtoa_r+0x666>
 8009e5e:	2301      	movs	r3, #1
 8009e60:	9309      	str	r3, [sp, #36]	; 0x24
 8009e62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	f340 8213 	ble.w	800a290 <_dtoa_r+0xb58>
 8009e6a:	461f      	mov	r7, r3
 8009e6c:	461e      	mov	r6, r3
 8009e6e:	930c      	str	r3, [sp, #48]	; 0x30
 8009e70:	9306      	str	r3, [sp, #24]
 8009e72:	2100      	movs	r1, #0
 8009e74:	2f17      	cmp	r7, #23
 8009e76:	6461      	str	r1, [r4, #68]	; 0x44
 8009e78:	d90a      	bls.n	8009e90 <_dtoa_r+0x758>
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	2304      	movs	r3, #4
 8009e7e:	005b      	lsls	r3, r3, #1
 8009e80:	f103 0014 	add.w	r0, r3, #20
 8009e84:	4287      	cmp	r7, r0
 8009e86:	4611      	mov	r1, r2
 8009e88:	f102 0201 	add.w	r2, r2, #1
 8009e8c:	d2f7      	bcs.n	8009e7e <_dtoa_r+0x746>
 8009e8e:	6461      	str	r1, [r4, #68]	; 0x44
 8009e90:	4620      	mov	r0, r4
 8009e92:	f001 f9e1 	bl	800b258 <_Balloc>
 8009e96:	2e0e      	cmp	r6, #14
 8009e98:	9007      	str	r0, [sp, #28]
 8009e9a:	6420      	str	r0, [r4, #64]	; 0x40
 8009e9c:	f63f ad5c 	bhi.w	8009958 <_dtoa_r+0x220>
 8009ea0:	2d00      	cmp	r5, #0
 8009ea2:	f43f ad59 	beq.w	8009958 <_dtoa_r+0x220>
 8009ea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009eaa:	9904      	ldr	r1, [sp, #16]
 8009eac:	2900      	cmp	r1, #0
 8009eae:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009eb2:	f340 8221 	ble.w	800a2f8 <_dtoa_r+0xbc0>
 8009eb6:	4bb7      	ldr	r3, [pc, #732]	; (800a194 <_dtoa_r+0xa5c>)
 8009eb8:	f001 020f 	and.w	r2, r1, #15
 8009ebc:	110d      	asrs	r5, r1, #4
 8009ebe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ec2:	06e9      	lsls	r1, r5, #27
 8009ec4:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009ec8:	f140 81db 	bpl.w	800a282 <_dtoa_r+0xb4a>
 8009ecc:	4bb2      	ldr	r3, [pc, #712]	; (800a198 <_dtoa_r+0xa60>)
 8009ece:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009ed2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ed6:	f7fd fc8d 	bl	80077f4 <__aeabi_ddiv>
 8009eda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ede:	f005 050f 	and.w	r5, r5, #15
 8009ee2:	f04f 0803 	mov.w	r8, #3
 8009ee6:	b18d      	cbz	r5, 8009f0c <_dtoa_r+0x7d4>
 8009ee8:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 800a198 <_dtoa_r+0xa60>
 8009eec:	4630      	mov	r0, r6
 8009eee:	4639      	mov	r1, r7
 8009ef0:	07ea      	lsls	r2, r5, #31
 8009ef2:	d505      	bpl.n	8009f00 <_dtoa_r+0x7c8>
 8009ef4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009ef8:	f108 0801 	add.w	r8, r8, #1
 8009efc:	f7fd fb50 	bl	80075a0 <__aeabi_dmul>
 8009f00:	106d      	asrs	r5, r5, #1
 8009f02:	f109 0908 	add.w	r9, r9, #8
 8009f06:	d1f3      	bne.n	8009ef0 <_dtoa_r+0x7b8>
 8009f08:	4606      	mov	r6, r0
 8009f0a:	460f      	mov	r7, r1
 8009f0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f10:	4632      	mov	r2, r6
 8009f12:	463b      	mov	r3, r7
 8009f14:	f7fd fc6e 	bl	80077f4 <__aeabi_ddiv>
 8009f18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f1e:	b143      	cbz	r3, 8009f32 <_dtoa_r+0x7fa>
 8009f20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f24:	2200      	movs	r2, #0
 8009f26:	4b9d      	ldr	r3, [pc, #628]	; (800a19c <_dtoa_r+0xa64>)
 8009f28:	f7fd fdac 	bl	8007a84 <__aeabi_dcmplt>
 8009f2c:	2800      	cmp	r0, #0
 8009f2e:	f040 82ac 	bne.w	800a48a <_dtoa_r+0xd52>
 8009f32:	4640      	mov	r0, r8
 8009f34:	f7fd face 	bl	80074d4 <__aeabi_i2d>
 8009f38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f3c:	f7fd fb30 	bl	80075a0 <__aeabi_dmul>
 8009f40:	4b97      	ldr	r3, [pc, #604]	; (800a1a0 <_dtoa_r+0xa68>)
 8009f42:	2200      	movs	r2, #0
 8009f44:	f7fd f97a 	bl	800723c <__adddf3>
 8009f48:	9b06      	ldr	r3, [sp, #24]
 8009f4a:	4606      	mov	r6, r0
 8009f4c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	f000 8162 	beq.w	800a21a <_dtoa_r+0xae2>
 8009f56:	9b04      	ldr	r3, [sp, #16]
 8009f58:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8009f5c:	9312      	str	r3, [sp, #72]	; 0x48
 8009f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	f000 8221 	beq.w	800a3a8 <_dtoa_r+0xc70>
 8009f66:	4b8b      	ldr	r3, [pc, #556]	; (800a194 <_dtoa_r+0xa5c>)
 8009f68:	498e      	ldr	r1, [pc, #568]	; (800a1a4 <_dtoa_r+0xa6c>)
 8009f6a:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8009f6e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009f72:	2000      	movs	r0, #0
 8009f74:	f7fd fc3e 	bl	80077f4 <__aeabi_ddiv>
 8009f78:	4632      	mov	r2, r6
 8009f7a:	463b      	mov	r3, r7
 8009f7c:	f7fd f95c 	bl	8007238 <__aeabi_dsub>
 8009f80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009f84:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009f88:	4639      	mov	r1, r7
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	f7fd fda2 	bl	8007ad4 <__aeabi_d2iz>
 8009f90:	4605      	mov	r5, r0
 8009f92:	f7fd fa9f 	bl	80074d4 <__aeabi_i2d>
 8009f96:	3530      	adds	r5, #48	; 0x30
 8009f98:	4602      	mov	r2, r0
 8009f9a:	460b      	mov	r3, r1
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	4639      	mov	r1, r7
 8009fa0:	f7fd f94a 	bl	8007238 <__aeabi_dsub>
 8009fa4:	fa5f f885 	uxtb.w	r8, r5
 8009fa8:	9d07      	ldr	r5, [sp, #28]
 8009faa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009fae:	f885 8000 	strb.w	r8, [r5]
 8009fb2:	4606      	mov	r6, r0
 8009fb4:	460f      	mov	r7, r1
 8009fb6:	3501      	adds	r5, #1
 8009fb8:	f7fd fd64 	bl	8007a84 <__aeabi_dcmplt>
 8009fbc:	2800      	cmp	r0, #0
 8009fbe:	f040 82b2 	bne.w	800a526 <_dtoa_r+0xdee>
 8009fc2:	4632      	mov	r2, r6
 8009fc4:	463b      	mov	r3, r7
 8009fc6:	2000      	movs	r0, #0
 8009fc8:	4974      	ldr	r1, [pc, #464]	; (800a19c <_dtoa_r+0xa64>)
 8009fca:	f7fd f935 	bl	8007238 <__aeabi_dsub>
 8009fce:	4602      	mov	r2, r0
 8009fd0:	460b      	mov	r3, r1
 8009fd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009fd6:	f7fd fd73 	bl	8007ac0 <__aeabi_dcmpgt>
 8009fda:	2800      	cmp	r0, #0
 8009fdc:	f040 82ac 	bne.w	800a538 <_dtoa_r+0xe00>
 8009fe0:	f1b9 0f01 	cmp.w	r9, #1
 8009fe4:	f340 8138 	ble.w	800a258 <_dtoa_r+0xb20>
 8009fe8:	9b07      	ldr	r3, [sp, #28]
 8009fea:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
 8009fee:	f8cd b008 	str.w	fp, [sp, #8]
 8009ff2:	4499      	add	r9, r3
 8009ff4:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 8009ff8:	46a0      	mov	r8, r4
 8009ffa:	e00d      	b.n	800a018 <_dtoa_r+0x8e0>
 8009ffc:	2000      	movs	r0, #0
 8009ffe:	4967      	ldr	r1, [pc, #412]	; (800a19c <_dtoa_r+0xa64>)
 800a000:	f7fd f91a 	bl	8007238 <__aeabi_dsub>
 800a004:	4652      	mov	r2, sl
 800a006:	465b      	mov	r3, fp
 800a008:	f7fd fd3c 	bl	8007a84 <__aeabi_dcmplt>
 800a00c:	2800      	cmp	r0, #0
 800a00e:	f040 828e 	bne.w	800a52e <_dtoa_r+0xdf6>
 800a012:	454d      	cmp	r5, r9
 800a014:	f000 811b 	beq.w	800a24e <_dtoa_r+0xb16>
 800a018:	4650      	mov	r0, sl
 800a01a:	4659      	mov	r1, fp
 800a01c:	2200      	movs	r2, #0
 800a01e:	4b62      	ldr	r3, [pc, #392]	; (800a1a8 <_dtoa_r+0xa70>)
 800a020:	f7fd fabe 	bl	80075a0 <__aeabi_dmul>
 800a024:	2200      	movs	r2, #0
 800a026:	4b60      	ldr	r3, [pc, #384]	; (800a1a8 <_dtoa_r+0xa70>)
 800a028:	4682      	mov	sl, r0
 800a02a:	468b      	mov	fp, r1
 800a02c:	4630      	mov	r0, r6
 800a02e:	4639      	mov	r1, r7
 800a030:	f7fd fab6 	bl	80075a0 <__aeabi_dmul>
 800a034:	460f      	mov	r7, r1
 800a036:	4606      	mov	r6, r0
 800a038:	f7fd fd4c 	bl	8007ad4 <__aeabi_d2iz>
 800a03c:	4604      	mov	r4, r0
 800a03e:	f7fd fa49 	bl	80074d4 <__aeabi_i2d>
 800a042:	4602      	mov	r2, r0
 800a044:	460b      	mov	r3, r1
 800a046:	4630      	mov	r0, r6
 800a048:	4639      	mov	r1, r7
 800a04a:	f7fd f8f5 	bl	8007238 <__aeabi_dsub>
 800a04e:	3430      	adds	r4, #48	; 0x30
 800a050:	b2e4      	uxtb	r4, r4
 800a052:	4652      	mov	r2, sl
 800a054:	465b      	mov	r3, fp
 800a056:	f805 4b01 	strb.w	r4, [r5], #1
 800a05a:	4606      	mov	r6, r0
 800a05c:	460f      	mov	r7, r1
 800a05e:	f7fd fd11 	bl	8007a84 <__aeabi_dcmplt>
 800a062:	4632      	mov	r2, r6
 800a064:	463b      	mov	r3, r7
 800a066:	2800      	cmp	r0, #0
 800a068:	d0c8      	beq.n	8009ffc <_dtoa_r+0x8c4>
 800a06a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a06c:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a070:	9304      	str	r3, [sp, #16]
 800a072:	4644      	mov	r4, r8
 800a074:	e533      	b.n	8009ade <_dtoa_r+0x3a6>
 800a076:	2300      	movs	r3, #0
 800a078:	9309      	str	r3, [sp, #36]	; 0x24
 800a07a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a07c:	9a04      	ldr	r2, [sp, #16]
 800a07e:	4413      	add	r3, r2
 800a080:	930c      	str	r3, [sp, #48]	; 0x30
 800a082:	3301      	adds	r3, #1
 800a084:	2b00      	cmp	r3, #0
 800a086:	9306      	str	r3, [sp, #24]
 800a088:	f340 8109 	ble.w	800a29e <_dtoa_r+0xb66>
 800a08c:	9e06      	ldr	r6, [sp, #24]
 800a08e:	4637      	mov	r7, r6
 800a090:	e6ef      	b.n	8009e72 <_dtoa_r+0x73a>
 800a092:	2300      	movs	r3, #0
 800a094:	9309      	str	r3, [sp, #36]	; 0x24
 800a096:	e6e4      	b.n	8009e62 <_dtoa_r+0x72a>
 800a098:	9b06      	ldr	r3, [sp, #24]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	f73f ac6d 	bgt.w	800997a <_dtoa_r+0x242>
 800a0a0:	f040 8262 	bne.w	800a568 <_dtoa_r+0xe30>
 800a0a4:	4640      	mov	r0, r8
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	4b40      	ldr	r3, [pc, #256]	; (800a1ac <_dtoa_r+0xa74>)
 800a0aa:	4649      	mov	r1, r9
 800a0ac:	f7fd fa78 	bl	80075a0 <__aeabi_dmul>
 800a0b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0b4:	f7fd fcfa 	bl	8007aac <__aeabi_dcmpge>
 800a0b8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800a0bc:	4646      	mov	r6, r8
 800a0be:	2800      	cmp	r0, #0
 800a0c0:	f000 808a 	beq.w	800a1d8 <_dtoa_r+0xaa0>
 800a0c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0c6:	9d07      	ldr	r5, [sp, #28]
 800a0c8:	43db      	mvns	r3, r3
 800a0ca:	9304      	str	r3, [sp, #16]
 800a0cc:	4641      	mov	r1, r8
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	f001 f8e8 	bl	800b2a4 <_Bfree>
 800a0d4:	2e00      	cmp	r6, #0
 800a0d6:	f47f ae2c 	bne.w	8009d32 <_dtoa_r+0x5fa>
 800a0da:	e500      	b.n	8009ade <_dtoa_r+0x3a6>
 800a0dc:	4659      	mov	r1, fp
 800a0de:	4620      	mov	r0, r4
 800a0e0:	f001 fa1e 	bl	800b520 <__pow5mult>
 800a0e4:	4683      	mov	fp, r0
 800a0e6:	e557      	b.n	8009b98 <_dtoa_r+0x460>
 800a0e8:	9b02      	ldr	r3, [sp, #8]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	f47f ad66 	bne.w	8009bbc <_dtoa_r+0x484>
 800a0f0:	9b03      	ldr	r3, [sp, #12]
 800a0f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	f47f ad94 	bne.w	8009c24 <_dtoa_r+0x4ec>
 800a0fc:	9b03      	ldr	r3, [sp, #12]
 800a0fe:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800a102:	0d3f      	lsrs	r7, r7, #20
 800a104:	053f      	lsls	r7, r7, #20
 800a106:	2f00      	cmp	r7, #0
 800a108:	f000 821a 	beq.w	800a540 <_dtoa_r+0xe08>
 800a10c:	9b05      	ldr	r3, [sp, #20]
 800a10e:	3301      	adds	r3, #1
 800a110:	9305      	str	r3, [sp, #20]
 800a112:	f10a 0a01 	add.w	sl, sl, #1
 800a116:	f04f 0901 	mov.w	r9, #1
 800a11a:	e585      	b.n	8009c28 <_dtoa_r+0x4f0>
 800a11c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a11e:	2a00      	cmp	r2, #0
 800a120:	f000 81a5 	beq.w	800a46e <_dtoa_r+0xd36>
 800a124:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a128:	9f08      	ldr	r7, [sp, #32]
 800a12a:	9d05      	ldr	r5, [sp, #20]
 800a12c:	e4ff      	b.n	8009b2e <_dtoa_r+0x3f6>
 800a12e:	f001 f8c3 	bl	800b2b8 <__multadd>
 800a132:	4657      	mov	r7, sl
 800a134:	4606      	mov	r6, r0
 800a136:	4681      	mov	r9, r0
 800a138:	e631      	b.n	8009d9e <_dtoa_r+0x666>
 800a13a:	4601      	mov	r1, r0
 800a13c:	4620      	mov	r0, r4
 800a13e:	f8cd c008 	str.w	ip, [sp, #8]
 800a142:	f001 f8af 	bl	800b2a4 <_Bfree>
 800a146:	2201      	movs	r2, #1
 800a148:	f8dd c008 	ldr.w	ip, [sp, #8]
 800a14c:	e654      	b.n	8009df8 <_dtoa_r+0x6c0>
 800a14e:	4658      	mov	r0, fp
 800a150:	4641      	mov	r1, r8
 800a152:	f001 fa8b 	bl	800b66c <__mcmp>
 800a156:	2800      	cmp	r0, #0
 800a158:	f6bf ad91 	bge.w	8009c7e <_dtoa_r+0x546>
 800a15c:	9f04      	ldr	r7, [sp, #16]
 800a15e:	4659      	mov	r1, fp
 800a160:	2300      	movs	r3, #0
 800a162:	4620      	mov	r0, r4
 800a164:	220a      	movs	r2, #10
 800a166:	3f01      	subs	r7, #1
 800a168:	9704      	str	r7, [sp, #16]
 800a16a:	f001 f8a5 	bl	800b2b8 <__multadd>
 800a16e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a170:	4683      	mov	fp, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	f47f adf0 	bne.w	8009d58 <_dtoa_r+0x620>
 800a178:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	f340 81f8 	ble.w	800a570 <_dtoa_r+0xe38>
 800a180:	9306      	str	r3, [sp, #24]
 800a182:	e583      	b.n	8009c8c <_dtoa_r+0x554>
 800a184:	9807      	ldr	r0, [sp, #28]
 800a186:	f7ff bb0b 	b.w	80097a0 <_dtoa_r+0x68>
 800a18a:	9b02      	ldr	r3, [sp, #8]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	f47f ad49 	bne.w	8009c24 <_dtoa_r+0x4ec>
 800a192:	e7ad      	b.n	800a0f0 <_dtoa_r+0x9b8>
 800a194:	0800c720 	.word	0x0800c720
 800a198:	0800c7f8 	.word	0x0800c7f8
 800a19c:	3ff00000 	.word	0x3ff00000
 800a1a0:	401c0000 	.word	0x401c0000
 800a1a4:	3fe00000 	.word	0x3fe00000
 800a1a8:	40240000 	.word	0x40240000
 800a1ac:	40140000 	.word	0x40140000
 800a1b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a1b2:	2b02      	cmp	r3, #2
 800a1b4:	f77f ad67 	ble.w	8009c86 <_dtoa_r+0x54e>
 800a1b8:	9b06      	ldr	r3, [sp, #24]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d182      	bne.n	800a0c4 <_dtoa_r+0x98c>
 800a1be:	4641      	mov	r1, r8
 800a1c0:	2205      	movs	r2, #5
 800a1c2:	4620      	mov	r0, r4
 800a1c4:	f001 f878 	bl	800b2b8 <__multadd>
 800a1c8:	4680      	mov	r8, r0
 800a1ca:	4641      	mov	r1, r8
 800a1cc:	4658      	mov	r0, fp
 800a1ce:	f001 fa4d 	bl	800b66c <__mcmp>
 800a1d2:	2800      	cmp	r0, #0
 800a1d4:	f77f af76 	ble.w	800a0c4 <_dtoa_r+0x98c>
 800a1d8:	9a04      	ldr	r2, [sp, #16]
 800a1da:	9907      	ldr	r1, [sp, #28]
 800a1dc:	2331      	movs	r3, #49	; 0x31
 800a1de:	3201      	adds	r2, #1
 800a1e0:	9204      	str	r2, [sp, #16]
 800a1e2:	700b      	strb	r3, [r1, #0]
 800a1e4:	1c4d      	adds	r5, r1, #1
 800a1e6:	e771      	b.n	800a0cc <_dtoa_r+0x994>
 800a1e8:	9a04      	ldr	r2, [sp, #16]
 800a1ea:	3201      	adds	r2, #1
 800a1ec:	9204      	str	r2, [sp, #16]
 800a1ee:	9a07      	ldr	r2, [sp, #28]
 800a1f0:	2331      	movs	r3, #49	; 0x31
 800a1f2:	7013      	strb	r3, [r2, #0]
 800a1f4:	e58d      	b.n	8009d12 <_dtoa_r+0x5da>
 800a1f6:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a1fa:	9c05      	ldr	r4, [sp, #20]
 800a1fc:	e46f      	b.n	8009ade <_dtoa_r+0x3a6>
 800a1fe:	4640      	mov	r0, r8
 800a200:	f7fd f968 	bl	80074d4 <__aeabi_i2d>
 800a204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a208:	f7fd f9ca 	bl	80075a0 <__aeabi_dmul>
 800a20c:	2200      	movs	r2, #0
 800a20e:	4bbc      	ldr	r3, [pc, #752]	; (800a500 <_dtoa_r+0xdc8>)
 800a210:	f7fd f814 	bl	800723c <__adddf3>
 800a214:	4606      	mov	r6, r0
 800a216:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800a21a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a21e:	2200      	movs	r2, #0
 800a220:	4bb8      	ldr	r3, [pc, #736]	; (800a504 <_dtoa_r+0xdcc>)
 800a222:	f7fd f809 	bl	8007238 <__aeabi_dsub>
 800a226:	4632      	mov	r2, r6
 800a228:	463b      	mov	r3, r7
 800a22a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a22e:	f7fd fc47 	bl	8007ac0 <__aeabi_dcmpgt>
 800a232:	4680      	mov	r8, r0
 800a234:	2800      	cmp	r0, #0
 800a236:	f040 80b3 	bne.w	800a3a0 <_dtoa_r+0xc68>
 800a23a:	4632      	mov	r2, r6
 800a23c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800a240:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a244:	f7fd fc1e 	bl	8007a84 <__aeabi_dcmplt>
 800a248:	b130      	cbz	r0, 800a258 <_dtoa_r+0xb20>
 800a24a:	4646      	mov	r6, r8
 800a24c:	e73a      	b.n	800a0c4 <_dtoa_r+0x98c>
 800a24e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800a252:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a256:	4644      	mov	r4, r8
 800a258:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a25c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a260:	f7ff bb7a 	b.w	8009958 <_dtoa_r+0x220>
 800a264:	4659      	mov	r1, fp
 800a266:	9a08      	ldr	r2, [sp, #32]
 800a268:	4620      	mov	r0, r4
 800a26a:	f001 f959 	bl	800b520 <__pow5mult>
 800a26e:	4683      	mov	fp, r0
 800a270:	e492      	b.n	8009b98 <_dtoa_r+0x460>
 800a272:	9b08      	ldr	r3, [sp, #32]
 800a274:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a276:	9708      	str	r7, [sp, #32]
 800a278:	1afb      	subs	r3, r7, r3
 800a27a:	441a      	add	r2, r3
 800a27c:	920a      	str	r2, [sp, #40]	; 0x28
 800a27e:	2700      	movs	r7, #0
 800a280:	e44f      	b.n	8009b22 <_dtoa_r+0x3ea>
 800a282:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a286:	f04f 0802 	mov.w	r8, #2
 800a28a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a28e:	e62a      	b.n	8009ee6 <_dtoa_r+0x7ae>
 800a290:	2601      	movs	r6, #1
 800a292:	9621      	str	r6, [sp, #132]	; 0x84
 800a294:	960c      	str	r6, [sp, #48]	; 0x30
 800a296:	9606      	str	r6, [sp, #24]
 800a298:	2100      	movs	r1, #0
 800a29a:	6461      	str	r1, [r4, #68]	; 0x44
 800a29c:	e5f8      	b.n	8009e90 <_dtoa_r+0x758>
 800a29e:	461e      	mov	r6, r3
 800a2a0:	e7fa      	b.n	800a298 <_dtoa_r+0xb60>
 800a2a2:	2a00      	cmp	r2, #0
 800a2a4:	dd15      	ble.n	800a2d2 <_dtoa_r+0xb9a>
 800a2a6:	4659      	mov	r1, fp
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	4620      	mov	r0, r4
 800a2ac:	f8cd c008 	str.w	ip, [sp, #8]
 800a2b0:	f001 f986 	bl	800b5c0 <__lshift>
 800a2b4:	4641      	mov	r1, r8
 800a2b6:	4683      	mov	fp, r0
 800a2b8:	f001 f9d8 	bl	800b66c <__mcmp>
 800a2bc:	2800      	cmp	r0, #0
 800a2be:	f8dd c008 	ldr.w	ip, [sp, #8]
 800a2c2:	f340 814a 	ble.w	800a55a <_dtoa_r+0xe22>
 800a2c6:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800a2ca:	f000 8106 	beq.w	800a4da <_dtoa_r+0xda2>
 800a2ce:	f10c 0c01 	add.w	ip, ip, #1
 800a2d2:	46b2      	mov	sl, r6
 800a2d4:	f887 c000 	strb.w	ip, [r7]
 800a2d8:	1c7d      	adds	r5, r7, #1
 800a2da:	464e      	mov	r6, r9
 800a2dc:	e519      	b.n	8009d12 <_dtoa_r+0x5da>
 800a2de:	d104      	bne.n	800a2ea <_dtoa_r+0xbb2>
 800a2e0:	f01c 0f01 	tst.w	ip, #1
 800a2e4:	d001      	beq.n	800a2ea <_dtoa_r+0xbb2>
 800a2e6:	e504      	b.n	8009cf2 <_dtoa_r+0x5ba>
 800a2e8:	4615      	mov	r5, r2
 800a2ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a2ee:	2b30      	cmp	r3, #48	; 0x30
 800a2f0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a2f4:	d0f8      	beq.n	800a2e8 <_dtoa_r+0xbb0>
 800a2f6:	e50c      	b.n	8009d12 <_dtoa_r+0x5da>
 800a2f8:	9b04      	ldr	r3, [sp, #16]
 800a2fa:	425d      	negs	r5, r3
 800a2fc:	2d00      	cmp	r5, #0
 800a2fe:	f000 80bd 	beq.w	800a47c <_dtoa_r+0xd44>
 800a302:	4b81      	ldr	r3, [pc, #516]	; (800a508 <_dtoa_r+0xdd0>)
 800a304:	f005 020f 	and.w	r2, r5, #15
 800a308:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a310:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a314:	f7fd f944 	bl	80075a0 <__aeabi_dmul>
 800a318:	112d      	asrs	r5, r5, #4
 800a31a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a31e:	f000 812c 	beq.w	800a57a <_dtoa_r+0xe42>
 800a322:	4e7a      	ldr	r6, [pc, #488]	; (800a50c <_dtoa_r+0xdd4>)
 800a324:	f04f 0802 	mov.w	r8, #2
 800a328:	07eb      	lsls	r3, r5, #31
 800a32a:	d505      	bpl.n	800a338 <_dtoa_r+0xc00>
 800a32c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a330:	f108 0801 	add.w	r8, r8, #1
 800a334:	f7fd f934 	bl	80075a0 <__aeabi_dmul>
 800a338:	106d      	asrs	r5, r5, #1
 800a33a:	f106 0608 	add.w	r6, r6, #8
 800a33e:	d1f3      	bne.n	800a328 <_dtoa_r+0xbf0>
 800a340:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a344:	e5ea      	b.n	8009f1c <_dtoa_r+0x7e4>
 800a346:	9a04      	ldr	r2, [sp, #16]
 800a348:	3201      	adds	r2, #1
 800a34a:	9204      	str	r2, [sp, #16]
 800a34c:	9a07      	ldr	r2, [sp, #28]
 800a34e:	2330      	movs	r3, #48	; 0x30
 800a350:	7013      	strb	r3, [r2, #0]
 800a352:	2331      	movs	r3, #49	; 0x31
 800a354:	7013      	strb	r3, [r2, #0]
 800a356:	f7ff bbc2 	b.w	8009ade <_dtoa_r+0x3a6>
 800a35a:	6871      	ldr	r1, [r6, #4]
 800a35c:	4620      	mov	r0, r4
 800a35e:	f000 ff7b 	bl	800b258 <_Balloc>
 800a362:	6933      	ldr	r3, [r6, #16]
 800a364:	1c9a      	adds	r2, r3, #2
 800a366:	4605      	mov	r5, r0
 800a368:	0092      	lsls	r2, r2, #2
 800a36a:	f106 010c 	add.w	r1, r6, #12
 800a36e:	300c      	adds	r0, #12
 800a370:	f7fc fec4 	bl	80070fc <memcpy>
 800a374:	4620      	mov	r0, r4
 800a376:	4629      	mov	r1, r5
 800a378:	2201      	movs	r2, #1
 800a37a:	f001 f921 	bl	800b5c0 <__lshift>
 800a37e:	4681      	mov	r9, r0
 800a380:	e503      	b.n	8009d8a <_dtoa_r+0x652>
 800a382:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800a386:	f000 80a8 	beq.w	800a4da <_dtoa_r+0xda2>
 800a38a:	f10c 0c01 	add.w	ip, ip, #1
 800a38e:	46b2      	mov	sl, r6
 800a390:	f887 c000 	strb.w	ip, [r7]
 800a394:	1c7d      	adds	r5, r7, #1
 800a396:	464e      	mov	r6, r9
 800a398:	e4bb      	b.n	8009d12 <_dtoa_r+0x5da>
 800a39a:	46b2      	mov	sl, r6
 800a39c:	464e      	mov	r6, r9
 800a39e:	e498      	b.n	8009cd2 <_dtoa_r+0x59a>
 800a3a0:	f04f 0800 	mov.w	r8, #0
 800a3a4:	4646      	mov	r6, r8
 800a3a6:	e717      	b.n	800a1d8 <_dtoa_r+0xaa0>
 800a3a8:	4957      	ldr	r1, [pc, #348]	; (800a508 <_dtoa_r+0xdd0>)
 800a3aa:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 800a3ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a3b2:	4632      	mov	r2, r6
 800a3b4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a3b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3ba:	463b      	mov	r3, r7
 800a3bc:	f7fd f8f0 	bl	80075a0 <__aeabi_dmul>
 800a3c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a3c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a3c8:	4639      	mov	r1, r7
 800a3ca:	4630      	mov	r0, r6
 800a3cc:	f7fd fb82 	bl	8007ad4 <__aeabi_d2iz>
 800a3d0:	4605      	mov	r5, r0
 800a3d2:	f7fd f87f 	bl	80074d4 <__aeabi_i2d>
 800a3d6:	4602      	mov	r2, r0
 800a3d8:	460b      	mov	r3, r1
 800a3da:	4630      	mov	r0, r6
 800a3dc:	4639      	mov	r1, r7
 800a3de:	f7fc ff2b 	bl	8007238 <__aeabi_dsub>
 800a3e2:	9a07      	ldr	r2, [sp, #28]
 800a3e4:	3530      	adds	r5, #48	; 0x30
 800a3e6:	f1b9 0f01 	cmp.w	r9, #1
 800a3ea:	7015      	strb	r5, [r2, #0]
 800a3ec:	4606      	mov	r6, r0
 800a3ee:	460f      	mov	r7, r1
 800a3f0:	f102 0501 	add.w	r5, r2, #1
 800a3f4:	d023      	beq.n	800a43e <_dtoa_r+0xd06>
 800a3f6:	9b07      	ldr	r3, [sp, #28]
 800a3f8:	f8cd a008 	str.w	sl, [sp, #8]
 800a3fc:	444b      	add	r3, r9
 800a3fe:	465e      	mov	r6, fp
 800a400:	469a      	mov	sl, r3
 800a402:	46ab      	mov	fp, r5
 800a404:	2200      	movs	r2, #0
 800a406:	4b42      	ldr	r3, [pc, #264]	; (800a510 <_dtoa_r+0xdd8>)
 800a408:	f7fd f8ca 	bl	80075a0 <__aeabi_dmul>
 800a40c:	4689      	mov	r9, r1
 800a40e:	4680      	mov	r8, r0
 800a410:	f7fd fb60 	bl	8007ad4 <__aeabi_d2iz>
 800a414:	4607      	mov	r7, r0
 800a416:	f7fd f85d 	bl	80074d4 <__aeabi_i2d>
 800a41a:	3730      	adds	r7, #48	; 0x30
 800a41c:	4602      	mov	r2, r0
 800a41e:	460b      	mov	r3, r1
 800a420:	4640      	mov	r0, r8
 800a422:	4649      	mov	r1, r9
 800a424:	f7fc ff08 	bl	8007238 <__aeabi_dsub>
 800a428:	f80b 7b01 	strb.w	r7, [fp], #1
 800a42c:	45d3      	cmp	fp, sl
 800a42e:	d1e9      	bne.n	800a404 <_dtoa_r+0xccc>
 800a430:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a432:	f8dd a008 	ldr.w	sl, [sp, #8]
 800a436:	46b3      	mov	fp, r6
 800a438:	460f      	mov	r7, r1
 800a43a:	4606      	mov	r6, r0
 800a43c:	441d      	add	r5, r3
 800a43e:	2200      	movs	r2, #0
 800a440:	4b34      	ldr	r3, [pc, #208]	; (800a514 <_dtoa_r+0xddc>)
 800a442:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a446:	f7fc fef9 	bl	800723c <__adddf3>
 800a44a:	4632      	mov	r2, r6
 800a44c:	463b      	mov	r3, r7
 800a44e:	f7fd fb19 	bl	8007a84 <__aeabi_dcmplt>
 800a452:	2800      	cmp	r0, #0
 800a454:	d047      	beq.n	800a4e6 <_dtoa_r+0xdae>
 800a456:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a458:	9304      	str	r3, [sp, #16]
 800a45a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 800a45e:	f7ff bb2c 	b.w	8009aba <_dtoa_r+0x382>
 800a462:	9b05      	ldr	r3, [sp, #20]
 800a464:	9a06      	ldr	r2, [sp, #24]
 800a466:	1a9d      	subs	r5, r3, r2
 800a468:	2300      	movs	r3, #0
 800a46a:	f7ff bb60 	b.w	8009b2e <_dtoa_r+0x3f6>
 800a46e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a470:	9f08      	ldr	r7, [sp, #32]
 800a472:	9d05      	ldr	r5, [sp, #20]
 800a474:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a478:	f7ff bb59 	b.w	8009b2e <_dtoa_r+0x3f6>
 800a47c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a480:	f04f 0802 	mov.w	r8, #2
 800a484:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a488:	e548      	b.n	8009f1c <_dtoa_r+0x7e4>
 800a48a:	9b06      	ldr	r3, [sp, #24]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f43f aeb6 	beq.w	800a1fe <_dtoa_r+0xac6>
 800a492:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a494:	2d00      	cmp	r5, #0
 800a496:	f77f aedf 	ble.w	800a258 <_dtoa_r+0xb20>
 800a49a:	2200      	movs	r2, #0
 800a49c:	4b1c      	ldr	r3, [pc, #112]	; (800a510 <_dtoa_r+0xdd8>)
 800a49e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4a2:	f7fd f87d 	bl	80075a0 <__aeabi_dmul>
 800a4a6:	4606      	mov	r6, r0
 800a4a8:	460f      	mov	r7, r1
 800a4aa:	f108 0001 	add.w	r0, r8, #1
 800a4ae:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a4b2:	f7fd f80f 	bl	80074d4 <__aeabi_i2d>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	460b      	mov	r3, r1
 800a4ba:	4630      	mov	r0, r6
 800a4bc:	4639      	mov	r1, r7
 800a4be:	f7fd f86f 	bl	80075a0 <__aeabi_dmul>
 800a4c2:	4b0f      	ldr	r3, [pc, #60]	; (800a500 <_dtoa_r+0xdc8>)
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	f7fc feb9 	bl	800723c <__adddf3>
 800a4ca:	9b04      	ldr	r3, [sp, #16]
 800a4cc:	3b01      	subs	r3, #1
 800a4ce:	4606      	mov	r6, r0
 800a4d0:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800a4d4:	9312      	str	r3, [sp, #72]	; 0x48
 800a4d6:	46a9      	mov	r9, r5
 800a4d8:	e541      	b.n	8009f5e <_dtoa_r+0x826>
 800a4da:	2239      	movs	r2, #57	; 0x39
 800a4dc:	46b2      	mov	sl, r6
 800a4de:	703a      	strb	r2, [r7, #0]
 800a4e0:	464e      	mov	r6, r9
 800a4e2:	1c7d      	adds	r5, r7, #1
 800a4e4:	e407      	b.n	8009cf6 <_dtoa_r+0x5be>
 800a4e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a4ea:	2000      	movs	r0, #0
 800a4ec:	4909      	ldr	r1, [pc, #36]	; (800a514 <_dtoa_r+0xddc>)
 800a4ee:	f7fc fea3 	bl	8007238 <__aeabi_dsub>
 800a4f2:	4632      	mov	r2, r6
 800a4f4:	463b      	mov	r3, r7
 800a4f6:	f7fd fae3 	bl	8007ac0 <__aeabi_dcmpgt>
 800a4fa:	b970      	cbnz	r0, 800a51a <_dtoa_r+0xde2>
 800a4fc:	e6ac      	b.n	800a258 <_dtoa_r+0xb20>
 800a4fe:	bf00      	nop
 800a500:	401c0000 	.word	0x401c0000
 800a504:	40140000 	.word	0x40140000
 800a508:	0800c720 	.word	0x0800c720
 800a50c:	0800c7f8 	.word	0x0800c7f8
 800a510:	40240000 	.word	0x40240000
 800a514:	3fe00000 	.word	0x3fe00000
 800a518:	4615      	mov	r5, r2
 800a51a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a51e:	2b30      	cmp	r3, #48	; 0x30
 800a520:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a524:	d0f8      	beq.n	800a518 <_dtoa_r+0xde0>
 800a526:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a528:	9304      	str	r3, [sp, #16]
 800a52a:	f7ff bad8 	b.w	8009ade <_dtoa_r+0x3a6>
 800a52e:	4643      	mov	r3, r8
 800a530:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a534:	46a0      	mov	r8, r4
 800a536:	461c      	mov	r4, r3
 800a538:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a53a:	9304      	str	r3, [sp, #16]
 800a53c:	f7ff babd 	b.w	8009aba <_dtoa_r+0x382>
 800a540:	46b9      	mov	r9, r7
 800a542:	f7ff bb71 	b.w	8009c28 <_dtoa_r+0x4f0>
 800a546:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800a54a:	d0c6      	beq.n	800a4da <_dtoa_r+0xda2>
 800a54c:	f1ba 0f00 	cmp.w	sl, #0
 800a550:	f77f aebf 	ble.w	800a2d2 <_dtoa_r+0xb9a>
 800a554:	f105 0c31 	add.w	ip, r5, #49	; 0x31
 800a558:	e6bb      	b.n	800a2d2 <_dtoa_r+0xb9a>
 800a55a:	f47f aeba 	bne.w	800a2d2 <_dtoa_r+0xb9a>
 800a55e:	f01c 0f01 	tst.w	ip, #1
 800a562:	f43f aeb6 	beq.w	800a2d2 <_dtoa_r+0xb9a>
 800a566:	e6ae      	b.n	800a2c6 <_dtoa_r+0xb8e>
 800a568:	f04f 0800 	mov.w	r8, #0
 800a56c:	4646      	mov	r6, r8
 800a56e:	e5a9      	b.n	800a0c4 <_dtoa_r+0x98c>
 800a570:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a572:	2b02      	cmp	r3, #2
 800a574:	dc04      	bgt.n	800a580 <_dtoa_r+0xe48>
 800a576:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a578:	e602      	b.n	800a180 <_dtoa_r+0xa48>
 800a57a:	f04f 0802 	mov.w	r8, #2
 800a57e:	e4cd      	b.n	8009f1c <_dtoa_r+0x7e4>
 800a580:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a582:	9306      	str	r3, [sp, #24]
 800a584:	e618      	b.n	800a1b8 <_dtoa_r+0xa80>
 800a586:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a588:	2b02      	cmp	r3, #2
 800a58a:	dcf9      	bgt.n	800a580 <_dtoa_r+0xe48>
 800a58c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a58e:	f7ff bbee 	b.w	8009d6e <_dtoa_r+0x636>
 800a592:	2500      	movs	r5, #0
 800a594:	6465      	str	r5, [r4, #68]	; 0x44
 800a596:	4629      	mov	r1, r5
 800a598:	4620      	mov	r0, r4
 800a59a:	f000 fe5d 	bl	800b258 <_Balloc>
 800a59e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a5a2:	9306      	str	r3, [sp, #24]
 800a5a4:	930c      	str	r3, [sp, #48]	; 0x30
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	9007      	str	r0, [sp, #28]
 800a5aa:	9521      	str	r5, [sp, #132]	; 0x84
 800a5ac:	6420      	str	r0, [r4, #64]	; 0x40
 800a5ae:	9309      	str	r3, [sp, #36]	; 0x24
 800a5b0:	f7ff b9d2 	b.w	8009958 <_dtoa_r+0x220>
 800a5b4:	f43f ab4d 	beq.w	8009c52 <_dtoa_r+0x51a>
 800a5b8:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800a5bc:	f7ff bb44 	b.w	8009c48 <_dtoa_r+0x510>
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	9309      	str	r3, [sp, #36]	; 0x24
 800a5c4:	e559      	b.n	800a07a <_dtoa_r+0x942>
 800a5c6:	2501      	movs	r5, #1
 800a5c8:	f7ff b990 	b.w	80098ec <_dtoa_r+0x1b4>
 800a5cc:	f3af 8000 	nop.w

0800a5d0 <__sflush_r>:
 800a5d0:	898b      	ldrh	r3, [r1, #12]
 800a5d2:	b29a      	uxth	r2, r3
 800a5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d8:	460d      	mov	r5, r1
 800a5da:	0711      	lsls	r1, r2, #28
 800a5dc:	4680      	mov	r8, r0
 800a5de:	d43c      	bmi.n	800a65a <__sflush_r+0x8a>
 800a5e0:	686a      	ldr	r2, [r5, #4]
 800a5e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a5e6:	2a00      	cmp	r2, #0
 800a5e8:	81ab      	strh	r3, [r5, #12]
 800a5ea:	dd65      	ble.n	800a6b8 <__sflush_r+0xe8>
 800a5ec:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800a5ee:	2e00      	cmp	r6, #0
 800a5f0:	d04b      	beq.n	800a68a <__sflush_r+0xba>
 800a5f2:	b29b      	uxth	r3, r3
 800a5f4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a5f8:	2100      	movs	r1, #0
 800a5fa:	b292      	uxth	r2, r2
 800a5fc:	f8d8 4000 	ldr.w	r4, [r8]
 800a600:	f8c8 1000 	str.w	r1, [r8]
 800a604:	2a00      	cmp	r2, #0
 800a606:	d05b      	beq.n	800a6c0 <__sflush_r+0xf0>
 800a608:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800a60a:	075f      	lsls	r7, r3, #29
 800a60c:	d505      	bpl.n	800a61a <__sflush_r+0x4a>
 800a60e:	6869      	ldr	r1, [r5, #4]
 800a610:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800a612:	1a52      	subs	r2, r2, r1
 800a614:	b10b      	cbz	r3, 800a61a <__sflush_r+0x4a>
 800a616:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800a618:	1ad2      	subs	r2, r2, r3
 800a61a:	4640      	mov	r0, r8
 800a61c:	69e9      	ldr	r1, [r5, #28]
 800a61e:	2300      	movs	r3, #0
 800a620:	47b0      	blx	r6
 800a622:	1c46      	adds	r6, r0, #1
 800a624:	d056      	beq.n	800a6d4 <__sflush_r+0x104>
 800a626:	89ab      	ldrh	r3, [r5, #12]
 800a628:	692a      	ldr	r2, [r5, #16]
 800a62a:	602a      	str	r2, [r5, #0]
 800a62c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a630:	b29b      	uxth	r3, r3
 800a632:	2200      	movs	r2, #0
 800a634:	606a      	str	r2, [r5, #4]
 800a636:	04da      	lsls	r2, r3, #19
 800a638:	81ab      	strh	r3, [r5, #12]
 800a63a:	d43b      	bmi.n	800a6b4 <__sflush_r+0xe4>
 800a63c:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800a63e:	f8c8 4000 	str.w	r4, [r8]
 800a642:	b311      	cbz	r1, 800a68a <__sflush_r+0xba>
 800a644:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800a648:	4299      	cmp	r1, r3
 800a64a:	d002      	beq.n	800a652 <__sflush_r+0x82>
 800a64c:	4640      	mov	r0, r8
 800a64e:	f000 f955 	bl	800a8fc <_free_r>
 800a652:	2000      	movs	r0, #0
 800a654:	6328      	str	r0, [r5, #48]	; 0x30
 800a656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a65a:	692e      	ldr	r6, [r5, #16]
 800a65c:	b1ae      	cbz	r6, 800a68a <__sflush_r+0xba>
 800a65e:	682c      	ldr	r4, [r5, #0]
 800a660:	602e      	str	r6, [r5, #0]
 800a662:	0791      	lsls	r1, r2, #30
 800a664:	bf0c      	ite	eq
 800a666:	696b      	ldreq	r3, [r5, #20]
 800a668:	2300      	movne	r3, #0
 800a66a:	1ba4      	subs	r4, r4, r6
 800a66c:	60ab      	str	r3, [r5, #8]
 800a66e:	e00a      	b.n	800a686 <__sflush_r+0xb6>
 800a670:	4632      	mov	r2, r6
 800a672:	4623      	mov	r3, r4
 800a674:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800a676:	69e9      	ldr	r1, [r5, #28]
 800a678:	4640      	mov	r0, r8
 800a67a:	47b8      	blx	r7
 800a67c:	2800      	cmp	r0, #0
 800a67e:	eba4 0400 	sub.w	r4, r4, r0
 800a682:	4406      	add	r6, r0
 800a684:	dd04      	ble.n	800a690 <__sflush_r+0xc0>
 800a686:	2c00      	cmp	r4, #0
 800a688:	dcf2      	bgt.n	800a670 <__sflush_r+0xa0>
 800a68a:	2000      	movs	r0, #0
 800a68c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a690:	89ab      	ldrh	r3, [r5, #12]
 800a692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a696:	81ab      	strh	r3, [r5, #12]
 800a698:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a69c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6a0:	89ab      	ldrh	r3, [r5, #12]
 800a6a2:	692a      	ldr	r2, [r5, #16]
 800a6a4:	6069      	str	r1, [r5, #4]
 800a6a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a6aa:	b29b      	uxth	r3, r3
 800a6ac:	81ab      	strh	r3, [r5, #12]
 800a6ae:	04db      	lsls	r3, r3, #19
 800a6b0:	602a      	str	r2, [r5, #0]
 800a6b2:	d5c3      	bpl.n	800a63c <__sflush_r+0x6c>
 800a6b4:	6528      	str	r0, [r5, #80]	; 0x50
 800a6b6:	e7c1      	b.n	800a63c <__sflush_r+0x6c>
 800a6b8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800a6ba:	2a00      	cmp	r2, #0
 800a6bc:	dc96      	bgt.n	800a5ec <__sflush_r+0x1c>
 800a6be:	e7e4      	b.n	800a68a <__sflush_r+0xba>
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	4640      	mov	r0, r8
 800a6c4:	69e9      	ldr	r1, [r5, #28]
 800a6c6:	47b0      	blx	r6
 800a6c8:	1c43      	adds	r3, r0, #1
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	d019      	beq.n	800a702 <__sflush_r+0x132>
 800a6ce:	89ab      	ldrh	r3, [r5, #12]
 800a6d0:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800a6d2:	e79a      	b.n	800a60a <__sflush_r+0x3a>
 800a6d4:	f8d8 1000 	ldr.w	r1, [r8]
 800a6d8:	2900      	cmp	r1, #0
 800a6da:	d0e1      	beq.n	800a6a0 <__sflush_r+0xd0>
 800a6dc:	291d      	cmp	r1, #29
 800a6de:	d007      	beq.n	800a6f0 <__sflush_r+0x120>
 800a6e0:	2916      	cmp	r1, #22
 800a6e2:	d005      	beq.n	800a6f0 <__sflush_r+0x120>
 800a6e4:	89ab      	ldrh	r3, [r5, #12]
 800a6e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6ea:	81ab      	strh	r3, [r5, #12]
 800a6ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6f0:	89ab      	ldrh	r3, [r5, #12]
 800a6f2:	692a      	ldr	r2, [r5, #16]
 800a6f4:	602a      	str	r2, [r5, #0]
 800a6f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	81ab      	strh	r3, [r5, #12]
 800a6fe:	606a      	str	r2, [r5, #4]
 800a700:	e79c      	b.n	800a63c <__sflush_r+0x6c>
 800a702:	f8d8 3000 	ldr.w	r3, [r8]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d0e1      	beq.n	800a6ce <__sflush_r+0xfe>
 800a70a:	2b1d      	cmp	r3, #29
 800a70c:	d007      	beq.n	800a71e <__sflush_r+0x14e>
 800a70e:	2b16      	cmp	r3, #22
 800a710:	d005      	beq.n	800a71e <__sflush_r+0x14e>
 800a712:	89ab      	ldrh	r3, [r5, #12]
 800a714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a718:	81ab      	strh	r3, [r5, #12]
 800a71a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a71e:	f8c8 4000 	str.w	r4, [r8]
 800a722:	e7b2      	b.n	800a68a <__sflush_r+0xba>

0800a724 <_fflush_r>:
 800a724:	b510      	push	{r4, lr}
 800a726:	4604      	mov	r4, r0
 800a728:	b082      	sub	sp, #8
 800a72a:	b108      	cbz	r0, 800a730 <_fflush_r+0xc>
 800a72c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a72e:	b153      	cbz	r3, 800a746 <_fflush_r+0x22>
 800a730:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800a734:	b908      	cbnz	r0, 800a73a <_fflush_r+0x16>
 800a736:	b002      	add	sp, #8
 800a738:	bd10      	pop	{r4, pc}
 800a73a:	4620      	mov	r0, r4
 800a73c:	b002      	add	sp, #8
 800a73e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a742:	f7ff bf45 	b.w	800a5d0 <__sflush_r>
 800a746:	9101      	str	r1, [sp, #4]
 800a748:	f000 f880 	bl	800a84c <__sinit>
 800a74c:	9901      	ldr	r1, [sp, #4]
 800a74e:	e7ef      	b.n	800a730 <_fflush_r+0xc>

0800a750 <_cleanup_r>:
 800a750:	4901      	ldr	r1, [pc, #4]	; (800a758 <_cleanup_r+0x8>)
 800a752:	f000 b9ab 	b.w	800aaac <_fwalk_reent>
 800a756:	bf00      	nop
 800a758:	0800bad9 	.word	0x0800bad9

0800a75c <__sinit.part.1>:
 800a75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a760:	4b35      	ldr	r3, [pc, #212]	; (800a838 <__sinit.part.1+0xdc>)
 800a762:	6845      	ldr	r5, [r0, #4]
 800a764:	63c3      	str	r3, [r0, #60]	; 0x3c
 800a766:	2400      	movs	r4, #0
 800a768:	4607      	mov	r7, r0
 800a76a:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 800a76e:	2304      	movs	r3, #4
 800a770:	2103      	movs	r1, #3
 800a772:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
 800a776:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 800a77a:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 800a77e:	b083      	sub	sp, #12
 800a780:	602c      	str	r4, [r5, #0]
 800a782:	606c      	str	r4, [r5, #4]
 800a784:	60ac      	str	r4, [r5, #8]
 800a786:	666c      	str	r4, [r5, #100]	; 0x64
 800a788:	81ec      	strh	r4, [r5, #14]
 800a78a:	612c      	str	r4, [r5, #16]
 800a78c:	616c      	str	r4, [r5, #20]
 800a78e:	61ac      	str	r4, [r5, #24]
 800a790:	81ab      	strh	r3, [r5, #12]
 800a792:	4621      	mov	r1, r4
 800a794:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800a798:	2208      	movs	r2, #8
 800a79a:	f000 fd0b 	bl	800b1b4 <memset>
 800a79e:	68be      	ldr	r6, [r7, #8]
 800a7a0:	f8df b098 	ldr.w	fp, [pc, #152]	; 800a83c <__sinit.part.1+0xe0>
 800a7a4:	f8df a098 	ldr.w	sl, [pc, #152]	; 800a840 <__sinit.part.1+0xe4>
 800a7a8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 800a844 <__sinit.part.1+0xe8>
 800a7ac:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800a848 <__sinit.part.1+0xec>
 800a7b0:	f8c5 b020 	str.w	fp, [r5, #32]
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	2209      	movs	r2, #9
 800a7b8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800a7bc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800a7c0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 800a7c4:	61ed      	str	r5, [r5, #28]
 800a7c6:	4621      	mov	r1, r4
 800a7c8:	81f3      	strh	r3, [r6, #14]
 800a7ca:	81b2      	strh	r2, [r6, #12]
 800a7cc:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800a7d0:	6034      	str	r4, [r6, #0]
 800a7d2:	6074      	str	r4, [r6, #4]
 800a7d4:	60b4      	str	r4, [r6, #8]
 800a7d6:	6674      	str	r4, [r6, #100]	; 0x64
 800a7d8:	6134      	str	r4, [r6, #16]
 800a7da:	6174      	str	r4, [r6, #20]
 800a7dc:	61b4      	str	r4, [r6, #24]
 800a7de:	2208      	movs	r2, #8
 800a7e0:	9301      	str	r3, [sp, #4]
 800a7e2:	f000 fce7 	bl	800b1b4 <memset>
 800a7e6:	68fd      	ldr	r5, [r7, #12]
 800a7e8:	61f6      	str	r6, [r6, #28]
 800a7ea:	2012      	movs	r0, #18
 800a7ec:	2202      	movs	r2, #2
 800a7ee:	f8c6 b020 	str.w	fp, [r6, #32]
 800a7f2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 800a7f6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 800a7fa:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800a7fe:	4621      	mov	r1, r4
 800a800:	81a8      	strh	r0, [r5, #12]
 800a802:	81ea      	strh	r2, [r5, #14]
 800a804:	602c      	str	r4, [r5, #0]
 800a806:	606c      	str	r4, [r5, #4]
 800a808:	60ac      	str	r4, [r5, #8]
 800a80a:	666c      	str	r4, [r5, #100]	; 0x64
 800a80c:	612c      	str	r4, [r5, #16]
 800a80e:	616c      	str	r4, [r5, #20]
 800a810:	61ac      	str	r4, [r5, #24]
 800a812:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800a816:	2208      	movs	r2, #8
 800a818:	f000 fccc 	bl	800b1b4 <memset>
 800a81c:	9b01      	ldr	r3, [sp, #4]
 800a81e:	61ed      	str	r5, [r5, #28]
 800a820:	f8c5 b020 	str.w	fp, [r5, #32]
 800a824:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800a828:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800a82c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 800a830:	63bb      	str	r3, [r7, #56]	; 0x38
 800a832:	b003      	add	sp, #12
 800a834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a838:	0800a751 	.word	0x0800a751
 800a83c:	0800b8bd 	.word	0x0800b8bd
 800a840:	0800b8e1 	.word	0x0800b8e1
 800a844:	0800b919 	.word	0x0800b919
 800a848:	0800b939 	.word	0x0800b939

0800a84c <__sinit>:
 800a84c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a84e:	b103      	cbz	r3, 800a852 <__sinit+0x6>
 800a850:	4770      	bx	lr
 800a852:	f7ff bf83 	b.w	800a75c <__sinit.part.1>
 800a856:	bf00      	nop

0800a858 <__sfp_lock_acquire>:
 800a858:	4770      	bx	lr
 800a85a:	bf00      	nop

0800a85c <__sfp_lock_release>:
 800a85c:	4770      	bx	lr
 800a85e:	bf00      	nop

0800a860 <_malloc_trim_r>:
 800a860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a862:	4f23      	ldr	r7, [pc, #140]	; (800a8f0 <_malloc_trim_r+0x90>)
 800a864:	460c      	mov	r4, r1
 800a866:	4606      	mov	r6, r0
 800a868:	f000 fcf2 	bl	800b250 <__malloc_lock>
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	685d      	ldr	r5, [r3, #4]
 800a870:	f025 0503 	bic.w	r5, r5, #3
 800a874:	1b29      	subs	r1, r5, r4
 800a876:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 800a87a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 800a87e:	f021 010f 	bic.w	r1, r1, #15
 800a882:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 800a886:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800a88a:	db07      	blt.n	800a89c <_malloc_trim_r+0x3c>
 800a88c:	4630      	mov	r0, r6
 800a88e:	2100      	movs	r1, #0
 800a890:	f001 f802 	bl	800b898 <_sbrk_r>
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	442b      	add	r3, r5
 800a898:	4298      	cmp	r0, r3
 800a89a:	d004      	beq.n	800a8a6 <_malloc_trim_r+0x46>
 800a89c:	4630      	mov	r0, r6
 800a89e:	f000 fcd9 	bl	800b254 <__malloc_unlock>
 800a8a2:	2000      	movs	r0, #0
 800a8a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8a6:	4630      	mov	r0, r6
 800a8a8:	4261      	negs	r1, r4
 800a8aa:	f000 fff5 	bl	800b898 <_sbrk_r>
 800a8ae:	3001      	adds	r0, #1
 800a8b0:	d00d      	beq.n	800a8ce <_malloc_trim_r+0x6e>
 800a8b2:	4b10      	ldr	r3, [pc, #64]	; (800a8f4 <_malloc_trim_r+0x94>)
 800a8b4:	68ba      	ldr	r2, [r7, #8]
 800a8b6:	6819      	ldr	r1, [r3, #0]
 800a8b8:	1b2d      	subs	r5, r5, r4
 800a8ba:	f045 0501 	orr.w	r5, r5, #1
 800a8be:	4630      	mov	r0, r6
 800a8c0:	1b09      	subs	r1, r1, r4
 800a8c2:	6055      	str	r5, [r2, #4]
 800a8c4:	6019      	str	r1, [r3, #0]
 800a8c6:	f000 fcc5 	bl	800b254 <__malloc_unlock>
 800a8ca:	2001      	movs	r0, #1
 800a8cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8ce:	4630      	mov	r0, r6
 800a8d0:	2100      	movs	r1, #0
 800a8d2:	f000 ffe1 	bl	800b898 <_sbrk_r>
 800a8d6:	68ba      	ldr	r2, [r7, #8]
 800a8d8:	1a83      	subs	r3, r0, r2
 800a8da:	2b0f      	cmp	r3, #15
 800a8dc:	ddde      	ble.n	800a89c <_malloc_trim_r+0x3c>
 800a8de:	4c06      	ldr	r4, [pc, #24]	; (800a8f8 <_malloc_trim_r+0x98>)
 800a8e0:	4904      	ldr	r1, [pc, #16]	; (800a8f4 <_malloc_trim_r+0x94>)
 800a8e2:	6824      	ldr	r4, [r4, #0]
 800a8e4:	f043 0301 	orr.w	r3, r3, #1
 800a8e8:	1b00      	subs	r0, r0, r4
 800a8ea:	6053      	str	r3, [r2, #4]
 800a8ec:	6008      	str	r0, [r1, #0]
 800a8ee:	e7d5      	b.n	800a89c <_malloc_trim_r+0x3c>
 800a8f0:	200004f0 	.word	0x200004f0
 800a8f4:	20000d3c 	.word	0x20000d3c
 800a8f8:	200008fc 	.word	0x200008fc

0800a8fc <_free_r>:
 800a8fc:	2900      	cmp	r1, #0
 800a8fe:	d04e      	beq.n	800a99e <_free_r+0xa2>
 800a900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a904:	460c      	mov	r4, r1
 800a906:	4680      	mov	r8, r0
 800a908:	f000 fca2 	bl	800b250 <__malloc_lock>
 800a90c:	f854 7c04 	ldr.w	r7, [r4, #-4]
 800a910:	4962      	ldr	r1, [pc, #392]	; (800aa9c <_free_r+0x1a0>)
 800a912:	f027 0201 	bic.w	r2, r7, #1
 800a916:	f1a4 0508 	sub.w	r5, r4, #8
 800a91a:	18ab      	adds	r3, r5, r2
 800a91c:	688e      	ldr	r6, [r1, #8]
 800a91e:	6858      	ldr	r0, [r3, #4]
 800a920:	429e      	cmp	r6, r3
 800a922:	f020 0003 	bic.w	r0, r0, #3
 800a926:	d05a      	beq.n	800a9de <_free_r+0xe2>
 800a928:	07fe      	lsls	r6, r7, #31
 800a92a:	6058      	str	r0, [r3, #4]
 800a92c:	d40b      	bmi.n	800a946 <_free_r+0x4a>
 800a92e:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800a932:	1bed      	subs	r5, r5, r7
 800a934:	f101 0e08 	add.w	lr, r1, #8
 800a938:	68ac      	ldr	r4, [r5, #8]
 800a93a:	4574      	cmp	r4, lr
 800a93c:	443a      	add	r2, r7
 800a93e:	d067      	beq.n	800aa10 <_free_r+0x114>
 800a940:	68ef      	ldr	r7, [r5, #12]
 800a942:	60e7      	str	r7, [r4, #12]
 800a944:	60bc      	str	r4, [r7, #8]
 800a946:	181c      	adds	r4, r3, r0
 800a948:	6864      	ldr	r4, [r4, #4]
 800a94a:	07e4      	lsls	r4, r4, #31
 800a94c:	d40c      	bmi.n	800a968 <_free_r+0x6c>
 800a94e:	4f54      	ldr	r7, [pc, #336]	; (800aaa0 <_free_r+0x1a4>)
 800a950:	689c      	ldr	r4, [r3, #8]
 800a952:	42bc      	cmp	r4, r7
 800a954:	4402      	add	r2, r0
 800a956:	d07c      	beq.n	800aa52 <_free_r+0x156>
 800a958:	68d8      	ldr	r0, [r3, #12]
 800a95a:	60e0      	str	r0, [r4, #12]
 800a95c:	f042 0301 	orr.w	r3, r2, #1
 800a960:	6084      	str	r4, [r0, #8]
 800a962:	606b      	str	r3, [r5, #4]
 800a964:	50aa      	str	r2, [r5, r2]
 800a966:	e003      	b.n	800a970 <_free_r+0x74>
 800a968:	f042 0301 	orr.w	r3, r2, #1
 800a96c:	606b      	str	r3, [r5, #4]
 800a96e:	50aa      	str	r2, [r5, r2]
 800a970:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800a974:	d214      	bcs.n	800a9a0 <_free_r+0xa4>
 800a976:	08d2      	lsrs	r2, r2, #3
 800a978:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 800a97c:	6848      	ldr	r0, [r1, #4]
 800a97e:	689f      	ldr	r7, [r3, #8]
 800a980:	60af      	str	r7, [r5, #8]
 800a982:	1092      	asrs	r2, r2, #2
 800a984:	2401      	movs	r4, #1
 800a986:	fa04 f202 	lsl.w	r2, r4, r2
 800a98a:	4310      	orrs	r0, r2
 800a98c:	60eb      	str	r3, [r5, #12]
 800a98e:	6048      	str	r0, [r1, #4]
 800a990:	609d      	str	r5, [r3, #8]
 800a992:	60fd      	str	r5, [r7, #12]
 800a994:	4640      	mov	r0, r8
 800a996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a99a:	f000 bc5b 	b.w	800b254 <__malloc_unlock>
 800a99e:	4770      	bx	lr
 800a9a0:	0a53      	lsrs	r3, r2, #9
 800a9a2:	2b04      	cmp	r3, #4
 800a9a4:	d847      	bhi.n	800aa36 <_free_r+0x13a>
 800a9a6:	0993      	lsrs	r3, r2, #6
 800a9a8:	f103 0438 	add.w	r4, r3, #56	; 0x38
 800a9ac:	0060      	lsls	r0, r4, #1
 800a9ae:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 800a9b2:	493a      	ldr	r1, [pc, #232]	; (800aa9c <_free_r+0x1a0>)
 800a9b4:	6883      	ldr	r3, [r0, #8]
 800a9b6:	4283      	cmp	r3, r0
 800a9b8:	d043      	beq.n	800aa42 <_free_r+0x146>
 800a9ba:	6859      	ldr	r1, [r3, #4]
 800a9bc:	f021 0103 	bic.w	r1, r1, #3
 800a9c0:	4291      	cmp	r1, r2
 800a9c2:	d902      	bls.n	800a9ca <_free_r+0xce>
 800a9c4:	689b      	ldr	r3, [r3, #8]
 800a9c6:	4298      	cmp	r0, r3
 800a9c8:	d1f7      	bne.n	800a9ba <_free_r+0xbe>
 800a9ca:	68da      	ldr	r2, [r3, #12]
 800a9cc:	60ea      	str	r2, [r5, #12]
 800a9ce:	60ab      	str	r3, [r5, #8]
 800a9d0:	4640      	mov	r0, r8
 800a9d2:	6095      	str	r5, [r2, #8]
 800a9d4:	60dd      	str	r5, [r3, #12]
 800a9d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9da:	f000 bc3b 	b.w	800b254 <__malloc_unlock>
 800a9de:	07ff      	lsls	r7, r7, #31
 800a9e0:	4402      	add	r2, r0
 800a9e2:	d407      	bmi.n	800a9f4 <_free_r+0xf8>
 800a9e4:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800a9e8:	1aed      	subs	r5, r5, r3
 800a9ea:	441a      	add	r2, r3
 800a9ec:	68a8      	ldr	r0, [r5, #8]
 800a9ee:	68eb      	ldr	r3, [r5, #12]
 800a9f0:	60c3      	str	r3, [r0, #12]
 800a9f2:	6098      	str	r0, [r3, #8]
 800a9f4:	4b2b      	ldr	r3, [pc, #172]	; (800aaa4 <_free_r+0x1a8>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f042 0001 	orr.w	r0, r2, #1
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	6068      	str	r0, [r5, #4]
 800aa00:	608d      	str	r5, [r1, #8]
 800aa02:	d3c7      	bcc.n	800a994 <_free_r+0x98>
 800aa04:	4b28      	ldr	r3, [pc, #160]	; (800aaa8 <_free_r+0x1ac>)
 800aa06:	4640      	mov	r0, r8
 800aa08:	6819      	ldr	r1, [r3, #0]
 800aa0a:	f7ff ff29 	bl	800a860 <_malloc_trim_r>
 800aa0e:	e7c1      	b.n	800a994 <_free_r+0x98>
 800aa10:	1819      	adds	r1, r3, r0
 800aa12:	6849      	ldr	r1, [r1, #4]
 800aa14:	07c9      	lsls	r1, r1, #31
 800aa16:	d409      	bmi.n	800aa2c <_free_r+0x130>
 800aa18:	68d9      	ldr	r1, [r3, #12]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	4402      	add	r2, r0
 800aa1e:	f042 0001 	orr.w	r0, r2, #1
 800aa22:	60d9      	str	r1, [r3, #12]
 800aa24:	608b      	str	r3, [r1, #8]
 800aa26:	6068      	str	r0, [r5, #4]
 800aa28:	50aa      	str	r2, [r5, r2]
 800aa2a:	e7b3      	b.n	800a994 <_free_r+0x98>
 800aa2c:	f042 0301 	orr.w	r3, r2, #1
 800aa30:	606b      	str	r3, [r5, #4]
 800aa32:	50aa      	str	r2, [r5, r2]
 800aa34:	e7ae      	b.n	800a994 <_free_r+0x98>
 800aa36:	2b14      	cmp	r3, #20
 800aa38:	d814      	bhi.n	800aa64 <_free_r+0x168>
 800aa3a:	f103 045b 	add.w	r4, r3, #91	; 0x5b
 800aa3e:	0060      	lsls	r0, r4, #1
 800aa40:	e7b5      	b.n	800a9ae <_free_r+0xb2>
 800aa42:	684a      	ldr	r2, [r1, #4]
 800aa44:	10a4      	asrs	r4, r4, #2
 800aa46:	2001      	movs	r0, #1
 800aa48:	40a0      	lsls	r0, r4
 800aa4a:	4302      	orrs	r2, r0
 800aa4c:	604a      	str	r2, [r1, #4]
 800aa4e:	461a      	mov	r2, r3
 800aa50:	e7bc      	b.n	800a9cc <_free_r+0xd0>
 800aa52:	f042 0301 	orr.w	r3, r2, #1
 800aa56:	614d      	str	r5, [r1, #20]
 800aa58:	610d      	str	r5, [r1, #16]
 800aa5a:	60ec      	str	r4, [r5, #12]
 800aa5c:	60ac      	str	r4, [r5, #8]
 800aa5e:	606b      	str	r3, [r5, #4]
 800aa60:	50aa      	str	r2, [r5, r2]
 800aa62:	e797      	b.n	800a994 <_free_r+0x98>
 800aa64:	2b54      	cmp	r3, #84	; 0x54
 800aa66:	d804      	bhi.n	800aa72 <_free_r+0x176>
 800aa68:	0b13      	lsrs	r3, r2, #12
 800aa6a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 800aa6e:	0060      	lsls	r0, r4, #1
 800aa70:	e79d      	b.n	800a9ae <_free_r+0xb2>
 800aa72:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800aa76:	d804      	bhi.n	800aa82 <_free_r+0x186>
 800aa78:	0bd3      	lsrs	r3, r2, #15
 800aa7a:	f103 0477 	add.w	r4, r3, #119	; 0x77
 800aa7e:	0060      	lsls	r0, r4, #1
 800aa80:	e795      	b.n	800a9ae <_free_r+0xb2>
 800aa82:	f240 5054 	movw	r0, #1364	; 0x554
 800aa86:	4283      	cmp	r3, r0
 800aa88:	d804      	bhi.n	800aa94 <_free_r+0x198>
 800aa8a:	0c93      	lsrs	r3, r2, #18
 800aa8c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 800aa90:	0060      	lsls	r0, r4, #1
 800aa92:	e78c      	b.n	800a9ae <_free_r+0xb2>
 800aa94:	20fc      	movs	r0, #252	; 0xfc
 800aa96:	247e      	movs	r4, #126	; 0x7e
 800aa98:	e789      	b.n	800a9ae <_free_r+0xb2>
 800aa9a:	bf00      	nop
 800aa9c:	200004f0 	.word	0x200004f0
 800aaa0:	200004f8 	.word	0x200004f8
 800aaa4:	200008f8 	.word	0x200008f8
 800aaa8:	20000d38 	.word	0x20000d38

0800aaac <_fwalk_reent>:
 800aaac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aab0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 800aab4:	d01f      	beq.n	800aaf6 <_fwalk_reent+0x4a>
 800aab6:	4688      	mov	r8, r1
 800aab8:	4606      	mov	r6, r0
 800aaba:	f04f 0900 	mov.w	r9, #0
 800aabe:	687d      	ldr	r5, [r7, #4]
 800aac0:	68bc      	ldr	r4, [r7, #8]
 800aac2:	3d01      	subs	r5, #1
 800aac4:	d411      	bmi.n	800aaea <_fwalk_reent+0x3e>
 800aac6:	89a3      	ldrh	r3, [r4, #12]
 800aac8:	2b01      	cmp	r3, #1
 800aaca:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800aace:	d908      	bls.n	800aae2 <_fwalk_reent+0x36>
 800aad0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800aad4:	3301      	adds	r3, #1
 800aad6:	4621      	mov	r1, r4
 800aad8:	4630      	mov	r0, r6
 800aada:	d002      	beq.n	800aae2 <_fwalk_reent+0x36>
 800aadc:	47c0      	blx	r8
 800aade:	ea49 0900 	orr.w	r9, r9, r0
 800aae2:	1c6b      	adds	r3, r5, #1
 800aae4:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800aae8:	d1ed      	bne.n	800aac6 <_fwalk_reent+0x1a>
 800aaea:	683f      	ldr	r7, [r7, #0]
 800aaec:	2f00      	cmp	r7, #0
 800aaee:	d1e6      	bne.n	800aabe <_fwalk_reent+0x12>
 800aaf0:	4648      	mov	r0, r9
 800aaf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaf6:	46b9      	mov	r9, r7
 800aaf8:	4648      	mov	r0, r9
 800aafa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aafe:	bf00      	nop

0800ab00 <__locale_charset>:
 800ab00:	4800      	ldr	r0, [pc, #0]	; (800ab04 <__locale_charset+0x4>)
 800ab02:	4770      	bx	lr
 800ab04:	200004cc 	.word	0x200004cc

0800ab08 <__locale_mb_cur_max>:
 800ab08:	4b01      	ldr	r3, [pc, #4]	; (800ab10 <__locale_mb_cur_max+0x8>)
 800ab0a:	6818      	ldr	r0, [r3, #0]
 800ab0c:	4770      	bx	lr
 800ab0e:	bf00      	nop
 800ab10:	200004ec 	.word	0x200004ec

0800ab14 <_localeconv_r>:
 800ab14:	4800      	ldr	r0, [pc, #0]	; (800ab18 <_localeconv_r+0x4>)
 800ab16:	4770      	bx	lr
 800ab18:	20000494 	.word	0x20000494

0800ab1c <__smakebuf_r>:
 800ab1c:	898b      	ldrh	r3, [r1, #12]
 800ab1e:	b29a      	uxth	r2, r3
 800ab20:	f012 0f02 	tst.w	r2, #2
 800ab24:	d13c      	bne.n	800aba0 <__smakebuf_r+0x84>
 800ab26:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab28:	460c      	mov	r4, r1
 800ab2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab2e:	2900      	cmp	r1, #0
 800ab30:	b091      	sub	sp, #68	; 0x44
 800ab32:	4605      	mov	r5, r0
 800ab34:	db19      	blt.n	800ab6a <__smakebuf_r+0x4e>
 800ab36:	aa01      	add	r2, sp, #4
 800ab38:	f001 f87a 	bl	800bc30 <_fstat_r>
 800ab3c:	2800      	cmp	r0, #0
 800ab3e:	db12      	blt.n	800ab66 <__smakebuf_r+0x4a>
 800ab40:	9b02      	ldr	r3, [sp, #8]
 800ab42:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800ab46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab4a:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
 800ab4e:	fab7 f787 	clz	r7, r7
 800ab52:	ea4f 1757 	mov.w	r7, r7, lsr #5
 800ab56:	d02a      	beq.n	800abae <__smakebuf_r+0x92>
 800ab58:	89a3      	ldrh	r3, [r4, #12]
 800ab5a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ab5e:	81a3      	strh	r3, [r4, #12]
 800ab60:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800ab64:	e00b      	b.n	800ab7e <__smakebuf_r+0x62>
 800ab66:	89a3      	ldrh	r3, [r4, #12]
 800ab68:	b29a      	uxth	r2, r3
 800ab6a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800ab6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ab72:	81a3      	strh	r3, [r4, #12]
 800ab74:	bf0c      	ite	eq
 800ab76:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 800ab7a:	2640      	movne	r6, #64	; 0x40
 800ab7c:	2700      	movs	r7, #0
 800ab7e:	4628      	mov	r0, r5
 800ab80:	4631      	mov	r1, r6
 800ab82:	f000 f83b 	bl	800abfc <_malloc_r>
 800ab86:	89a3      	ldrh	r3, [r4, #12]
 800ab88:	b340      	cbz	r0, 800abdc <__smakebuf_r+0xc0>
 800ab8a:	4a1a      	ldr	r2, [pc, #104]	; (800abf4 <__smakebuf_r+0xd8>)
 800ab8c:	63ea      	str	r2, [r5, #60]	; 0x3c
 800ab8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab92:	81a3      	strh	r3, [r4, #12]
 800ab94:	6020      	str	r0, [r4, #0]
 800ab96:	6120      	str	r0, [r4, #16]
 800ab98:	6166      	str	r6, [r4, #20]
 800ab9a:	b99f      	cbnz	r7, 800abc4 <__smakebuf_r+0xa8>
 800ab9c:	b011      	add	sp, #68	; 0x44
 800ab9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aba0:	f101 0343 	add.w	r3, r1, #67	; 0x43
 800aba4:	2201      	movs	r2, #1
 800aba6:	600b      	str	r3, [r1, #0]
 800aba8:	610b      	str	r3, [r1, #16]
 800abaa:	614a      	str	r2, [r1, #20]
 800abac:	4770      	bx	lr
 800abae:	4b12      	ldr	r3, [pc, #72]	; (800abf8 <__smakebuf_r+0xdc>)
 800abb0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d1d0      	bne.n	800ab58 <__smakebuf_r+0x3c>
 800abb6:	89a3      	ldrh	r3, [r4, #12]
 800abb8:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800abbc:	4333      	orrs	r3, r6
 800abbe:	81a3      	strh	r3, [r4, #12]
 800abc0:	64e6      	str	r6, [r4, #76]	; 0x4c
 800abc2:	e7dc      	b.n	800ab7e <__smakebuf_r+0x62>
 800abc4:	4628      	mov	r0, r5
 800abc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abca:	f001 f9d1 	bl	800bf70 <_isatty_r>
 800abce:	2800      	cmp	r0, #0
 800abd0:	d0e4      	beq.n	800ab9c <__smakebuf_r+0x80>
 800abd2:	89a3      	ldrh	r3, [r4, #12]
 800abd4:	f043 0301 	orr.w	r3, r3, #1
 800abd8:	81a3      	strh	r3, [r4, #12]
 800abda:	e7df      	b.n	800ab9c <__smakebuf_r+0x80>
 800abdc:	059a      	lsls	r2, r3, #22
 800abde:	d4dd      	bmi.n	800ab9c <__smakebuf_r+0x80>
 800abe0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800abe4:	f043 0302 	orr.w	r3, r3, #2
 800abe8:	2101      	movs	r1, #1
 800abea:	81a3      	strh	r3, [r4, #12]
 800abec:	6022      	str	r2, [r4, #0]
 800abee:	6122      	str	r2, [r4, #16]
 800abf0:	6161      	str	r1, [r4, #20]
 800abf2:	e7d3      	b.n	800ab9c <__smakebuf_r+0x80>
 800abf4:	0800a751 	.word	0x0800a751
 800abf8:	0800b919 	.word	0x0800b919

0800abfc <_malloc_r>:
 800abfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac00:	f101 050b 	add.w	r5, r1, #11
 800ac04:	2d16      	cmp	r5, #22
 800ac06:	b083      	sub	sp, #12
 800ac08:	4606      	mov	r6, r0
 800ac0a:	d927      	bls.n	800ac5c <_malloc_r+0x60>
 800ac0c:	f035 0507 	bics.w	r5, r5, #7
 800ac10:	f100 80b6 	bmi.w	800ad80 <_malloc_r+0x184>
 800ac14:	42a9      	cmp	r1, r5
 800ac16:	f200 80b3 	bhi.w	800ad80 <_malloc_r+0x184>
 800ac1a:	f000 fb19 	bl	800b250 <__malloc_lock>
 800ac1e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800ac22:	d222      	bcs.n	800ac6a <_malloc_r+0x6e>
 800ac24:	4fc2      	ldr	r7, [pc, #776]	; (800af30 <_malloc_r+0x334>)
 800ac26:	08e8      	lsrs	r0, r5, #3
 800ac28:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
 800ac2c:	68dc      	ldr	r4, [r3, #12]
 800ac2e:	429c      	cmp	r4, r3
 800ac30:	f000 81c8 	beq.w	800afc4 <_malloc_r+0x3c8>
 800ac34:	6863      	ldr	r3, [r4, #4]
 800ac36:	68e1      	ldr	r1, [r4, #12]
 800ac38:	68a5      	ldr	r5, [r4, #8]
 800ac3a:	f023 0303 	bic.w	r3, r3, #3
 800ac3e:	4423      	add	r3, r4
 800ac40:	4630      	mov	r0, r6
 800ac42:	685a      	ldr	r2, [r3, #4]
 800ac44:	60e9      	str	r1, [r5, #12]
 800ac46:	f042 0201 	orr.w	r2, r2, #1
 800ac4a:	608d      	str	r5, [r1, #8]
 800ac4c:	605a      	str	r2, [r3, #4]
 800ac4e:	f000 fb01 	bl	800b254 <__malloc_unlock>
 800ac52:	3408      	adds	r4, #8
 800ac54:	4620      	mov	r0, r4
 800ac56:	b003      	add	sp, #12
 800ac58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac5c:	2910      	cmp	r1, #16
 800ac5e:	f200 808f 	bhi.w	800ad80 <_malloc_r+0x184>
 800ac62:	f000 faf5 	bl	800b250 <__malloc_lock>
 800ac66:	2510      	movs	r5, #16
 800ac68:	e7dc      	b.n	800ac24 <_malloc_r+0x28>
 800ac6a:	0a68      	lsrs	r0, r5, #9
 800ac6c:	f000 808f 	beq.w	800ad8e <_malloc_r+0x192>
 800ac70:	2804      	cmp	r0, #4
 800ac72:	f200 8154 	bhi.w	800af1e <_malloc_r+0x322>
 800ac76:	09a8      	lsrs	r0, r5, #6
 800ac78:	3038      	adds	r0, #56	; 0x38
 800ac7a:	0041      	lsls	r1, r0, #1
 800ac7c:	4fac      	ldr	r7, [pc, #688]	; (800af30 <_malloc_r+0x334>)
 800ac7e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 800ac82:	68cc      	ldr	r4, [r1, #12]
 800ac84:	42a1      	cmp	r1, r4
 800ac86:	d106      	bne.n	800ac96 <_malloc_r+0x9a>
 800ac88:	e00c      	b.n	800aca4 <_malloc_r+0xa8>
 800ac8a:	2a00      	cmp	r2, #0
 800ac8c:	f280 8082 	bge.w	800ad94 <_malloc_r+0x198>
 800ac90:	68e4      	ldr	r4, [r4, #12]
 800ac92:	42a1      	cmp	r1, r4
 800ac94:	d006      	beq.n	800aca4 <_malloc_r+0xa8>
 800ac96:	6863      	ldr	r3, [r4, #4]
 800ac98:	f023 0303 	bic.w	r3, r3, #3
 800ac9c:	1b5a      	subs	r2, r3, r5
 800ac9e:	2a0f      	cmp	r2, #15
 800aca0:	ddf3      	ble.n	800ac8a <_malloc_r+0x8e>
 800aca2:	3801      	subs	r0, #1
 800aca4:	3001      	adds	r0, #1
 800aca6:	49a2      	ldr	r1, [pc, #648]	; (800af30 <_malloc_r+0x334>)
 800aca8:	693c      	ldr	r4, [r7, #16]
 800acaa:	f101 0e08 	add.w	lr, r1, #8
 800acae:	4574      	cmp	r4, lr
 800acb0:	f000 817d 	beq.w	800afae <_malloc_r+0x3b2>
 800acb4:	6863      	ldr	r3, [r4, #4]
 800acb6:	f023 0303 	bic.w	r3, r3, #3
 800acba:	1b5a      	subs	r2, r3, r5
 800acbc:	2a0f      	cmp	r2, #15
 800acbe:	f300 8163 	bgt.w	800af88 <_malloc_r+0x38c>
 800acc2:	2a00      	cmp	r2, #0
 800acc4:	f8c1 e014 	str.w	lr, [r1, #20]
 800acc8:	f8c1 e010 	str.w	lr, [r1, #16]
 800accc:	da73      	bge.n	800adb6 <_malloc_r+0x1ba>
 800acce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800acd2:	f080 8139 	bcs.w	800af48 <_malloc_r+0x34c>
 800acd6:	08db      	lsrs	r3, r3, #3
 800acd8:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 800acdc:	ea4f 0ca3 	mov.w	ip, r3, asr #2
 800ace0:	684a      	ldr	r2, [r1, #4]
 800ace2:	f8d8 9008 	ldr.w	r9, [r8, #8]
 800ace6:	f8c4 9008 	str.w	r9, [r4, #8]
 800acea:	2301      	movs	r3, #1
 800acec:	fa03 f30c 	lsl.w	r3, r3, ip
 800acf0:	4313      	orrs	r3, r2
 800acf2:	f8c4 800c 	str.w	r8, [r4, #12]
 800acf6:	604b      	str	r3, [r1, #4]
 800acf8:	f8c8 4008 	str.w	r4, [r8, #8]
 800acfc:	f8c9 400c 	str.w	r4, [r9, #12]
 800ad00:	1082      	asrs	r2, r0, #2
 800ad02:	2401      	movs	r4, #1
 800ad04:	4094      	lsls	r4, r2
 800ad06:	429c      	cmp	r4, r3
 800ad08:	d862      	bhi.n	800add0 <_malloc_r+0x1d4>
 800ad0a:	4223      	tst	r3, r4
 800ad0c:	d106      	bne.n	800ad1c <_malloc_r+0x120>
 800ad0e:	f020 0003 	bic.w	r0, r0, #3
 800ad12:	0064      	lsls	r4, r4, #1
 800ad14:	4223      	tst	r3, r4
 800ad16:	f100 0004 	add.w	r0, r0, #4
 800ad1a:	d0fa      	beq.n	800ad12 <_malloc_r+0x116>
 800ad1c:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
 800ad20:	46c4      	mov	ip, r8
 800ad22:	4681      	mov	r9, r0
 800ad24:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800ad28:	459c      	cmp	ip, r3
 800ad2a:	d107      	bne.n	800ad3c <_malloc_r+0x140>
 800ad2c:	e141      	b.n	800afb2 <_malloc_r+0x3b6>
 800ad2e:	2900      	cmp	r1, #0
 800ad30:	f280 8151 	bge.w	800afd6 <_malloc_r+0x3da>
 800ad34:	68db      	ldr	r3, [r3, #12]
 800ad36:	459c      	cmp	ip, r3
 800ad38:	f000 813b 	beq.w	800afb2 <_malloc_r+0x3b6>
 800ad3c:	685a      	ldr	r2, [r3, #4]
 800ad3e:	f022 0203 	bic.w	r2, r2, #3
 800ad42:	1b51      	subs	r1, r2, r5
 800ad44:	290f      	cmp	r1, #15
 800ad46:	ddf2      	ble.n	800ad2e <_malloc_r+0x132>
 800ad48:	461c      	mov	r4, r3
 800ad4a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800ad4e:	f854 8f08 	ldr.w	r8, [r4, #8]!
 800ad52:	195a      	adds	r2, r3, r5
 800ad54:	f045 0901 	orr.w	r9, r5, #1
 800ad58:	f041 0501 	orr.w	r5, r1, #1
 800ad5c:	f8c3 9004 	str.w	r9, [r3, #4]
 800ad60:	4630      	mov	r0, r6
 800ad62:	f8c8 c00c 	str.w	ip, [r8, #12]
 800ad66:	f8cc 8008 	str.w	r8, [ip, #8]
 800ad6a:	617a      	str	r2, [r7, #20]
 800ad6c:	613a      	str	r2, [r7, #16]
 800ad6e:	f8c2 e00c 	str.w	lr, [r2, #12]
 800ad72:	f8c2 e008 	str.w	lr, [r2, #8]
 800ad76:	6055      	str	r5, [r2, #4]
 800ad78:	5051      	str	r1, [r2, r1]
 800ad7a:	f000 fa6b 	bl	800b254 <__malloc_unlock>
 800ad7e:	e769      	b.n	800ac54 <_malloc_r+0x58>
 800ad80:	2400      	movs	r4, #0
 800ad82:	230c      	movs	r3, #12
 800ad84:	4620      	mov	r0, r4
 800ad86:	6033      	str	r3, [r6, #0]
 800ad88:	b003      	add	sp, #12
 800ad8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad8e:	217e      	movs	r1, #126	; 0x7e
 800ad90:	203f      	movs	r0, #63	; 0x3f
 800ad92:	e773      	b.n	800ac7c <_malloc_r+0x80>
 800ad94:	4423      	add	r3, r4
 800ad96:	68e1      	ldr	r1, [r4, #12]
 800ad98:	685a      	ldr	r2, [r3, #4]
 800ad9a:	68a5      	ldr	r5, [r4, #8]
 800ad9c:	f042 0201 	orr.w	r2, r2, #1
 800ada0:	60e9      	str	r1, [r5, #12]
 800ada2:	4630      	mov	r0, r6
 800ada4:	608d      	str	r5, [r1, #8]
 800ada6:	605a      	str	r2, [r3, #4]
 800ada8:	f000 fa54 	bl	800b254 <__malloc_unlock>
 800adac:	3408      	adds	r4, #8
 800adae:	4620      	mov	r0, r4
 800adb0:	b003      	add	sp, #12
 800adb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adb6:	4423      	add	r3, r4
 800adb8:	4630      	mov	r0, r6
 800adba:	685a      	ldr	r2, [r3, #4]
 800adbc:	f042 0201 	orr.w	r2, r2, #1
 800adc0:	605a      	str	r2, [r3, #4]
 800adc2:	f000 fa47 	bl	800b254 <__malloc_unlock>
 800adc6:	3408      	adds	r4, #8
 800adc8:	4620      	mov	r0, r4
 800adca:	b003      	add	sp, #12
 800adcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800add0:	68bc      	ldr	r4, [r7, #8]
 800add2:	6863      	ldr	r3, [r4, #4]
 800add4:	f023 0803 	bic.w	r8, r3, #3
 800add8:	4545      	cmp	r5, r8
 800adda:	d804      	bhi.n	800ade6 <_malloc_r+0x1ea>
 800addc:	ebc5 0308 	rsb	r3, r5, r8
 800ade0:	2b0f      	cmp	r3, #15
 800ade2:	f300 808c 	bgt.w	800aefe <_malloc_r+0x302>
 800ade6:	4b53      	ldr	r3, [pc, #332]	; (800af34 <_malloc_r+0x338>)
 800ade8:	f8df a158 	ldr.w	sl, [pc, #344]	; 800af44 <_malloc_r+0x348>
 800adec:	681a      	ldr	r2, [r3, #0]
 800adee:	f8da 3000 	ldr.w	r3, [sl]
 800adf2:	3301      	adds	r3, #1
 800adf4:	442a      	add	r2, r5
 800adf6:	eb04 0b08 	add.w	fp, r4, r8
 800adfa:	f000 8150 	beq.w	800b09e <_malloc_r+0x4a2>
 800adfe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ae02:	320f      	adds	r2, #15
 800ae04:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 800ae08:	f022 020f 	bic.w	r2, r2, #15
 800ae0c:	4611      	mov	r1, r2
 800ae0e:	4630      	mov	r0, r6
 800ae10:	9201      	str	r2, [sp, #4]
 800ae12:	f000 fd41 	bl	800b898 <_sbrk_r>
 800ae16:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800ae1a:	4681      	mov	r9, r0
 800ae1c:	9a01      	ldr	r2, [sp, #4]
 800ae1e:	f000 8147 	beq.w	800b0b0 <_malloc_r+0x4b4>
 800ae22:	4583      	cmp	fp, r0
 800ae24:	f200 80ee 	bhi.w	800b004 <_malloc_r+0x408>
 800ae28:	4b43      	ldr	r3, [pc, #268]	; (800af38 <_malloc_r+0x33c>)
 800ae2a:	6819      	ldr	r1, [r3, #0]
 800ae2c:	45cb      	cmp	fp, r9
 800ae2e:	4411      	add	r1, r2
 800ae30:	6019      	str	r1, [r3, #0]
 800ae32:	f000 8142 	beq.w	800b0ba <_malloc_r+0x4be>
 800ae36:	f8da 0000 	ldr.w	r0, [sl]
 800ae3a:	f8df e108 	ldr.w	lr, [pc, #264]	; 800af44 <_malloc_r+0x348>
 800ae3e:	3001      	adds	r0, #1
 800ae40:	bf1b      	ittet	ne
 800ae42:	ebcb 0b09 	rsbne	fp, fp, r9
 800ae46:	4459      	addne	r1, fp
 800ae48:	f8ce 9000 	streq.w	r9, [lr]
 800ae4c:	6019      	strne	r1, [r3, #0]
 800ae4e:	f019 0107 	ands.w	r1, r9, #7
 800ae52:	f000 8107 	beq.w	800b064 <_malloc_r+0x468>
 800ae56:	f1c1 0008 	rsb	r0, r1, #8
 800ae5a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 800ae5e:	4481      	add	r9, r0
 800ae60:	3108      	adds	r1, #8
 800ae62:	444a      	add	r2, r9
 800ae64:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800ae68:	ebc2 0a01 	rsb	sl, r2, r1
 800ae6c:	4651      	mov	r1, sl
 800ae6e:	4630      	mov	r0, r6
 800ae70:	9301      	str	r3, [sp, #4]
 800ae72:	f000 fd11 	bl	800b898 <_sbrk_r>
 800ae76:	1c43      	adds	r3, r0, #1
 800ae78:	9b01      	ldr	r3, [sp, #4]
 800ae7a:	f000 812c 	beq.w	800b0d6 <_malloc_r+0x4da>
 800ae7e:	ebc9 0200 	rsb	r2, r9, r0
 800ae82:	4452      	add	r2, sl
 800ae84:	f042 0201 	orr.w	r2, r2, #1
 800ae88:	6819      	ldr	r1, [r3, #0]
 800ae8a:	f8c7 9008 	str.w	r9, [r7, #8]
 800ae8e:	4451      	add	r1, sl
 800ae90:	42bc      	cmp	r4, r7
 800ae92:	f8c9 2004 	str.w	r2, [r9, #4]
 800ae96:	6019      	str	r1, [r3, #0]
 800ae98:	f8df a09c 	ldr.w	sl, [pc, #156]	; 800af38 <_malloc_r+0x33c>
 800ae9c:	d016      	beq.n	800aecc <_malloc_r+0x2d0>
 800ae9e:	f1b8 0f0f 	cmp.w	r8, #15
 800aea2:	f240 80ee 	bls.w	800b082 <_malloc_r+0x486>
 800aea6:	6862      	ldr	r2, [r4, #4]
 800aea8:	f1a8 030c 	sub.w	r3, r8, #12
 800aeac:	f023 0307 	bic.w	r3, r3, #7
 800aeb0:	18e0      	adds	r0, r4, r3
 800aeb2:	f002 0201 	and.w	r2, r2, #1
 800aeb6:	f04f 0e05 	mov.w	lr, #5
 800aeba:	431a      	orrs	r2, r3
 800aebc:	2b0f      	cmp	r3, #15
 800aebe:	6062      	str	r2, [r4, #4]
 800aec0:	f8c0 e004 	str.w	lr, [r0, #4]
 800aec4:	f8c0 e008 	str.w	lr, [r0, #8]
 800aec8:	f200 8109 	bhi.w	800b0de <_malloc_r+0x4e2>
 800aecc:	4b1b      	ldr	r3, [pc, #108]	; (800af3c <_malloc_r+0x340>)
 800aece:	68bc      	ldr	r4, [r7, #8]
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	4291      	cmp	r1, r2
 800aed4:	bf88      	it	hi
 800aed6:	6019      	strhi	r1, [r3, #0]
 800aed8:	4b19      	ldr	r3, [pc, #100]	; (800af40 <_malloc_r+0x344>)
 800aeda:	681a      	ldr	r2, [r3, #0]
 800aedc:	4291      	cmp	r1, r2
 800aede:	6862      	ldr	r2, [r4, #4]
 800aee0:	bf88      	it	hi
 800aee2:	6019      	strhi	r1, [r3, #0]
 800aee4:	f022 0203 	bic.w	r2, r2, #3
 800aee8:	4295      	cmp	r5, r2
 800aeea:	eba2 0305 	sub.w	r3, r2, r5
 800aeee:	d801      	bhi.n	800aef4 <_malloc_r+0x2f8>
 800aef0:	2b0f      	cmp	r3, #15
 800aef2:	dc04      	bgt.n	800aefe <_malloc_r+0x302>
 800aef4:	4630      	mov	r0, r6
 800aef6:	f000 f9ad 	bl	800b254 <__malloc_unlock>
 800aefa:	2400      	movs	r4, #0
 800aefc:	e6aa      	b.n	800ac54 <_malloc_r+0x58>
 800aefe:	1962      	adds	r2, r4, r5
 800af00:	f043 0301 	orr.w	r3, r3, #1
 800af04:	f045 0501 	orr.w	r5, r5, #1
 800af08:	6065      	str	r5, [r4, #4]
 800af0a:	4630      	mov	r0, r6
 800af0c:	60ba      	str	r2, [r7, #8]
 800af0e:	6053      	str	r3, [r2, #4]
 800af10:	f000 f9a0 	bl	800b254 <__malloc_unlock>
 800af14:	3408      	adds	r4, #8
 800af16:	4620      	mov	r0, r4
 800af18:	b003      	add	sp, #12
 800af1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af1e:	2814      	cmp	r0, #20
 800af20:	d968      	bls.n	800aff4 <_malloc_r+0x3f8>
 800af22:	2854      	cmp	r0, #84	; 0x54
 800af24:	f200 8097 	bhi.w	800b056 <_malloc_r+0x45a>
 800af28:	0b28      	lsrs	r0, r5, #12
 800af2a:	306e      	adds	r0, #110	; 0x6e
 800af2c:	0041      	lsls	r1, r0, #1
 800af2e:	e6a5      	b.n	800ac7c <_malloc_r+0x80>
 800af30:	200004f0 	.word	0x200004f0
 800af34:	20000d38 	.word	0x20000d38
 800af38:	20000d3c 	.word	0x20000d3c
 800af3c:	20000d34 	.word	0x20000d34
 800af40:	20000d30 	.word	0x20000d30
 800af44:	200008fc 	.word	0x200008fc
 800af48:	0a5a      	lsrs	r2, r3, #9
 800af4a:	2a04      	cmp	r2, #4
 800af4c:	d955      	bls.n	800affa <_malloc_r+0x3fe>
 800af4e:	2a14      	cmp	r2, #20
 800af50:	f200 80a7 	bhi.w	800b0a2 <_malloc_r+0x4a6>
 800af54:	325b      	adds	r2, #91	; 0x5b
 800af56:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800af5a:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 800af5e:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800b11c <_malloc_r+0x520>
 800af62:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800af66:	4561      	cmp	r1, ip
 800af68:	d07f      	beq.n	800b06a <_malloc_r+0x46e>
 800af6a:	684a      	ldr	r2, [r1, #4]
 800af6c:	f022 0203 	bic.w	r2, r2, #3
 800af70:	4293      	cmp	r3, r2
 800af72:	d202      	bcs.n	800af7a <_malloc_r+0x37e>
 800af74:	6889      	ldr	r1, [r1, #8]
 800af76:	458c      	cmp	ip, r1
 800af78:	d1f7      	bne.n	800af6a <_malloc_r+0x36e>
 800af7a:	68ca      	ldr	r2, [r1, #12]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	60e2      	str	r2, [r4, #12]
 800af80:	60a1      	str	r1, [r4, #8]
 800af82:	6094      	str	r4, [r2, #8]
 800af84:	60cc      	str	r4, [r1, #12]
 800af86:	e6bb      	b.n	800ad00 <_malloc_r+0x104>
 800af88:	1963      	adds	r3, r4, r5
 800af8a:	f042 0701 	orr.w	r7, r2, #1
 800af8e:	f045 0501 	orr.w	r5, r5, #1
 800af92:	6065      	str	r5, [r4, #4]
 800af94:	4630      	mov	r0, r6
 800af96:	614b      	str	r3, [r1, #20]
 800af98:	610b      	str	r3, [r1, #16]
 800af9a:	f8c3 e00c 	str.w	lr, [r3, #12]
 800af9e:	f8c3 e008 	str.w	lr, [r3, #8]
 800afa2:	605f      	str	r7, [r3, #4]
 800afa4:	509a      	str	r2, [r3, r2]
 800afa6:	3408      	adds	r4, #8
 800afa8:	f000 f954 	bl	800b254 <__malloc_unlock>
 800afac:	e652      	b.n	800ac54 <_malloc_r+0x58>
 800afae:	684b      	ldr	r3, [r1, #4]
 800afb0:	e6a6      	b.n	800ad00 <_malloc_r+0x104>
 800afb2:	f109 0901 	add.w	r9, r9, #1
 800afb6:	f019 0f03 	tst.w	r9, #3
 800afba:	f10c 0c08 	add.w	ip, ip, #8
 800afbe:	f47f aeb1 	bne.w	800ad24 <_malloc_r+0x128>
 800afc2:	e02c      	b.n	800b01e <_malloc_r+0x422>
 800afc4:	f104 0308 	add.w	r3, r4, #8
 800afc8:	6964      	ldr	r4, [r4, #20]
 800afca:	42a3      	cmp	r3, r4
 800afcc:	bf08      	it	eq
 800afce:	3002      	addeq	r0, #2
 800afd0:	f43f ae69 	beq.w	800aca6 <_malloc_r+0xaa>
 800afd4:	e62e      	b.n	800ac34 <_malloc_r+0x38>
 800afd6:	441a      	add	r2, r3
 800afd8:	461c      	mov	r4, r3
 800afda:	6851      	ldr	r1, [r2, #4]
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	f854 5f08 	ldr.w	r5, [r4, #8]!
 800afe2:	f041 0101 	orr.w	r1, r1, #1
 800afe6:	6051      	str	r1, [r2, #4]
 800afe8:	4630      	mov	r0, r6
 800afea:	60eb      	str	r3, [r5, #12]
 800afec:	609d      	str	r5, [r3, #8]
 800afee:	f000 f931 	bl	800b254 <__malloc_unlock>
 800aff2:	e62f      	b.n	800ac54 <_malloc_r+0x58>
 800aff4:	305b      	adds	r0, #91	; 0x5b
 800aff6:	0041      	lsls	r1, r0, #1
 800aff8:	e640      	b.n	800ac7c <_malloc_r+0x80>
 800affa:	099a      	lsrs	r2, r3, #6
 800affc:	3238      	adds	r2, #56	; 0x38
 800affe:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800b002:	e7aa      	b.n	800af5a <_malloc_r+0x35e>
 800b004:	42bc      	cmp	r4, r7
 800b006:	4b45      	ldr	r3, [pc, #276]	; (800b11c <_malloc_r+0x520>)
 800b008:	f43f af0e 	beq.w	800ae28 <_malloc_r+0x22c>
 800b00c:	689c      	ldr	r4, [r3, #8]
 800b00e:	6862      	ldr	r2, [r4, #4]
 800b010:	f022 0203 	bic.w	r2, r2, #3
 800b014:	e768      	b.n	800aee8 <_malloc_r+0x2ec>
 800b016:	f8d8 8000 	ldr.w	r8, [r8]
 800b01a:	4598      	cmp	r8, r3
 800b01c:	d17c      	bne.n	800b118 <_malloc_r+0x51c>
 800b01e:	f010 0f03 	tst.w	r0, #3
 800b022:	f1a8 0308 	sub.w	r3, r8, #8
 800b026:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 800b02a:	d1f4      	bne.n	800b016 <_malloc_r+0x41a>
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	ea23 0304 	bic.w	r3, r3, r4
 800b032:	607b      	str	r3, [r7, #4]
 800b034:	0064      	lsls	r4, r4, #1
 800b036:	429c      	cmp	r4, r3
 800b038:	f63f aeca 	bhi.w	800add0 <_malloc_r+0x1d4>
 800b03c:	2c00      	cmp	r4, #0
 800b03e:	f43f aec7 	beq.w	800add0 <_malloc_r+0x1d4>
 800b042:	4223      	tst	r3, r4
 800b044:	4648      	mov	r0, r9
 800b046:	f47f ae69 	bne.w	800ad1c <_malloc_r+0x120>
 800b04a:	0064      	lsls	r4, r4, #1
 800b04c:	4223      	tst	r3, r4
 800b04e:	f100 0004 	add.w	r0, r0, #4
 800b052:	d0fa      	beq.n	800b04a <_malloc_r+0x44e>
 800b054:	e662      	b.n	800ad1c <_malloc_r+0x120>
 800b056:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 800b05a:	d818      	bhi.n	800b08e <_malloc_r+0x492>
 800b05c:	0be8      	lsrs	r0, r5, #15
 800b05e:	3077      	adds	r0, #119	; 0x77
 800b060:	0041      	lsls	r1, r0, #1
 800b062:	e60b      	b.n	800ac7c <_malloc_r+0x80>
 800b064:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b068:	e6fb      	b.n	800ae62 <_malloc_r+0x266>
 800b06a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b06e:	1092      	asrs	r2, r2, #2
 800b070:	f04f 0c01 	mov.w	ip, #1
 800b074:	fa0c f202 	lsl.w	r2, ip, r2
 800b078:	4313      	orrs	r3, r2
 800b07a:	f8c8 3004 	str.w	r3, [r8, #4]
 800b07e:	460a      	mov	r2, r1
 800b080:	e77d      	b.n	800af7e <_malloc_r+0x382>
 800b082:	2301      	movs	r3, #1
 800b084:	f8c9 3004 	str.w	r3, [r9, #4]
 800b088:	464c      	mov	r4, r9
 800b08a:	2200      	movs	r2, #0
 800b08c:	e72c      	b.n	800aee8 <_malloc_r+0x2ec>
 800b08e:	f240 5354 	movw	r3, #1364	; 0x554
 800b092:	4298      	cmp	r0, r3
 800b094:	d81c      	bhi.n	800b0d0 <_malloc_r+0x4d4>
 800b096:	0ca8      	lsrs	r0, r5, #18
 800b098:	307c      	adds	r0, #124	; 0x7c
 800b09a:	0041      	lsls	r1, r0, #1
 800b09c:	e5ee      	b.n	800ac7c <_malloc_r+0x80>
 800b09e:	3210      	adds	r2, #16
 800b0a0:	e6b4      	b.n	800ae0c <_malloc_r+0x210>
 800b0a2:	2a54      	cmp	r2, #84	; 0x54
 800b0a4:	d823      	bhi.n	800b0ee <_malloc_r+0x4f2>
 800b0a6:	0b1a      	lsrs	r2, r3, #12
 800b0a8:	326e      	adds	r2, #110	; 0x6e
 800b0aa:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800b0ae:	e754      	b.n	800af5a <_malloc_r+0x35e>
 800b0b0:	68bc      	ldr	r4, [r7, #8]
 800b0b2:	6862      	ldr	r2, [r4, #4]
 800b0b4:	f022 0203 	bic.w	r2, r2, #3
 800b0b8:	e716      	b.n	800aee8 <_malloc_r+0x2ec>
 800b0ba:	f3cb 000b 	ubfx	r0, fp, #0, #12
 800b0be:	2800      	cmp	r0, #0
 800b0c0:	f47f aeb9 	bne.w	800ae36 <_malloc_r+0x23a>
 800b0c4:	4442      	add	r2, r8
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	f042 0201 	orr.w	r2, r2, #1
 800b0cc:	605a      	str	r2, [r3, #4]
 800b0ce:	e6fd      	b.n	800aecc <_malloc_r+0x2d0>
 800b0d0:	21fc      	movs	r1, #252	; 0xfc
 800b0d2:	207e      	movs	r0, #126	; 0x7e
 800b0d4:	e5d2      	b.n	800ac7c <_malloc_r+0x80>
 800b0d6:	2201      	movs	r2, #1
 800b0d8:	f04f 0a00 	mov.w	sl, #0
 800b0dc:	e6d4      	b.n	800ae88 <_malloc_r+0x28c>
 800b0de:	f104 0108 	add.w	r1, r4, #8
 800b0e2:	4630      	mov	r0, r6
 800b0e4:	f7ff fc0a 	bl	800a8fc <_free_r>
 800b0e8:	f8da 1000 	ldr.w	r1, [sl]
 800b0ec:	e6ee      	b.n	800aecc <_malloc_r+0x2d0>
 800b0ee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b0f2:	d804      	bhi.n	800b0fe <_malloc_r+0x502>
 800b0f4:	0bda      	lsrs	r2, r3, #15
 800b0f6:	3277      	adds	r2, #119	; 0x77
 800b0f8:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800b0fc:	e72d      	b.n	800af5a <_malloc_r+0x35e>
 800b0fe:	f240 5154 	movw	r1, #1364	; 0x554
 800b102:	428a      	cmp	r2, r1
 800b104:	d804      	bhi.n	800b110 <_malloc_r+0x514>
 800b106:	0c9a      	lsrs	r2, r3, #18
 800b108:	327c      	adds	r2, #124	; 0x7c
 800b10a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800b10e:	e724      	b.n	800af5a <_malloc_r+0x35e>
 800b110:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
 800b114:	227e      	movs	r2, #126	; 0x7e
 800b116:	e720      	b.n	800af5a <_malloc_r+0x35e>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	e78b      	b.n	800b034 <_malloc_r+0x438>
 800b11c:	200004f0 	.word	0x200004f0

0800b120 <memchr>:
 800b120:	0783      	lsls	r3, r0, #30
 800b122:	b470      	push	{r4, r5, r6}
 800b124:	b2c9      	uxtb	r1, r1
 800b126:	d040      	beq.n	800b1aa <memchr+0x8a>
 800b128:	1e54      	subs	r4, r2, #1
 800b12a:	2a00      	cmp	r2, #0
 800b12c:	d03f      	beq.n	800b1ae <memchr+0x8e>
 800b12e:	7803      	ldrb	r3, [r0, #0]
 800b130:	428b      	cmp	r3, r1
 800b132:	bf18      	it	ne
 800b134:	1c43      	addne	r3, r0, #1
 800b136:	d106      	bne.n	800b146 <memchr+0x26>
 800b138:	e01d      	b.n	800b176 <memchr+0x56>
 800b13a:	b1f4      	cbz	r4, 800b17a <memchr+0x5a>
 800b13c:	7802      	ldrb	r2, [r0, #0]
 800b13e:	428a      	cmp	r2, r1
 800b140:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800b144:	d017      	beq.n	800b176 <memchr+0x56>
 800b146:	f013 0f03 	tst.w	r3, #3
 800b14a:	4618      	mov	r0, r3
 800b14c:	f103 0301 	add.w	r3, r3, #1
 800b150:	d1f3      	bne.n	800b13a <memchr+0x1a>
 800b152:	2c03      	cmp	r4, #3
 800b154:	d814      	bhi.n	800b180 <memchr+0x60>
 800b156:	b184      	cbz	r4, 800b17a <memchr+0x5a>
 800b158:	7803      	ldrb	r3, [r0, #0]
 800b15a:	428b      	cmp	r3, r1
 800b15c:	d00b      	beq.n	800b176 <memchr+0x56>
 800b15e:	1905      	adds	r5, r0, r4
 800b160:	1c43      	adds	r3, r0, #1
 800b162:	e002      	b.n	800b16a <memchr+0x4a>
 800b164:	7802      	ldrb	r2, [r0, #0]
 800b166:	428a      	cmp	r2, r1
 800b168:	d005      	beq.n	800b176 <memchr+0x56>
 800b16a:	42ab      	cmp	r3, r5
 800b16c:	4618      	mov	r0, r3
 800b16e:	f103 0301 	add.w	r3, r3, #1
 800b172:	d1f7      	bne.n	800b164 <memchr+0x44>
 800b174:	2000      	movs	r0, #0
 800b176:	bc70      	pop	{r4, r5, r6}
 800b178:	4770      	bx	lr
 800b17a:	4620      	mov	r0, r4
 800b17c:	bc70      	pop	{r4, r5, r6}
 800b17e:	4770      	bx	lr
 800b180:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 800b184:	4602      	mov	r2, r0
 800b186:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 800b18a:	4610      	mov	r0, r2
 800b18c:	3204      	adds	r2, #4
 800b18e:	6803      	ldr	r3, [r0, #0]
 800b190:	4073      	eors	r3, r6
 800b192:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 800b196:	ea25 0303 	bic.w	r3, r5, r3
 800b19a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800b19e:	d1da      	bne.n	800b156 <memchr+0x36>
 800b1a0:	3c04      	subs	r4, #4
 800b1a2:	2c03      	cmp	r4, #3
 800b1a4:	4610      	mov	r0, r2
 800b1a6:	d8f0      	bhi.n	800b18a <memchr+0x6a>
 800b1a8:	e7d5      	b.n	800b156 <memchr+0x36>
 800b1aa:	4614      	mov	r4, r2
 800b1ac:	e7d1      	b.n	800b152 <memchr+0x32>
 800b1ae:	4610      	mov	r0, r2
 800b1b0:	e7e1      	b.n	800b176 <memchr+0x56>
 800b1b2:	bf00      	nop

0800b1b4 <memset>:
 800b1b4:	b470      	push	{r4, r5, r6}
 800b1b6:	0784      	lsls	r4, r0, #30
 800b1b8:	d046      	beq.n	800b248 <memset+0x94>
 800b1ba:	1e54      	subs	r4, r2, #1
 800b1bc:	2a00      	cmp	r2, #0
 800b1be:	d041      	beq.n	800b244 <memset+0x90>
 800b1c0:	b2cd      	uxtb	r5, r1
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	e002      	b.n	800b1cc <memset+0x18>
 800b1c6:	1e62      	subs	r2, r4, #1
 800b1c8:	b3e4      	cbz	r4, 800b244 <memset+0x90>
 800b1ca:	4614      	mov	r4, r2
 800b1cc:	f803 5b01 	strb.w	r5, [r3], #1
 800b1d0:	079a      	lsls	r2, r3, #30
 800b1d2:	d1f8      	bne.n	800b1c6 <memset+0x12>
 800b1d4:	2c03      	cmp	r4, #3
 800b1d6:	d92e      	bls.n	800b236 <memset+0x82>
 800b1d8:	b2cd      	uxtb	r5, r1
 800b1da:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800b1de:	2c0f      	cmp	r4, #15
 800b1e0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800b1e4:	d919      	bls.n	800b21a <memset+0x66>
 800b1e6:	f103 0210 	add.w	r2, r3, #16
 800b1ea:	4626      	mov	r6, r4
 800b1ec:	3e10      	subs	r6, #16
 800b1ee:	2e0f      	cmp	r6, #15
 800b1f0:	f842 5c10 	str.w	r5, [r2, #-16]
 800b1f4:	f842 5c0c 	str.w	r5, [r2, #-12]
 800b1f8:	f842 5c08 	str.w	r5, [r2, #-8]
 800b1fc:	f842 5c04 	str.w	r5, [r2, #-4]
 800b200:	f102 0210 	add.w	r2, r2, #16
 800b204:	d8f2      	bhi.n	800b1ec <memset+0x38>
 800b206:	f1a4 0210 	sub.w	r2, r4, #16
 800b20a:	f022 020f 	bic.w	r2, r2, #15
 800b20e:	f004 040f 	and.w	r4, r4, #15
 800b212:	3210      	adds	r2, #16
 800b214:	2c03      	cmp	r4, #3
 800b216:	4413      	add	r3, r2
 800b218:	d90d      	bls.n	800b236 <memset+0x82>
 800b21a:	461e      	mov	r6, r3
 800b21c:	4622      	mov	r2, r4
 800b21e:	3a04      	subs	r2, #4
 800b220:	2a03      	cmp	r2, #3
 800b222:	f846 5b04 	str.w	r5, [r6], #4
 800b226:	d8fa      	bhi.n	800b21e <memset+0x6a>
 800b228:	1f22      	subs	r2, r4, #4
 800b22a:	f022 0203 	bic.w	r2, r2, #3
 800b22e:	3204      	adds	r2, #4
 800b230:	4413      	add	r3, r2
 800b232:	f004 0403 	and.w	r4, r4, #3
 800b236:	b12c      	cbz	r4, 800b244 <memset+0x90>
 800b238:	b2c9      	uxtb	r1, r1
 800b23a:	441c      	add	r4, r3
 800b23c:	f803 1b01 	strb.w	r1, [r3], #1
 800b240:	42a3      	cmp	r3, r4
 800b242:	d1fb      	bne.n	800b23c <memset+0x88>
 800b244:	bc70      	pop	{r4, r5, r6}
 800b246:	4770      	bx	lr
 800b248:	4614      	mov	r4, r2
 800b24a:	4603      	mov	r3, r0
 800b24c:	e7c2      	b.n	800b1d4 <memset+0x20>
 800b24e:	bf00      	nop

0800b250 <__malloc_lock>:
 800b250:	4770      	bx	lr
 800b252:	bf00      	nop

0800b254 <__malloc_unlock>:
 800b254:	4770      	bx	lr
 800b256:	bf00      	nop

0800b258 <_Balloc>:
 800b258:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b25a:	b570      	push	{r4, r5, r6, lr}
 800b25c:	4605      	mov	r5, r0
 800b25e:	460c      	mov	r4, r1
 800b260:	b14b      	cbz	r3, 800b276 <_Balloc+0x1e>
 800b262:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b266:	b180      	cbz	r0, 800b28a <_Balloc+0x32>
 800b268:	6802      	ldr	r2, [r0, #0]
 800b26a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800b26e:	2300      	movs	r3, #0
 800b270:	6103      	str	r3, [r0, #16]
 800b272:	60c3      	str	r3, [r0, #12]
 800b274:	bd70      	pop	{r4, r5, r6, pc}
 800b276:	2104      	movs	r1, #4
 800b278:	2221      	movs	r2, #33	; 0x21
 800b27a:	f000 fbeb 	bl	800ba54 <_calloc_r>
 800b27e:	64e8      	str	r0, [r5, #76]	; 0x4c
 800b280:	4603      	mov	r3, r0
 800b282:	2800      	cmp	r0, #0
 800b284:	d1ed      	bne.n	800b262 <_Balloc+0xa>
 800b286:	2000      	movs	r0, #0
 800b288:	bd70      	pop	{r4, r5, r6, pc}
 800b28a:	2101      	movs	r1, #1
 800b28c:	fa01 f604 	lsl.w	r6, r1, r4
 800b290:	1d72      	adds	r2, r6, #5
 800b292:	4628      	mov	r0, r5
 800b294:	0092      	lsls	r2, r2, #2
 800b296:	f000 fbdd 	bl	800ba54 <_calloc_r>
 800b29a:	2800      	cmp	r0, #0
 800b29c:	d0f3      	beq.n	800b286 <_Balloc+0x2e>
 800b29e:	6044      	str	r4, [r0, #4]
 800b2a0:	6086      	str	r6, [r0, #8]
 800b2a2:	e7e4      	b.n	800b26e <_Balloc+0x16>

0800b2a4 <_Bfree>:
 800b2a4:	b131      	cbz	r1, 800b2b4 <_Bfree+0x10>
 800b2a6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b2a8:	684a      	ldr	r2, [r1, #4]
 800b2aa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b2ae:	6008      	str	r0, [r1, #0]
 800b2b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b2b4:	4770      	bx	lr
 800b2b6:	bf00      	nop

0800b2b8 <__multadd>:
 800b2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2ba:	690c      	ldr	r4, [r1, #16]
 800b2bc:	b083      	sub	sp, #12
 800b2be:	460d      	mov	r5, r1
 800b2c0:	4606      	mov	r6, r0
 800b2c2:	f101 0e14 	add.w	lr, r1, #20
 800b2c6:	2700      	movs	r7, #0
 800b2c8:	f8de 1000 	ldr.w	r1, [lr]
 800b2cc:	b288      	uxth	r0, r1
 800b2ce:	0c09      	lsrs	r1, r1, #16
 800b2d0:	fb02 3300 	mla	r3, r2, r0, r3
 800b2d4:	fb02 f101 	mul.w	r1, r2, r1
 800b2d8:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 800b2dc:	3701      	adds	r7, #1
 800b2de:	b29b      	uxth	r3, r3
 800b2e0:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 800b2e4:	42bc      	cmp	r4, r7
 800b2e6:	f84e 3b04 	str.w	r3, [lr], #4
 800b2ea:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800b2ee:	dceb      	bgt.n	800b2c8 <__multadd+0x10>
 800b2f0:	b13b      	cbz	r3, 800b302 <__multadd+0x4a>
 800b2f2:	68aa      	ldr	r2, [r5, #8]
 800b2f4:	4294      	cmp	r4, r2
 800b2f6:	da07      	bge.n	800b308 <__multadd+0x50>
 800b2f8:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 800b2fc:	3401      	adds	r4, #1
 800b2fe:	6153      	str	r3, [r2, #20]
 800b300:	612c      	str	r4, [r5, #16]
 800b302:	4628      	mov	r0, r5
 800b304:	b003      	add	sp, #12
 800b306:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b308:	6869      	ldr	r1, [r5, #4]
 800b30a:	9301      	str	r3, [sp, #4]
 800b30c:	3101      	adds	r1, #1
 800b30e:	4630      	mov	r0, r6
 800b310:	f7ff ffa2 	bl	800b258 <_Balloc>
 800b314:	692a      	ldr	r2, [r5, #16]
 800b316:	3202      	adds	r2, #2
 800b318:	f105 010c 	add.w	r1, r5, #12
 800b31c:	4607      	mov	r7, r0
 800b31e:	0092      	lsls	r2, r2, #2
 800b320:	300c      	adds	r0, #12
 800b322:	f7fb feeb 	bl	80070fc <memcpy>
 800b326:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 800b328:	6869      	ldr	r1, [r5, #4]
 800b32a:	9b01      	ldr	r3, [sp, #4]
 800b32c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800b330:	6028      	str	r0, [r5, #0]
 800b332:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 800b336:	463d      	mov	r5, r7
 800b338:	e7de      	b.n	800b2f8 <__multadd+0x40>
 800b33a:	bf00      	nop

0800b33c <__hi0bits>:
 800b33c:	0c03      	lsrs	r3, r0, #16
 800b33e:	041b      	lsls	r3, r3, #16
 800b340:	b9b3      	cbnz	r3, 800b370 <__hi0bits+0x34>
 800b342:	0400      	lsls	r0, r0, #16
 800b344:	2310      	movs	r3, #16
 800b346:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b34a:	bf04      	itt	eq
 800b34c:	0200      	lsleq	r0, r0, #8
 800b34e:	3308      	addeq	r3, #8
 800b350:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b354:	bf04      	itt	eq
 800b356:	0100      	lsleq	r0, r0, #4
 800b358:	3304      	addeq	r3, #4
 800b35a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b35e:	bf04      	itt	eq
 800b360:	0080      	lsleq	r0, r0, #2
 800b362:	3302      	addeq	r3, #2
 800b364:	2800      	cmp	r0, #0
 800b366:	db07      	blt.n	800b378 <__hi0bits+0x3c>
 800b368:	0042      	lsls	r2, r0, #1
 800b36a:	d403      	bmi.n	800b374 <__hi0bits+0x38>
 800b36c:	2020      	movs	r0, #32
 800b36e:	4770      	bx	lr
 800b370:	2300      	movs	r3, #0
 800b372:	e7e8      	b.n	800b346 <__hi0bits+0xa>
 800b374:	1c58      	adds	r0, r3, #1
 800b376:	4770      	bx	lr
 800b378:	4618      	mov	r0, r3
 800b37a:	4770      	bx	lr

0800b37c <__lo0bits>:
 800b37c:	6803      	ldr	r3, [r0, #0]
 800b37e:	f013 0207 	ands.w	r2, r3, #7
 800b382:	d007      	beq.n	800b394 <__lo0bits+0x18>
 800b384:	07d9      	lsls	r1, r3, #31
 800b386:	d420      	bmi.n	800b3ca <__lo0bits+0x4e>
 800b388:	079a      	lsls	r2, r3, #30
 800b38a:	d420      	bmi.n	800b3ce <__lo0bits+0x52>
 800b38c:	089b      	lsrs	r3, r3, #2
 800b38e:	6003      	str	r3, [r0, #0]
 800b390:	2002      	movs	r0, #2
 800b392:	4770      	bx	lr
 800b394:	b299      	uxth	r1, r3
 800b396:	b909      	cbnz	r1, 800b39c <__lo0bits+0x20>
 800b398:	0c1b      	lsrs	r3, r3, #16
 800b39a:	2210      	movs	r2, #16
 800b39c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b3a0:	bf04      	itt	eq
 800b3a2:	0a1b      	lsreq	r3, r3, #8
 800b3a4:	3208      	addeq	r2, #8
 800b3a6:	0719      	lsls	r1, r3, #28
 800b3a8:	bf04      	itt	eq
 800b3aa:	091b      	lsreq	r3, r3, #4
 800b3ac:	3204      	addeq	r2, #4
 800b3ae:	0799      	lsls	r1, r3, #30
 800b3b0:	bf04      	itt	eq
 800b3b2:	089b      	lsreq	r3, r3, #2
 800b3b4:	3202      	addeq	r2, #2
 800b3b6:	07d9      	lsls	r1, r3, #31
 800b3b8:	d404      	bmi.n	800b3c4 <__lo0bits+0x48>
 800b3ba:	085b      	lsrs	r3, r3, #1
 800b3bc:	d101      	bne.n	800b3c2 <__lo0bits+0x46>
 800b3be:	2020      	movs	r0, #32
 800b3c0:	4770      	bx	lr
 800b3c2:	3201      	adds	r2, #1
 800b3c4:	6003      	str	r3, [r0, #0]
 800b3c6:	4610      	mov	r0, r2
 800b3c8:	4770      	bx	lr
 800b3ca:	2000      	movs	r0, #0
 800b3cc:	4770      	bx	lr
 800b3ce:	085b      	lsrs	r3, r3, #1
 800b3d0:	6003      	str	r3, [r0, #0]
 800b3d2:	2001      	movs	r0, #1
 800b3d4:	4770      	bx	lr
 800b3d6:	bf00      	nop

0800b3d8 <__i2b>:
 800b3d8:	b510      	push	{r4, lr}
 800b3da:	460c      	mov	r4, r1
 800b3dc:	2101      	movs	r1, #1
 800b3de:	f7ff ff3b 	bl	800b258 <_Balloc>
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	6144      	str	r4, [r0, #20]
 800b3e6:	6102      	str	r2, [r0, #16]
 800b3e8:	bd10      	pop	{r4, pc}
 800b3ea:	bf00      	nop

0800b3ec <__multiply>:
 800b3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3f0:	690f      	ldr	r7, [r1, #16]
 800b3f2:	6916      	ldr	r6, [r2, #16]
 800b3f4:	42b7      	cmp	r7, r6
 800b3f6:	b083      	sub	sp, #12
 800b3f8:	460d      	mov	r5, r1
 800b3fa:	4614      	mov	r4, r2
 800b3fc:	f2c0 808d 	blt.w	800b51a <__multiply+0x12e>
 800b400:	4633      	mov	r3, r6
 800b402:	463e      	mov	r6, r7
 800b404:	461f      	mov	r7, r3
 800b406:	68ab      	ldr	r3, [r5, #8]
 800b408:	6869      	ldr	r1, [r5, #4]
 800b40a:	eb06 0807 	add.w	r8, r6, r7
 800b40e:	4598      	cmp	r8, r3
 800b410:	bfc8      	it	gt
 800b412:	3101      	addgt	r1, #1
 800b414:	f7ff ff20 	bl	800b258 <_Balloc>
 800b418:	f100 0c14 	add.w	ip, r0, #20
 800b41c:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 800b420:	45cc      	cmp	ip, r9
 800b422:	9000      	str	r0, [sp, #0]
 800b424:	d205      	bcs.n	800b432 <__multiply+0x46>
 800b426:	4663      	mov	r3, ip
 800b428:	2100      	movs	r1, #0
 800b42a:	f843 1b04 	str.w	r1, [r3], #4
 800b42e:	4599      	cmp	r9, r3
 800b430:	d8fb      	bhi.n	800b42a <__multiply+0x3e>
 800b432:	f104 0214 	add.w	r2, r4, #20
 800b436:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 800b43a:	f105 0314 	add.w	r3, r5, #20
 800b43e:	4552      	cmp	r2, sl
 800b440:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 800b444:	d254      	bcs.n	800b4f0 <__multiply+0x104>
 800b446:	f8cd 9004 	str.w	r9, [sp, #4]
 800b44a:	4699      	mov	r9, r3
 800b44c:	f852 3b04 	ldr.w	r3, [r2], #4
 800b450:	fa1f fb83 	uxth.w	fp, r3
 800b454:	f1bb 0f00 	cmp.w	fp, #0
 800b458:	d020      	beq.n	800b49c <__multiply+0xb0>
 800b45a:	2000      	movs	r0, #0
 800b45c:	464f      	mov	r7, r9
 800b45e:	4666      	mov	r6, ip
 800b460:	4605      	mov	r5, r0
 800b462:	e000      	b.n	800b466 <__multiply+0x7a>
 800b464:	461e      	mov	r6, r3
 800b466:	f857 4b04 	ldr.w	r4, [r7], #4
 800b46a:	6830      	ldr	r0, [r6, #0]
 800b46c:	b2a1      	uxth	r1, r4
 800b46e:	b283      	uxth	r3, r0
 800b470:	fb0b 3101 	mla	r1, fp, r1, r3
 800b474:	0c24      	lsrs	r4, r4, #16
 800b476:	0c00      	lsrs	r0, r0, #16
 800b478:	194b      	adds	r3, r1, r5
 800b47a:	fb0b 0004 	mla	r0, fp, r4, r0
 800b47e:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 800b482:	b299      	uxth	r1, r3
 800b484:	4633      	mov	r3, r6
 800b486:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b48a:	45be      	cmp	lr, r7
 800b48c:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800b490:	f843 1b04 	str.w	r1, [r3], #4
 800b494:	d8e6      	bhi.n	800b464 <__multiply+0x78>
 800b496:	6075      	str	r5, [r6, #4]
 800b498:	f852 3c04 	ldr.w	r3, [r2, #-4]
 800b49c:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 800b4a0:	d020      	beq.n	800b4e4 <__multiply+0xf8>
 800b4a2:	f8dc 3000 	ldr.w	r3, [ip]
 800b4a6:	4667      	mov	r7, ip
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	464d      	mov	r5, r9
 800b4ac:	2100      	movs	r1, #0
 800b4ae:	e000      	b.n	800b4b2 <__multiply+0xc6>
 800b4b0:	4637      	mov	r7, r6
 800b4b2:	882c      	ldrh	r4, [r5, #0]
 800b4b4:	0c00      	lsrs	r0, r0, #16
 800b4b6:	fb0b 0004 	mla	r0, fp, r4, r0
 800b4ba:	4401      	add	r1, r0
 800b4bc:	b29c      	uxth	r4, r3
 800b4be:	463e      	mov	r6, r7
 800b4c0:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 800b4c4:	f846 3b04 	str.w	r3, [r6], #4
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f855 4b04 	ldr.w	r4, [r5], #4
 800b4ce:	b283      	uxth	r3, r0
 800b4d0:	0c24      	lsrs	r4, r4, #16
 800b4d2:	fb0b 3404 	mla	r4, fp, r4, r3
 800b4d6:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 800b4da:	45ae      	cmp	lr, r5
 800b4dc:	ea4f 4113 	mov.w	r1, r3, lsr #16
 800b4e0:	d8e6      	bhi.n	800b4b0 <__multiply+0xc4>
 800b4e2:	607b      	str	r3, [r7, #4]
 800b4e4:	4592      	cmp	sl, r2
 800b4e6:	f10c 0c04 	add.w	ip, ip, #4
 800b4ea:	d8af      	bhi.n	800b44c <__multiply+0x60>
 800b4ec:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b4f0:	f1b8 0f00 	cmp.w	r8, #0
 800b4f4:	dd0b      	ble.n	800b50e <__multiply+0x122>
 800b4f6:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800b4fa:	f1a9 0904 	sub.w	r9, r9, #4
 800b4fe:	b11b      	cbz	r3, 800b508 <__multiply+0x11c>
 800b500:	e005      	b.n	800b50e <__multiply+0x122>
 800b502:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 800b506:	b913      	cbnz	r3, 800b50e <__multiply+0x122>
 800b508:	f1b8 0801 	subs.w	r8, r8, #1
 800b50c:	d1f9      	bne.n	800b502 <__multiply+0x116>
 800b50e:	9800      	ldr	r0, [sp, #0]
 800b510:	f8c0 8010 	str.w	r8, [r0, #16]
 800b514:	b003      	add	sp, #12
 800b516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b51a:	4615      	mov	r5, r2
 800b51c:	460c      	mov	r4, r1
 800b51e:	e772      	b.n	800b406 <__multiply+0x1a>

0800b520 <__pow5mult>:
 800b520:	f012 0303 	ands.w	r3, r2, #3
 800b524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b528:	4614      	mov	r4, r2
 800b52a:	4607      	mov	r7, r0
 800b52c:	460e      	mov	r6, r1
 800b52e:	d12d      	bne.n	800b58c <__pow5mult+0x6c>
 800b530:	10a4      	asrs	r4, r4, #2
 800b532:	d01c      	beq.n	800b56e <__pow5mult+0x4e>
 800b534:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 800b536:	b395      	cbz	r5, 800b59e <__pow5mult+0x7e>
 800b538:	07e3      	lsls	r3, r4, #31
 800b53a:	f04f 0800 	mov.w	r8, #0
 800b53e:	d406      	bmi.n	800b54e <__pow5mult+0x2e>
 800b540:	1064      	asrs	r4, r4, #1
 800b542:	d014      	beq.n	800b56e <__pow5mult+0x4e>
 800b544:	6828      	ldr	r0, [r5, #0]
 800b546:	b1a8      	cbz	r0, 800b574 <__pow5mult+0x54>
 800b548:	4605      	mov	r5, r0
 800b54a:	07e3      	lsls	r3, r4, #31
 800b54c:	d5f8      	bpl.n	800b540 <__pow5mult+0x20>
 800b54e:	4638      	mov	r0, r7
 800b550:	4631      	mov	r1, r6
 800b552:	462a      	mov	r2, r5
 800b554:	f7ff ff4a 	bl	800b3ec <__multiply>
 800b558:	b1b6      	cbz	r6, 800b588 <__pow5mult+0x68>
 800b55a:	6872      	ldr	r2, [r6, #4]
 800b55c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b55e:	1064      	asrs	r4, r4, #1
 800b560:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b564:	6031      	str	r1, [r6, #0]
 800b566:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800b56a:	4606      	mov	r6, r0
 800b56c:	d1ea      	bne.n	800b544 <__pow5mult+0x24>
 800b56e:	4630      	mov	r0, r6
 800b570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b574:	4629      	mov	r1, r5
 800b576:	462a      	mov	r2, r5
 800b578:	4638      	mov	r0, r7
 800b57a:	f7ff ff37 	bl	800b3ec <__multiply>
 800b57e:	6028      	str	r0, [r5, #0]
 800b580:	f8c0 8000 	str.w	r8, [r0]
 800b584:	4605      	mov	r5, r0
 800b586:	e7e0      	b.n	800b54a <__pow5mult+0x2a>
 800b588:	4606      	mov	r6, r0
 800b58a:	e7d9      	b.n	800b540 <__pow5mult+0x20>
 800b58c:	1e5a      	subs	r2, r3, #1
 800b58e:	4d0b      	ldr	r5, [pc, #44]	; (800b5bc <__pow5mult+0x9c>)
 800b590:	2300      	movs	r3, #0
 800b592:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800b596:	f7ff fe8f 	bl	800b2b8 <__multadd>
 800b59a:	4606      	mov	r6, r0
 800b59c:	e7c8      	b.n	800b530 <__pow5mult+0x10>
 800b59e:	2101      	movs	r1, #1
 800b5a0:	4638      	mov	r0, r7
 800b5a2:	f7ff fe59 	bl	800b258 <_Balloc>
 800b5a6:	f240 2171 	movw	r1, #625	; 0x271
 800b5aa:	2201      	movs	r2, #1
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	6141      	str	r1, [r0, #20]
 800b5b0:	6102      	str	r2, [r0, #16]
 800b5b2:	4605      	mov	r5, r0
 800b5b4:	64b8      	str	r0, [r7, #72]	; 0x48
 800b5b6:	6003      	str	r3, [r0, #0]
 800b5b8:	e7be      	b.n	800b538 <__pow5mult+0x18>
 800b5ba:	bf00      	nop
 800b5bc:	0800c7e8 	.word	0x0800c7e8

0800b5c0 <__lshift>:
 800b5c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5c4:	690f      	ldr	r7, [r1, #16]
 800b5c6:	688b      	ldr	r3, [r1, #8]
 800b5c8:	ea4f 1962 	mov.w	r9, r2, asr #5
 800b5cc:	444f      	add	r7, r9
 800b5ce:	1c7d      	adds	r5, r7, #1
 800b5d0:	429d      	cmp	r5, r3
 800b5d2:	460e      	mov	r6, r1
 800b5d4:	4614      	mov	r4, r2
 800b5d6:	6849      	ldr	r1, [r1, #4]
 800b5d8:	4680      	mov	r8, r0
 800b5da:	dd04      	ble.n	800b5e6 <__lshift+0x26>
 800b5dc:	005b      	lsls	r3, r3, #1
 800b5de:	429d      	cmp	r5, r3
 800b5e0:	f101 0101 	add.w	r1, r1, #1
 800b5e4:	dcfa      	bgt.n	800b5dc <__lshift+0x1c>
 800b5e6:	4640      	mov	r0, r8
 800b5e8:	f7ff fe36 	bl	800b258 <_Balloc>
 800b5ec:	f1b9 0f00 	cmp.w	r9, #0
 800b5f0:	f100 0114 	add.w	r1, r0, #20
 800b5f4:	dd09      	ble.n	800b60a <__lshift+0x4a>
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	469e      	mov	lr, r3
 800b5fa:	460a      	mov	r2, r1
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	454b      	cmp	r3, r9
 800b600:	f842 eb04 	str.w	lr, [r2], #4
 800b604:	d1fa      	bne.n	800b5fc <__lshift+0x3c>
 800b606:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800b60a:	6932      	ldr	r2, [r6, #16]
 800b60c:	f106 0314 	add.w	r3, r6, #20
 800b610:	f014 0c1f 	ands.w	ip, r4, #31
 800b614:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
 800b618:	d01f      	beq.n	800b65a <__lshift+0x9a>
 800b61a:	f1cc 0920 	rsb	r9, ip, #32
 800b61e:	2200      	movs	r2, #0
 800b620:	681c      	ldr	r4, [r3, #0]
 800b622:	fa04 f40c 	lsl.w	r4, r4, ip
 800b626:	4314      	orrs	r4, r2
 800b628:	468a      	mov	sl, r1
 800b62a:	f841 4b04 	str.w	r4, [r1], #4
 800b62e:	f853 4b04 	ldr.w	r4, [r3], #4
 800b632:	459e      	cmp	lr, r3
 800b634:	fa24 f209 	lsr.w	r2, r4, r9
 800b638:	d8f2      	bhi.n	800b620 <__lshift+0x60>
 800b63a:	f8ca 2004 	str.w	r2, [sl, #4]
 800b63e:	b102      	cbz	r2, 800b642 <__lshift+0x82>
 800b640:	1cbd      	adds	r5, r7, #2
 800b642:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800b646:	6872      	ldr	r2, [r6, #4]
 800b648:	3d01      	subs	r5, #1
 800b64a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b64e:	6105      	str	r5, [r0, #16]
 800b650:	6031      	str	r1, [r6, #0]
 800b652:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800b656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b65a:	3904      	subs	r1, #4
 800b65c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b660:	f841 2f04 	str.w	r2, [r1, #4]!
 800b664:	459e      	cmp	lr, r3
 800b666:	d8f9      	bhi.n	800b65c <__lshift+0x9c>
 800b668:	e7eb      	b.n	800b642 <__lshift+0x82>
 800b66a:	bf00      	nop

0800b66c <__mcmp>:
 800b66c:	6902      	ldr	r2, [r0, #16]
 800b66e:	690b      	ldr	r3, [r1, #16]
 800b670:	1ad2      	subs	r2, r2, r3
 800b672:	d113      	bne.n	800b69c <__mcmp+0x30>
 800b674:	009b      	lsls	r3, r3, #2
 800b676:	3014      	adds	r0, #20
 800b678:	3114      	adds	r1, #20
 800b67a:	4419      	add	r1, r3
 800b67c:	b410      	push	{r4}
 800b67e:	4403      	add	r3, r0
 800b680:	e001      	b.n	800b686 <__mcmp+0x1a>
 800b682:	4298      	cmp	r0, r3
 800b684:	d20c      	bcs.n	800b6a0 <__mcmp+0x34>
 800b686:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800b68a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b68e:	4294      	cmp	r4, r2
 800b690:	d0f7      	beq.n	800b682 <__mcmp+0x16>
 800b692:	d309      	bcc.n	800b6a8 <__mcmp+0x3c>
 800b694:	2001      	movs	r0, #1
 800b696:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b69a:	4770      	bx	lr
 800b69c:	4610      	mov	r0, r2
 800b69e:	4770      	bx	lr
 800b6a0:	2000      	movs	r0, #0
 800b6a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6a6:	4770      	bx	lr
 800b6a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6b0:	4770      	bx	lr
 800b6b2:	bf00      	nop

0800b6b4 <__mdiff>:
 800b6b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6b8:	460e      	mov	r6, r1
 800b6ba:	4605      	mov	r5, r0
 800b6bc:	4611      	mov	r1, r2
 800b6be:	4630      	mov	r0, r6
 800b6c0:	4614      	mov	r4, r2
 800b6c2:	f7ff ffd3 	bl	800b66c <__mcmp>
 800b6c6:	1e07      	subs	r7, r0, #0
 800b6c8:	d054      	beq.n	800b774 <__mdiff+0xc0>
 800b6ca:	db4d      	blt.n	800b768 <__mdiff+0xb4>
 800b6cc:	f04f 0800 	mov.w	r8, #0
 800b6d0:	6871      	ldr	r1, [r6, #4]
 800b6d2:	4628      	mov	r0, r5
 800b6d4:	f7ff fdc0 	bl	800b258 <_Balloc>
 800b6d8:	6937      	ldr	r7, [r6, #16]
 800b6da:	6923      	ldr	r3, [r4, #16]
 800b6dc:	f8c0 800c 	str.w	r8, [r0, #12]
 800b6e0:	3614      	adds	r6, #20
 800b6e2:	f104 0214 	add.w	r2, r4, #20
 800b6e6:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 800b6ea:	f100 0514 	add.w	r5, r0, #20
 800b6ee:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	f856 8b04 	ldr.w	r8, [r6], #4
 800b6f8:	f852 4b04 	ldr.w	r4, [r2], #4
 800b6fc:	fa13 f388 	uxtah	r3, r3, r8
 800b700:	b2a1      	uxth	r1, r4
 800b702:	0c24      	lsrs	r4, r4, #16
 800b704:	1a59      	subs	r1, r3, r1
 800b706:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
 800b70a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b70e:	b289      	uxth	r1, r1
 800b710:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800b714:	4594      	cmp	ip, r2
 800b716:	f845 1b04 	str.w	r1, [r5], #4
 800b71a:	ea4f 4323 	mov.w	r3, r3, asr #16
 800b71e:	4634      	mov	r4, r6
 800b720:	d8e8      	bhi.n	800b6f4 <__mdiff+0x40>
 800b722:	45b6      	cmp	lr, r6
 800b724:	46ac      	mov	ip, r5
 800b726:	d915      	bls.n	800b754 <__mdiff+0xa0>
 800b728:	f854 2b04 	ldr.w	r2, [r4], #4
 800b72c:	fa13 f182 	uxtah	r1, r3, r2
 800b730:	0c13      	lsrs	r3, r2, #16
 800b732:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b736:	b289      	uxth	r1, r1
 800b738:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800b73c:	45a6      	cmp	lr, r4
 800b73e:	f845 1b04 	str.w	r1, [r5], #4
 800b742:	ea4f 4323 	mov.w	r3, r3, asr #16
 800b746:	d8ef      	bhi.n	800b728 <__mdiff+0x74>
 800b748:	43f6      	mvns	r6, r6
 800b74a:	4476      	add	r6, lr
 800b74c:	f026 0503 	bic.w	r5, r6, #3
 800b750:	3504      	adds	r5, #4
 800b752:	4465      	add	r5, ip
 800b754:	3d04      	subs	r5, #4
 800b756:	b921      	cbnz	r1, 800b762 <__mdiff+0xae>
 800b758:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b75c:	3f01      	subs	r7, #1
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d0fa      	beq.n	800b758 <__mdiff+0xa4>
 800b762:	6107      	str	r7, [r0, #16]
 800b764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b768:	4633      	mov	r3, r6
 800b76a:	f04f 0801 	mov.w	r8, #1
 800b76e:	4626      	mov	r6, r4
 800b770:	461c      	mov	r4, r3
 800b772:	e7ad      	b.n	800b6d0 <__mdiff+0x1c>
 800b774:	4628      	mov	r0, r5
 800b776:	4639      	mov	r1, r7
 800b778:	f7ff fd6e 	bl	800b258 <_Balloc>
 800b77c:	2301      	movs	r3, #1
 800b77e:	6147      	str	r7, [r0, #20]
 800b780:	6103      	str	r3, [r0, #16]
 800b782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b786:	bf00      	nop

0800b788 <__d2b>:
 800b788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b78c:	b082      	sub	sp, #8
 800b78e:	2101      	movs	r1, #1
 800b790:	461c      	mov	r4, r3
 800b792:	f3c3 570a 	ubfx	r7, r3, #20, #11
 800b796:	4615      	mov	r5, r2
 800b798:	9e08      	ldr	r6, [sp, #32]
 800b79a:	f7ff fd5d 	bl	800b258 <_Balloc>
 800b79e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b7a2:	4680      	mov	r8, r0
 800b7a4:	b10f      	cbz	r7, 800b7aa <__d2b+0x22>
 800b7a6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800b7aa:	9401      	str	r4, [sp, #4]
 800b7ac:	b31d      	cbz	r5, 800b7f6 <__d2b+0x6e>
 800b7ae:	a802      	add	r0, sp, #8
 800b7b0:	f840 5d08 	str.w	r5, [r0, #-8]!
 800b7b4:	f7ff fde2 	bl	800b37c <__lo0bits>
 800b7b8:	2800      	cmp	r0, #0
 800b7ba:	d134      	bne.n	800b826 <__d2b+0x9e>
 800b7bc:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800b7c0:	f8c8 2014 	str.w	r2, [r8, #20]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	bf14      	ite	ne
 800b7c8:	2402      	movne	r4, #2
 800b7ca:	2401      	moveq	r4, #1
 800b7cc:	f8c8 3018 	str.w	r3, [r8, #24]
 800b7d0:	f8c8 4010 	str.w	r4, [r8, #16]
 800b7d4:	b9df      	cbnz	r7, 800b80e <__d2b+0x86>
 800b7d6:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800b7da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b7de:	6030      	str	r0, [r6, #0]
 800b7e0:	6918      	ldr	r0, [r3, #16]
 800b7e2:	f7ff fdab 	bl	800b33c <__hi0bits>
 800b7e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7e8:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800b7ec:	6018      	str	r0, [r3, #0]
 800b7ee:	4640      	mov	r0, r8
 800b7f0:	b002      	add	sp, #8
 800b7f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7f6:	a801      	add	r0, sp, #4
 800b7f8:	f7ff fdc0 	bl	800b37c <__lo0bits>
 800b7fc:	2401      	movs	r4, #1
 800b7fe:	9b01      	ldr	r3, [sp, #4]
 800b800:	f8c8 3014 	str.w	r3, [r8, #20]
 800b804:	3020      	adds	r0, #32
 800b806:	f8c8 4010 	str.w	r4, [r8, #16]
 800b80a:	2f00      	cmp	r7, #0
 800b80c:	d0e3      	beq.n	800b7d6 <__d2b+0x4e>
 800b80e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b810:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
 800b814:	4407      	add	r7, r0
 800b816:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b81a:	6037      	str	r7, [r6, #0]
 800b81c:	6018      	str	r0, [r3, #0]
 800b81e:	4640      	mov	r0, r8
 800b820:	b002      	add	sp, #8
 800b822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b826:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800b82a:	f1c0 0120 	rsb	r1, r0, #32
 800b82e:	fa03 f101 	lsl.w	r1, r3, r1
 800b832:	430a      	orrs	r2, r1
 800b834:	40c3      	lsrs	r3, r0
 800b836:	9301      	str	r3, [sp, #4]
 800b838:	f8c8 2014 	str.w	r2, [r8, #20]
 800b83c:	e7c2      	b.n	800b7c4 <__d2b+0x3c>
 800b83e:	bf00      	nop

0800b840 <__fpclassifyd>:
 800b840:	b410      	push	{r4}
 800b842:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800b846:	d008      	beq.n	800b85a <__fpclassifyd+0x1a>
 800b848:	4b11      	ldr	r3, [pc, #68]	; (800b890 <__fpclassifyd+0x50>)
 800b84a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 800b84e:	429a      	cmp	r2, r3
 800b850:	d808      	bhi.n	800b864 <__fpclassifyd+0x24>
 800b852:	2004      	movs	r0, #4
 800b854:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b858:	4770      	bx	lr
 800b85a:	b918      	cbnz	r0, 800b864 <__fpclassifyd+0x24>
 800b85c:	2002      	movs	r0, #2
 800b85e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b862:	4770      	bx	lr
 800b864:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
 800b868:	4b09      	ldr	r3, [pc, #36]	; (800b890 <__fpclassifyd+0x50>)
 800b86a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 800b86e:	4299      	cmp	r1, r3
 800b870:	d9ef      	bls.n	800b852 <__fpclassifyd+0x12>
 800b872:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800b876:	d201      	bcs.n	800b87c <__fpclassifyd+0x3c>
 800b878:	2003      	movs	r0, #3
 800b87a:	e7eb      	b.n	800b854 <__fpclassifyd+0x14>
 800b87c:	4b05      	ldr	r3, [pc, #20]	; (800b894 <__fpclassifyd+0x54>)
 800b87e:	429c      	cmp	r4, r3
 800b880:	d001      	beq.n	800b886 <__fpclassifyd+0x46>
 800b882:	2000      	movs	r0, #0
 800b884:	e7e6      	b.n	800b854 <__fpclassifyd+0x14>
 800b886:	fab0 f080 	clz	r0, r0
 800b88a:	0940      	lsrs	r0, r0, #5
 800b88c:	e7e2      	b.n	800b854 <__fpclassifyd+0x14>
 800b88e:	bf00      	nop
 800b890:	7fdfffff 	.word	0x7fdfffff
 800b894:	7ff00000 	.word	0x7ff00000

0800b898 <_sbrk_r>:
 800b898:	b538      	push	{r3, r4, r5, lr}
 800b89a:	4c07      	ldr	r4, [pc, #28]	; (800b8b8 <_sbrk_r+0x20>)
 800b89c:	2300      	movs	r3, #0
 800b89e:	4605      	mov	r5, r0
 800b8a0:	4608      	mov	r0, r1
 800b8a2:	6023      	str	r3, [r4, #0]
 800b8a4:	f000 fea4 	bl	800c5f0 <_sbrk>
 800b8a8:	1c43      	adds	r3, r0, #1
 800b8aa:	d000      	beq.n	800b8ae <_sbrk_r+0x16>
 800b8ac:	bd38      	pop	{r3, r4, r5, pc}
 800b8ae:	6823      	ldr	r3, [r4, #0]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d0fb      	beq.n	800b8ac <_sbrk_r+0x14>
 800b8b4:	602b      	str	r3, [r5, #0]
 800b8b6:	bd38      	pop	{r3, r4, r5, pc}
 800b8b8:	20000dc4 	.word	0x20000dc4

0800b8bc <__sread>:
 800b8bc:	b510      	push	{r4, lr}
 800b8be:	460c      	mov	r4, r1
 800b8c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8c4:	f000 fbde 	bl	800c084 <_read_r>
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	db03      	blt.n	800b8d4 <__sread+0x18>
 800b8cc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b8ce:	4403      	add	r3, r0
 800b8d0:	6523      	str	r3, [r4, #80]	; 0x50
 800b8d2:	bd10      	pop	{r4, pc}
 800b8d4:	89a3      	ldrh	r3, [r4, #12]
 800b8d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b8da:	81a3      	strh	r3, [r4, #12]
 800b8dc:	bd10      	pop	{r4, pc}
 800b8de:	bf00      	nop

0800b8e0 <__swrite>:
 800b8e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8e4:	4616      	mov	r6, r2
 800b8e6:	898a      	ldrh	r2, [r1, #12]
 800b8e8:	461d      	mov	r5, r3
 800b8ea:	05d3      	lsls	r3, r2, #23
 800b8ec:	460c      	mov	r4, r1
 800b8ee:	4607      	mov	r7, r0
 800b8f0:	d506      	bpl.n	800b900 <__swrite+0x20>
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8f8:	2302      	movs	r3, #2
 800b8fa:	f000 fb4b 	bl	800bf94 <_lseek_r>
 800b8fe:	89a2      	ldrh	r2, [r4, #12]
 800b900:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b904:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b908:	81a2      	strh	r2, [r4, #12]
 800b90a:	4638      	mov	r0, r7
 800b90c:	4632      	mov	r2, r6
 800b90e:	462b      	mov	r3, r5
 800b910:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b914:	f000 b88a 	b.w	800ba2c <_write_r>

0800b918 <__sseek>:
 800b918:	b510      	push	{r4, lr}
 800b91a:	460c      	mov	r4, r1
 800b91c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b920:	f000 fb38 	bl	800bf94 <_lseek_r>
 800b924:	89a3      	ldrh	r3, [r4, #12]
 800b926:	1c42      	adds	r2, r0, #1
 800b928:	bf0e      	itee	eq
 800b92a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b92e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b932:	6520      	strne	r0, [r4, #80]	; 0x50
 800b934:	81a3      	strh	r3, [r4, #12]
 800b936:	bd10      	pop	{r4, pc}

0800b938 <__sclose>:
 800b938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b93c:	f000 b8ba 	b.w	800bab4 <_close_r>

0800b940 <strlen>:
 800b940:	f020 0103 	bic.w	r1, r0, #3
 800b944:	f010 0003 	ands.w	r0, r0, #3
 800b948:	f1c0 0000 	rsb	r0, r0, #0
 800b94c:	f851 3b04 	ldr.w	r3, [r1], #4
 800b950:	f100 0c04 	add.w	ip, r0, #4
 800b954:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800b958:	f06f 0200 	mvn.w	r2, #0
 800b95c:	bf1c      	itt	ne
 800b95e:	fa22 f20c 	lsrne.w	r2, r2, ip
 800b962:	4313      	orrne	r3, r2
 800b964:	f04f 0c01 	mov.w	ip, #1
 800b968:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 800b96c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800b970:	eba3 020c 	sub.w	r2, r3, ip
 800b974:	ea22 0203 	bic.w	r2, r2, r3
 800b978:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 800b97c:	bf04      	itt	eq
 800b97e:	f851 3b04 	ldreq.w	r3, [r1], #4
 800b982:	3004      	addeq	r0, #4
 800b984:	d0f4      	beq.n	800b970 <strlen+0x30>
 800b986:	f1c2 0100 	rsb	r1, r2, #0
 800b98a:	ea02 0201 	and.w	r2, r2, r1
 800b98e:	fab2 f282 	clz	r2, r2
 800b992:	f1c2 021f 	rsb	r2, r2, #31
 800b996:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 800b99a:	4770      	bx	lr

0800b99c <__sprint_r.part.0>:
 800b99c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b99e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9a2:	049c      	lsls	r4, r3, #18
 800b9a4:	460f      	mov	r7, r1
 800b9a6:	4692      	mov	sl, r2
 800b9a8:	d52b      	bpl.n	800ba02 <__sprint_r.part.0+0x66>
 800b9aa:	6893      	ldr	r3, [r2, #8]
 800b9ac:	6812      	ldr	r2, [r2, #0]
 800b9ae:	b333      	cbz	r3, 800b9fe <__sprint_r.part.0+0x62>
 800b9b0:	4680      	mov	r8, r0
 800b9b2:	f102 0908 	add.w	r9, r2, #8
 800b9b6:	e919 0060 	ldmdb	r9, {r5, r6}
 800b9ba:	08b6      	lsrs	r6, r6, #2
 800b9bc:	d017      	beq.n	800b9ee <__sprint_r.part.0+0x52>
 800b9be:	3d04      	subs	r5, #4
 800b9c0:	2400      	movs	r4, #0
 800b9c2:	e001      	b.n	800b9c8 <__sprint_r.part.0+0x2c>
 800b9c4:	42a6      	cmp	r6, r4
 800b9c6:	d010      	beq.n	800b9ea <__sprint_r.part.0+0x4e>
 800b9c8:	4640      	mov	r0, r8
 800b9ca:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800b9ce:	463a      	mov	r2, r7
 800b9d0:	f000 f91c 	bl	800bc0c <_fputwc_r>
 800b9d4:	1c43      	adds	r3, r0, #1
 800b9d6:	f104 0401 	add.w	r4, r4, #1
 800b9da:	d1f3      	bne.n	800b9c4 <__sprint_r.part.0+0x28>
 800b9dc:	2300      	movs	r3, #0
 800b9de:	f8ca 3008 	str.w	r3, [sl, #8]
 800b9e2:	f8ca 3004 	str.w	r3, [sl, #4]
 800b9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9ea:	f8da 3008 	ldr.w	r3, [sl, #8]
 800b9ee:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
 800b9f2:	f8ca 3008 	str.w	r3, [sl, #8]
 800b9f6:	f109 0908 	add.w	r9, r9, #8
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d1db      	bne.n	800b9b6 <__sprint_r.part.0+0x1a>
 800b9fe:	2000      	movs	r0, #0
 800ba00:	e7ec      	b.n	800b9dc <__sprint_r.part.0+0x40>
 800ba02:	f000 f929 	bl	800bc58 <__sfvwrite_r>
 800ba06:	2300      	movs	r3, #0
 800ba08:	f8ca 3008 	str.w	r3, [sl, #8]
 800ba0c:	f8ca 3004 	str.w	r3, [sl, #4]
 800ba10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ba14 <__sprint_r>:
 800ba14:	6893      	ldr	r3, [r2, #8]
 800ba16:	b410      	push	{r4}
 800ba18:	b11b      	cbz	r3, 800ba22 <__sprint_r+0xe>
 800ba1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba1e:	f7ff bfbd 	b.w	800b99c <__sprint_r.part.0>
 800ba22:	4618      	mov	r0, r3
 800ba24:	6053      	str	r3, [r2, #4]
 800ba26:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba2a:	4770      	bx	lr

0800ba2c <_write_r>:
 800ba2c:	b570      	push	{r4, r5, r6, lr}
 800ba2e:	4c08      	ldr	r4, [pc, #32]	; (800ba50 <_write_r+0x24>)
 800ba30:	4606      	mov	r6, r0
 800ba32:	2500      	movs	r5, #0
 800ba34:	4608      	mov	r0, r1
 800ba36:	4611      	mov	r1, r2
 800ba38:	461a      	mov	r2, r3
 800ba3a:	6025      	str	r5, [r4, #0]
 800ba3c:	f7f5 fda6 	bl	800158c <_write>
 800ba40:	1c43      	adds	r3, r0, #1
 800ba42:	d000      	beq.n	800ba46 <_write_r+0x1a>
 800ba44:	bd70      	pop	{r4, r5, r6, pc}
 800ba46:	6823      	ldr	r3, [r4, #0]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d0fb      	beq.n	800ba44 <_write_r+0x18>
 800ba4c:	6033      	str	r3, [r6, #0]
 800ba4e:	bd70      	pop	{r4, r5, r6, pc}
 800ba50:	20000dc4 	.word	0x20000dc4

0800ba54 <_calloc_r>:
 800ba54:	b510      	push	{r4, lr}
 800ba56:	fb02 f101 	mul.w	r1, r2, r1
 800ba5a:	f7ff f8cf 	bl	800abfc <_malloc_r>
 800ba5e:	4604      	mov	r4, r0
 800ba60:	b168      	cbz	r0, 800ba7e <_calloc_r+0x2a>
 800ba62:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ba66:	f022 0203 	bic.w	r2, r2, #3
 800ba6a:	3a04      	subs	r2, #4
 800ba6c:	2a24      	cmp	r2, #36	; 0x24
 800ba6e:	d818      	bhi.n	800baa2 <_calloc_r+0x4e>
 800ba70:	2a13      	cmp	r2, #19
 800ba72:	d806      	bhi.n	800ba82 <_calloc_r+0x2e>
 800ba74:	4603      	mov	r3, r0
 800ba76:	2200      	movs	r2, #0
 800ba78:	601a      	str	r2, [r3, #0]
 800ba7a:	605a      	str	r2, [r3, #4]
 800ba7c:	609a      	str	r2, [r3, #8]
 800ba7e:	4620      	mov	r0, r4
 800ba80:	bd10      	pop	{r4, pc}
 800ba82:	2300      	movs	r3, #0
 800ba84:	2a1b      	cmp	r2, #27
 800ba86:	6003      	str	r3, [r0, #0]
 800ba88:	6043      	str	r3, [r0, #4]
 800ba8a:	d90f      	bls.n	800baac <_calloc_r+0x58>
 800ba8c:	2a24      	cmp	r2, #36	; 0x24
 800ba8e:	6083      	str	r3, [r0, #8]
 800ba90:	60c3      	str	r3, [r0, #12]
 800ba92:	bf05      	ittet	eq
 800ba94:	6103      	streq	r3, [r0, #16]
 800ba96:	6143      	streq	r3, [r0, #20]
 800ba98:	f100 0310 	addne.w	r3, r0, #16
 800ba9c:	f100 0318 	addeq.w	r3, r0, #24
 800baa0:	e7e9      	b.n	800ba76 <_calloc_r+0x22>
 800baa2:	2100      	movs	r1, #0
 800baa4:	f7ff fb86 	bl	800b1b4 <memset>
 800baa8:	4620      	mov	r0, r4
 800baaa:	bd10      	pop	{r4, pc}
 800baac:	f100 0308 	add.w	r3, r0, #8
 800bab0:	e7e1      	b.n	800ba76 <_calloc_r+0x22>
 800bab2:	bf00      	nop

0800bab4 <_close_r>:
 800bab4:	b538      	push	{r3, r4, r5, lr}
 800bab6:	4c07      	ldr	r4, [pc, #28]	; (800bad4 <_close_r+0x20>)
 800bab8:	2300      	movs	r3, #0
 800baba:	4605      	mov	r5, r0
 800babc:	4608      	mov	r0, r1
 800babe:	6023      	str	r3, [r4, #0]
 800bac0:	f000 fd76 	bl	800c5b0 <_close>
 800bac4:	1c43      	adds	r3, r0, #1
 800bac6:	d000      	beq.n	800baca <_close_r+0x16>
 800bac8:	bd38      	pop	{r3, r4, r5, pc}
 800baca:	6823      	ldr	r3, [r4, #0]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d0fb      	beq.n	800bac8 <_close_r+0x14>
 800bad0:	602b      	str	r3, [r5, #0]
 800bad2:	bd38      	pop	{r3, r4, r5, pc}
 800bad4:	20000dc4 	.word	0x20000dc4

0800bad8 <_fclose_r>:
 800bad8:	2900      	cmp	r1, #0
 800bada:	d03d      	beq.n	800bb58 <_fclose_r+0x80>
 800badc:	b570      	push	{r4, r5, r6, lr}
 800bade:	4605      	mov	r5, r0
 800bae0:	460c      	mov	r4, r1
 800bae2:	b108      	cbz	r0, 800bae8 <_fclose_r+0x10>
 800bae4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bae6:	b37b      	cbz	r3, 800bb48 <_fclose_r+0x70>
 800bae8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800baec:	b90b      	cbnz	r3, 800baf2 <_fclose_r+0x1a>
 800baee:	2000      	movs	r0, #0
 800baf0:	bd70      	pop	{r4, r5, r6, pc}
 800baf2:	4628      	mov	r0, r5
 800baf4:	4621      	mov	r1, r4
 800baf6:	f7fe fd6b 	bl	800a5d0 <__sflush_r>
 800bafa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bafc:	4606      	mov	r6, r0
 800bafe:	b133      	cbz	r3, 800bb0e <_fclose_r+0x36>
 800bb00:	4628      	mov	r0, r5
 800bb02:	69e1      	ldr	r1, [r4, #28]
 800bb04:	4798      	blx	r3
 800bb06:	2800      	cmp	r0, #0
 800bb08:	bfb8      	it	lt
 800bb0a:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
 800bb0e:	89a3      	ldrh	r3, [r4, #12]
 800bb10:	061b      	lsls	r3, r3, #24
 800bb12:	d41c      	bmi.n	800bb4e <_fclose_r+0x76>
 800bb14:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bb16:	b141      	cbz	r1, 800bb2a <_fclose_r+0x52>
 800bb18:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800bb1c:	4299      	cmp	r1, r3
 800bb1e:	d002      	beq.n	800bb26 <_fclose_r+0x4e>
 800bb20:	4628      	mov	r0, r5
 800bb22:	f7fe feeb 	bl	800a8fc <_free_r>
 800bb26:	2300      	movs	r3, #0
 800bb28:	6323      	str	r3, [r4, #48]	; 0x30
 800bb2a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800bb2c:	b121      	cbz	r1, 800bb38 <_fclose_r+0x60>
 800bb2e:	4628      	mov	r0, r5
 800bb30:	f7fe fee4 	bl	800a8fc <_free_r>
 800bb34:	2300      	movs	r3, #0
 800bb36:	6463      	str	r3, [r4, #68]	; 0x44
 800bb38:	f7fe fe8e 	bl	800a858 <__sfp_lock_acquire>
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	81a3      	strh	r3, [r4, #12]
 800bb40:	f7fe fe8c 	bl	800a85c <__sfp_lock_release>
 800bb44:	4630      	mov	r0, r6
 800bb46:	bd70      	pop	{r4, r5, r6, pc}
 800bb48:	f7fe fe80 	bl	800a84c <__sinit>
 800bb4c:	e7cc      	b.n	800bae8 <_fclose_r+0x10>
 800bb4e:	4628      	mov	r0, r5
 800bb50:	6921      	ldr	r1, [r4, #16]
 800bb52:	f7fe fed3 	bl	800a8fc <_free_r>
 800bb56:	e7dd      	b.n	800bb14 <_fclose_r+0x3c>
 800bb58:	2000      	movs	r0, #0
 800bb5a:	4770      	bx	lr

0800bb5c <__fputwc>:
 800bb5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb60:	b082      	sub	sp, #8
 800bb62:	4607      	mov	r7, r0
 800bb64:	460e      	mov	r6, r1
 800bb66:	4614      	mov	r4, r2
 800bb68:	f7fe ffce 	bl	800ab08 <__locale_mb_cur_max>
 800bb6c:	2801      	cmp	r0, #1
 800bb6e:	d041      	beq.n	800bbf4 <__fputwc+0x98>
 800bb70:	4638      	mov	r0, r7
 800bb72:	a901      	add	r1, sp, #4
 800bb74:	4632      	mov	r2, r6
 800bb76:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800bb7a:	f000 fce1 	bl	800c540 <_wcrtomb_r>
 800bb7e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800bb82:	4680      	mov	r8, r0
 800bb84:	d02f      	beq.n	800bbe6 <__fputwc+0x8a>
 800bb86:	2800      	cmp	r0, #0
 800bb88:	d03c      	beq.n	800bc04 <__fputwc+0xa8>
 800bb8a:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800bb8e:	2500      	movs	r5, #0
 800bb90:	e009      	b.n	800bba6 <__fputwc+0x4a>
 800bb92:	6823      	ldr	r3, [r4, #0]
 800bb94:	7019      	strb	r1, [r3, #0]
 800bb96:	6823      	ldr	r3, [r4, #0]
 800bb98:	3301      	adds	r3, #1
 800bb9a:	6023      	str	r3, [r4, #0]
 800bb9c:	3501      	adds	r5, #1
 800bb9e:	45a8      	cmp	r8, r5
 800bba0:	d930      	bls.n	800bc04 <__fputwc+0xa8>
 800bba2:	ab01      	add	r3, sp, #4
 800bba4:	5d59      	ldrb	r1, [r3, r5]
 800bba6:	68a3      	ldr	r3, [r4, #8]
 800bba8:	3b01      	subs	r3, #1
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	60a3      	str	r3, [r4, #8]
 800bbae:	daf0      	bge.n	800bb92 <__fputwc+0x36>
 800bbb0:	69a2      	ldr	r2, [r4, #24]
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	db07      	blt.n	800bbc6 <__fputwc+0x6a>
 800bbb6:	6823      	ldr	r3, [r4, #0]
 800bbb8:	7019      	strb	r1, [r3, #0]
 800bbba:	6823      	ldr	r3, [r4, #0]
 800bbbc:	7819      	ldrb	r1, [r3, #0]
 800bbbe:	290a      	cmp	r1, #10
 800bbc0:	f103 0301 	add.w	r3, r3, #1
 800bbc4:	d1e9      	bne.n	800bb9a <__fputwc+0x3e>
 800bbc6:	4638      	mov	r0, r7
 800bbc8:	4622      	mov	r2, r4
 800bbca:	f000 fc65 	bl	800c498 <__swbuf_r>
 800bbce:	f1a0 30ff 	sub.w	r0, r0, #4294967295	; 0xffffffff
 800bbd2:	fab0 f080 	clz	r0, r0
 800bbd6:	0940      	lsrs	r0, r0, #5
 800bbd8:	2800      	cmp	r0, #0
 800bbda:	d0df      	beq.n	800bb9c <__fputwc+0x40>
 800bbdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bbe0:	b002      	add	sp, #8
 800bbe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbe6:	89a3      	ldrh	r3, [r4, #12]
 800bbe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbec:	81a3      	strh	r3, [r4, #12]
 800bbee:	b002      	add	sp, #8
 800bbf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbf4:	1e73      	subs	r3, r6, #1
 800bbf6:	2bfe      	cmp	r3, #254	; 0xfe
 800bbf8:	d8ba      	bhi.n	800bb70 <__fputwc+0x14>
 800bbfa:	b2f1      	uxtb	r1, r6
 800bbfc:	4680      	mov	r8, r0
 800bbfe:	f88d 1004 	strb.w	r1, [sp, #4]
 800bc02:	e7c4      	b.n	800bb8e <__fputwc+0x32>
 800bc04:	4630      	mov	r0, r6
 800bc06:	b002      	add	sp, #8
 800bc08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bc0c <_fputwc_r>:
 800bc0c:	8993      	ldrh	r3, [r2, #12]
 800bc0e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800bc12:	d10b      	bne.n	800bc2c <_fputwc_r+0x20>
 800bc14:	b410      	push	{r4}
 800bc16:	6e54      	ldr	r4, [r2, #100]	; 0x64
 800bc18:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bc1c:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800bc20:	6654      	str	r4, [r2, #100]	; 0x64
 800bc22:	8193      	strh	r3, [r2, #12]
 800bc24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc28:	f7ff bf98 	b.w	800bb5c <__fputwc>
 800bc2c:	f7ff bf96 	b.w	800bb5c <__fputwc>

0800bc30 <_fstat_r>:
 800bc30:	b538      	push	{r3, r4, r5, lr}
 800bc32:	4c08      	ldr	r4, [pc, #32]	; (800bc54 <_fstat_r+0x24>)
 800bc34:	2300      	movs	r3, #0
 800bc36:	4605      	mov	r5, r0
 800bc38:	4608      	mov	r0, r1
 800bc3a:	4611      	mov	r1, r2
 800bc3c:	6023      	str	r3, [r4, #0]
 800bc3e:	f000 fcbf 	bl	800c5c0 <_fstat>
 800bc42:	1c43      	adds	r3, r0, #1
 800bc44:	d000      	beq.n	800bc48 <_fstat_r+0x18>
 800bc46:	bd38      	pop	{r3, r4, r5, pc}
 800bc48:	6823      	ldr	r3, [r4, #0]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d0fb      	beq.n	800bc46 <_fstat_r+0x16>
 800bc4e:	602b      	str	r3, [r5, #0]
 800bc50:	bd38      	pop	{r3, r4, r5, pc}
 800bc52:	bf00      	nop
 800bc54:	20000dc4 	.word	0x20000dc4

0800bc58 <__sfvwrite_r>:
 800bc58:	6893      	ldr	r3, [r2, #8]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d07a      	beq.n	800bd54 <__sfvwrite_r+0xfc>
 800bc5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc62:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 800bc66:	f01e 0f08 	tst.w	lr, #8
 800bc6a:	b083      	sub	sp, #12
 800bc6c:	460c      	mov	r4, r1
 800bc6e:	4681      	mov	r9, r0
 800bc70:	4616      	mov	r6, r2
 800bc72:	d026      	beq.n	800bcc2 <__sfvwrite_r+0x6a>
 800bc74:	690b      	ldr	r3, [r1, #16]
 800bc76:	b323      	cbz	r3, 800bcc2 <__sfvwrite_r+0x6a>
 800bc78:	f00e 0802 	and.w	r8, lr, #2
 800bc7c:	fa1f f088 	uxth.w	r0, r8
 800bc80:	6835      	ldr	r5, [r6, #0]
 800bc82:	b370      	cbz	r0, 800bce2 <__sfvwrite_r+0x8a>
 800bc84:	f04f 0a00 	mov.w	sl, #0
 800bc88:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 800bf6c <__sfvwrite_r+0x314>
 800bc8c:	46d0      	mov	r8, sl
 800bc8e:	45d8      	cmp	r8, fp
 800bc90:	4643      	mov	r3, r8
 800bc92:	4652      	mov	r2, sl
 800bc94:	bf28      	it	cs
 800bc96:	465b      	movcs	r3, fp
 800bc98:	4648      	mov	r0, r9
 800bc9a:	f1b8 0f00 	cmp.w	r8, #0
 800bc9e:	d053      	beq.n	800bd48 <__sfvwrite_r+0xf0>
 800bca0:	69e1      	ldr	r1, [r4, #28]
 800bca2:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800bca4:	47b8      	blx	r7
 800bca6:	2800      	cmp	r0, #0
 800bca8:	dd73      	ble.n	800bd92 <__sfvwrite_r+0x13a>
 800bcaa:	68b3      	ldr	r3, [r6, #8]
 800bcac:	1a1b      	subs	r3, r3, r0
 800bcae:	4482      	add	sl, r0
 800bcb0:	ebc0 0808 	rsb	r8, r0, r8
 800bcb4:	60b3      	str	r3, [r6, #8]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d1e9      	bne.n	800bc8e <__sfvwrite_r+0x36>
 800bcba:	2000      	movs	r0, #0
 800bcbc:	b003      	add	sp, #12
 800bcbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcc2:	4648      	mov	r0, r9
 800bcc4:	4621      	mov	r1, r4
 800bcc6:	f7fd fc3f 	bl	8009548 <__swsetup_r>
 800bcca:	2800      	cmp	r0, #0
 800bccc:	f040 8145 	bne.w	800bf5a <__sfvwrite_r+0x302>
 800bcd0:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 800bcd4:	6835      	ldr	r5, [r6, #0]
 800bcd6:	f00e 0802 	and.w	r8, lr, #2
 800bcda:	fa1f f088 	uxth.w	r0, r8
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d1d0      	bne.n	800bc84 <__sfvwrite_r+0x2c>
 800bce2:	f01e 0b01 	ands.w	fp, lr, #1
 800bce6:	d15d      	bne.n	800bda4 <__sfvwrite_r+0x14c>
 800bce8:	46d8      	mov	r8, fp
 800bcea:	f1b8 0f00 	cmp.w	r8, #0
 800bcee:	d025      	beq.n	800bd3c <__sfvwrite_r+0xe4>
 800bcf0:	f41e 7f00 	tst.w	lr, #512	; 0x200
 800bcf4:	68a7      	ldr	r7, [r4, #8]
 800bcf6:	d02f      	beq.n	800bd58 <__sfvwrite_r+0x100>
 800bcf8:	45b8      	cmp	r8, r7
 800bcfa:	46ba      	mov	sl, r7
 800bcfc:	f0c0 80a9 	bcc.w	800be52 <__sfvwrite_r+0x1fa>
 800bd00:	f41e 6f90 	tst.w	lr, #1152	; 0x480
 800bd04:	f040 80b6 	bne.w	800be74 <__sfvwrite_r+0x21c>
 800bd08:	6820      	ldr	r0, [r4, #0]
 800bd0a:	4652      	mov	r2, sl
 800bd0c:	4659      	mov	r1, fp
 800bd0e:	f000 f955 	bl	800bfbc <memmove>
 800bd12:	68a0      	ldr	r0, [r4, #8]
 800bd14:	6822      	ldr	r2, [r4, #0]
 800bd16:	1bc0      	subs	r0, r0, r7
 800bd18:	eb02 030a 	add.w	r3, r2, sl
 800bd1c:	60a0      	str	r0, [r4, #8]
 800bd1e:	6023      	str	r3, [r4, #0]
 800bd20:	4640      	mov	r0, r8
 800bd22:	68b3      	ldr	r3, [r6, #8]
 800bd24:	1a1b      	subs	r3, r3, r0
 800bd26:	4483      	add	fp, r0
 800bd28:	ebc0 0808 	rsb	r8, r0, r8
 800bd2c:	60b3      	str	r3, [r6, #8]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d0c3      	beq.n	800bcba <__sfvwrite_r+0x62>
 800bd32:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 800bd36:	f1b8 0f00 	cmp.w	r8, #0
 800bd3a:	d1d9      	bne.n	800bcf0 <__sfvwrite_r+0x98>
 800bd3c:	f8d5 b000 	ldr.w	fp, [r5]
 800bd40:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800bd44:	3508      	adds	r5, #8
 800bd46:	e7d0      	b.n	800bcea <__sfvwrite_r+0x92>
 800bd48:	f8d5 a000 	ldr.w	sl, [r5]
 800bd4c:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800bd50:	3508      	adds	r5, #8
 800bd52:	e79c      	b.n	800bc8e <__sfvwrite_r+0x36>
 800bd54:	2000      	movs	r0, #0
 800bd56:	4770      	bx	lr
 800bd58:	6820      	ldr	r0, [r4, #0]
 800bd5a:	6923      	ldr	r3, [r4, #16]
 800bd5c:	4298      	cmp	r0, r3
 800bd5e:	d803      	bhi.n	800bd68 <__sfvwrite_r+0x110>
 800bd60:	6962      	ldr	r2, [r4, #20]
 800bd62:	4590      	cmp	r8, r2
 800bd64:	f080 80b9 	bcs.w	800beda <__sfvwrite_r+0x282>
 800bd68:	4547      	cmp	r7, r8
 800bd6a:	bf28      	it	cs
 800bd6c:	4647      	movcs	r7, r8
 800bd6e:	463a      	mov	r2, r7
 800bd70:	4659      	mov	r1, fp
 800bd72:	f000 f923 	bl	800bfbc <memmove>
 800bd76:	68a3      	ldr	r3, [r4, #8]
 800bd78:	6822      	ldr	r2, [r4, #0]
 800bd7a:	1bdb      	subs	r3, r3, r7
 800bd7c:	443a      	add	r2, r7
 800bd7e:	60a3      	str	r3, [r4, #8]
 800bd80:	6022      	str	r2, [r4, #0]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d14a      	bne.n	800be1c <__sfvwrite_r+0x1c4>
 800bd86:	4648      	mov	r0, r9
 800bd88:	4621      	mov	r1, r4
 800bd8a:	f7fe fccb 	bl	800a724 <_fflush_r>
 800bd8e:	2800      	cmp	r0, #0
 800bd90:	d044      	beq.n	800be1c <__sfvwrite_r+0x1c4>
 800bd92:	89a3      	ldrh	r3, [r4, #12]
 800bd94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd9c:	81a3      	strh	r3, [r4, #12]
 800bd9e:	b003      	add	sp, #12
 800bda0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bda4:	4680      	mov	r8, r0
 800bda6:	9000      	str	r0, [sp, #0]
 800bda8:	4683      	mov	fp, r0
 800bdaa:	4682      	mov	sl, r0
 800bdac:	f1ba 0f00 	cmp.w	sl, #0
 800bdb0:	d02c      	beq.n	800be0c <__sfvwrite_r+0x1b4>
 800bdb2:	9b00      	ldr	r3, [sp, #0]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d050      	beq.n	800be5a <__sfvwrite_r+0x202>
 800bdb8:	6820      	ldr	r0, [r4, #0]
 800bdba:	6921      	ldr	r1, [r4, #16]
 800bdbc:	f8d4 e008 	ldr.w	lr, [r4, #8]
 800bdc0:	6962      	ldr	r2, [r4, #20]
 800bdc2:	45d0      	cmp	r8, sl
 800bdc4:	4643      	mov	r3, r8
 800bdc6:	bf28      	it	cs
 800bdc8:	4653      	movcs	r3, sl
 800bdca:	4288      	cmp	r0, r1
 800bdcc:	461f      	mov	r7, r3
 800bdce:	d904      	bls.n	800bdda <__sfvwrite_r+0x182>
 800bdd0:	eb0e 0c02 	add.w	ip, lr, r2
 800bdd4:	4563      	cmp	r3, ip
 800bdd6:	f300 8092 	bgt.w	800befe <__sfvwrite_r+0x2a6>
 800bdda:	4293      	cmp	r3, r2
 800bddc:	db20      	blt.n	800be20 <__sfvwrite_r+0x1c8>
 800bdde:	4613      	mov	r3, r2
 800bde0:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800bde2:	69e1      	ldr	r1, [r4, #28]
 800bde4:	4648      	mov	r0, r9
 800bde6:	465a      	mov	r2, fp
 800bde8:	47b8      	blx	r7
 800bdea:	1e07      	subs	r7, r0, #0
 800bdec:	ddd1      	ble.n	800bd92 <__sfvwrite_r+0x13a>
 800bdee:	ebb8 0807 	subs.w	r8, r8, r7
 800bdf2:	d025      	beq.n	800be40 <__sfvwrite_r+0x1e8>
 800bdf4:	68b3      	ldr	r3, [r6, #8]
 800bdf6:	1bdb      	subs	r3, r3, r7
 800bdf8:	44bb      	add	fp, r7
 800bdfa:	ebc7 0a0a 	rsb	sl, r7, sl
 800bdfe:	60b3      	str	r3, [r6, #8]
 800be00:	2b00      	cmp	r3, #0
 800be02:	f43f af5a 	beq.w	800bcba <__sfvwrite_r+0x62>
 800be06:	f1ba 0f00 	cmp.w	sl, #0
 800be0a:	d1d2      	bne.n	800bdb2 <__sfvwrite_r+0x15a>
 800be0c:	2300      	movs	r3, #0
 800be0e:	f8d5 b000 	ldr.w	fp, [r5]
 800be12:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800be16:	9300      	str	r3, [sp, #0]
 800be18:	3508      	adds	r5, #8
 800be1a:	e7c7      	b.n	800bdac <__sfvwrite_r+0x154>
 800be1c:	4638      	mov	r0, r7
 800be1e:	e780      	b.n	800bd22 <__sfvwrite_r+0xca>
 800be20:	461a      	mov	r2, r3
 800be22:	4659      	mov	r1, fp
 800be24:	9301      	str	r3, [sp, #4]
 800be26:	f000 f8c9 	bl	800bfbc <memmove>
 800be2a:	68a2      	ldr	r2, [r4, #8]
 800be2c:	6821      	ldr	r1, [r4, #0]
 800be2e:	9b01      	ldr	r3, [sp, #4]
 800be30:	ebb8 0807 	subs.w	r8, r8, r7
 800be34:	eba2 0203 	sub.w	r2, r2, r3
 800be38:	440b      	add	r3, r1
 800be3a:	60a2      	str	r2, [r4, #8]
 800be3c:	6023      	str	r3, [r4, #0]
 800be3e:	d1d9      	bne.n	800bdf4 <__sfvwrite_r+0x19c>
 800be40:	4648      	mov	r0, r9
 800be42:	4621      	mov	r1, r4
 800be44:	f7fe fc6e 	bl	800a724 <_fflush_r>
 800be48:	2800      	cmp	r0, #0
 800be4a:	d1a2      	bne.n	800bd92 <__sfvwrite_r+0x13a>
 800be4c:	f8cd 8000 	str.w	r8, [sp]
 800be50:	e7d0      	b.n	800bdf4 <__sfvwrite_r+0x19c>
 800be52:	6820      	ldr	r0, [r4, #0]
 800be54:	4647      	mov	r7, r8
 800be56:	46c2      	mov	sl, r8
 800be58:	e757      	b.n	800bd0a <__sfvwrite_r+0xb2>
 800be5a:	4658      	mov	r0, fp
 800be5c:	210a      	movs	r1, #10
 800be5e:	4652      	mov	r2, sl
 800be60:	f7ff f95e 	bl	800b120 <memchr>
 800be64:	2800      	cmp	r0, #0
 800be66:	d073      	beq.n	800bf50 <__sfvwrite_r+0x2f8>
 800be68:	3001      	adds	r0, #1
 800be6a:	2301      	movs	r3, #1
 800be6c:	ebcb 0800 	rsb	r8, fp, r0
 800be70:	9300      	str	r3, [sp, #0]
 800be72:	e7a1      	b.n	800bdb8 <__sfvwrite_r+0x160>
 800be74:	6967      	ldr	r7, [r4, #20]
 800be76:	6921      	ldr	r1, [r4, #16]
 800be78:	6823      	ldr	r3, [r4, #0]
 800be7a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 800be7e:	1a5b      	subs	r3, r3, r1
 800be80:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 800be84:	1c58      	adds	r0, r3, #1
 800be86:	107f      	asrs	r7, r7, #1
 800be88:	4440      	add	r0, r8
 800be8a:	4287      	cmp	r7, r0
 800be8c:	463a      	mov	r2, r7
 800be8e:	bf3c      	itt	cc
 800be90:	4607      	movcc	r7, r0
 800be92:	463a      	movcc	r2, r7
 800be94:	f41e 6f80 	tst.w	lr, #1024	; 0x400
 800be98:	9300      	str	r3, [sp, #0]
 800be9a:	d046      	beq.n	800bf2a <__sfvwrite_r+0x2d2>
 800be9c:	4611      	mov	r1, r2
 800be9e:	4648      	mov	r0, r9
 800bea0:	f7fe feac 	bl	800abfc <_malloc_r>
 800bea4:	9b00      	ldr	r3, [sp, #0]
 800bea6:	4682      	mov	sl, r0
 800bea8:	2800      	cmp	r0, #0
 800beaa:	d059      	beq.n	800bf60 <__sfvwrite_r+0x308>
 800beac:	461a      	mov	r2, r3
 800beae:	6921      	ldr	r1, [r4, #16]
 800beb0:	9300      	str	r3, [sp, #0]
 800beb2:	f7fb f923 	bl	80070fc <memcpy>
 800beb6:	89a2      	ldrh	r2, [r4, #12]
 800beb8:	9b00      	ldr	r3, [sp, #0]
 800beba:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800bebe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bec2:	81a2      	strh	r2, [r4, #12]
 800bec4:	eb0a 0003 	add.w	r0, sl, r3
 800bec8:	1afb      	subs	r3, r7, r3
 800beca:	f8c4 a010 	str.w	sl, [r4, #16]
 800bece:	6167      	str	r7, [r4, #20]
 800bed0:	6020      	str	r0, [r4, #0]
 800bed2:	60a3      	str	r3, [r4, #8]
 800bed4:	4647      	mov	r7, r8
 800bed6:	46c2      	mov	sl, r8
 800bed8:	e717      	b.n	800bd0a <__sfvwrite_r+0xb2>
 800beda:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800bede:	4543      	cmp	r3, r8
 800bee0:	bf28      	it	cs
 800bee2:	4643      	movcs	r3, r8
 800bee4:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800bee6:	fb93 f3f2 	sdiv	r3, r3, r2
 800beea:	4648      	mov	r0, r9
 800beec:	fb03 f302 	mul.w	r3, r3, r2
 800bef0:	69e1      	ldr	r1, [r4, #28]
 800bef2:	465a      	mov	r2, fp
 800bef4:	47b8      	blx	r7
 800bef6:	2800      	cmp	r0, #0
 800bef8:	f73f af13 	bgt.w	800bd22 <__sfvwrite_r+0xca>
 800befc:	e749      	b.n	800bd92 <__sfvwrite_r+0x13a>
 800befe:	4662      	mov	r2, ip
 800bf00:	4659      	mov	r1, fp
 800bf02:	f8cd c004 	str.w	ip, [sp, #4]
 800bf06:	f000 f859 	bl	800bfbc <memmove>
 800bf0a:	6823      	ldr	r3, [r4, #0]
 800bf0c:	f8dd c004 	ldr.w	ip, [sp, #4]
 800bf10:	4463      	add	r3, ip
 800bf12:	6023      	str	r3, [r4, #0]
 800bf14:	4648      	mov	r0, r9
 800bf16:	4621      	mov	r1, r4
 800bf18:	f7fe fc04 	bl	800a724 <_fflush_r>
 800bf1c:	f8dd c004 	ldr.w	ip, [sp, #4]
 800bf20:	2800      	cmp	r0, #0
 800bf22:	f47f af36 	bne.w	800bd92 <__sfvwrite_r+0x13a>
 800bf26:	4667      	mov	r7, ip
 800bf28:	e761      	b.n	800bdee <__sfvwrite_r+0x196>
 800bf2a:	4648      	mov	r0, r9
 800bf2c:	f000 f8be 	bl	800c0ac <_realloc_r>
 800bf30:	9b00      	ldr	r3, [sp, #0]
 800bf32:	4682      	mov	sl, r0
 800bf34:	2800      	cmp	r0, #0
 800bf36:	d1c5      	bne.n	800bec4 <__sfvwrite_r+0x26c>
 800bf38:	4648      	mov	r0, r9
 800bf3a:	6921      	ldr	r1, [r4, #16]
 800bf3c:	f7fe fcde 	bl	800a8fc <_free_r>
 800bf40:	89a3      	ldrh	r3, [r4, #12]
 800bf42:	220c      	movs	r2, #12
 800bf44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bf48:	b29b      	uxth	r3, r3
 800bf4a:	f8c9 2000 	str.w	r2, [r9]
 800bf4e:	e721      	b.n	800bd94 <__sfvwrite_r+0x13c>
 800bf50:	2301      	movs	r3, #1
 800bf52:	f10a 0801 	add.w	r8, sl, #1
 800bf56:	9300      	str	r3, [sp, #0]
 800bf58:	e72e      	b.n	800bdb8 <__sfvwrite_r+0x160>
 800bf5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf5e:	e6ad      	b.n	800bcbc <__sfvwrite_r+0x64>
 800bf60:	230c      	movs	r3, #12
 800bf62:	f8c9 3000 	str.w	r3, [r9]
 800bf66:	89a3      	ldrh	r3, [r4, #12]
 800bf68:	e714      	b.n	800bd94 <__sfvwrite_r+0x13c>
 800bf6a:	bf00      	nop
 800bf6c:	7ffffc00 	.word	0x7ffffc00

0800bf70 <_isatty_r>:
 800bf70:	b538      	push	{r3, r4, r5, lr}
 800bf72:	4c07      	ldr	r4, [pc, #28]	; (800bf90 <_isatty_r+0x20>)
 800bf74:	2300      	movs	r3, #0
 800bf76:	4605      	mov	r5, r0
 800bf78:	4608      	mov	r0, r1
 800bf7a:	6023      	str	r3, [r4, #0]
 800bf7c:	f000 fb28 	bl	800c5d0 <_isatty>
 800bf80:	1c43      	adds	r3, r0, #1
 800bf82:	d000      	beq.n	800bf86 <_isatty_r+0x16>
 800bf84:	bd38      	pop	{r3, r4, r5, pc}
 800bf86:	6823      	ldr	r3, [r4, #0]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d0fb      	beq.n	800bf84 <_isatty_r+0x14>
 800bf8c:	602b      	str	r3, [r5, #0]
 800bf8e:	bd38      	pop	{r3, r4, r5, pc}
 800bf90:	20000dc4 	.word	0x20000dc4

0800bf94 <_lseek_r>:
 800bf94:	b570      	push	{r4, r5, r6, lr}
 800bf96:	4c08      	ldr	r4, [pc, #32]	; (800bfb8 <_lseek_r+0x24>)
 800bf98:	4606      	mov	r6, r0
 800bf9a:	2500      	movs	r5, #0
 800bf9c:	4608      	mov	r0, r1
 800bf9e:	4611      	mov	r1, r2
 800bfa0:	461a      	mov	r2, r3
 800bfa2:	6025      	str	r5, [r4, #0]
 800bfa4:	f000 fb1c 	bl	800c5e0 <_lseek>
 800bfa8:	1c43      	adds	r3, r0, #1
 800bfaa:	d000      	beq.n	800bfae <_lseek_r+0x1a>
 800bfac:	bd70      	pop	{r4, r5, r6, pc}
 800bfae:	6823      	ldr	r3, [r4, #0]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d0fb      	beq.n	800bfac <_lseek_r+0x18>
 800bfb4:	6033      	str	r3, [r6, #0]
 800bfb6:	bd70      	pop	{r4, r5, r6, pc}
 800bfb8:	20000dc4 	.word	0x20000dc4

0800bfbc <memmove>:
 800bfbc:	4288      	cmp	r0, r1
 800bfbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bfc0:	d90d      	bls.n	800bfde <memmove+0x22>
 800bfc2:	188b      	adds	r3, r1, r2
 800bfc4:	4298      	cmp	r0, r3
 800bfc6:	d20a      	bcs.n	800bfde <memmove+0x22>
 800bfc8:	1881      	adds	r1, r0, r2
 800bfca:	2a00      	cmp	r2, #0
 800bfcc:	d054      	beq.n	800c078 <memmove+0xbc>
 800bfce:	1a9a      	subs	r2, r3, r2
 800bfd0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bfd4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bfd8:	4293      	cmp	r3, r2
 800bfda:	d1f9      	bne.n	800bfd0 <memmove+0x14>
 800bfdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfde:	2a0f      	cmp	r2, #15
 800bfe0:	d948      	bls.n	800c074 <memmove+0xb8>
 800bfe2:	ea40 0301 	orr.w	r3, r0, r1
 800bfe6:	079b      	lsls	r3, r3, #30
 800bfe8:	d147      	bne.n	800c07a <memmove+0xbe>
 800bfea:	f100 0410 	add.w	r4, r0, #16
 800bfee:	f101 0310 	add.w	r3, r1, #16
 800bff2:	4615      	mov	r5, r2
 800bff4:	f853 6c10 	ldr.w	r6, [r3, #-16]
 800bff8:	f844 6c10 	str.w	r6, [r4, #-16]
 800bffc:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 800c000:	f844 6c0c 	str.w	r6, [r4, #-12]
 800c004:	f853 6c08 	ldr.w	r6, [r3, #-8]
 800c008:	f844 6c08 	str.w	r6, [r4, #-8]
 800c00c:	3d10      	subs	r5, #16
 800c00e:	f853 6c04 	ldr.w	r6, [r3, #-4]
 800c012:	f844 6c04 	str.w	r6, [r4, #-4]
 800c016:	2d0f      	cmp	r5, #15
 800c018:	f103 0310 	add.w	r3, r3, #16
 800c01c:	f104 0410 	add.w	r4, r4, #16
 800c020:	d8e8      	bhi.n	800bff4 <memmove+0x38>
 800c022:	f1a2 0310 	sub.w	r3, r2, #16
 800c026:	f023 030f 	bic.w	r3, r3, #15
 800c02a:	f002 0e0f 	and.w	lr, r2, #15
 800c02e:	3310      	adds	r3, #16
 800c030:	f1be 0f03 	cmp.w	lr, #3
 800c034:	4419      	add	r1, r3
 800c036:	4403      	add	r3, r0
 800c038:	d921      	bls.n	800c07e <memmove+0xc2>
 800c03a:	1f1e      	subs	r6, r3, #4
 800c03c:	460d      	mov	r5, r1
 800c03e:	4674      	mov	r4, lr
 800c040:	3c04      	subs	r4, #4
 800c042:	f855 7b04 	ldr.w	r7, [r5], #4
 800c046:	f846 7f04 	str.w	r7, [r6, #4]!
 800c04a:	2c03      	cmp	r4, #3
 800c04c:	d8f8      	bhi.n	800c040 <memmove+0x84>
 800c04e:	f1ae 0404 	sub.w	r4, lr, #4
 800c052:	f024 0403 	bic.w	r4, r4, #3
 800c056:	3404      	adds	r4, #4
 800c058:	4423      	add	r3, r4
 800c05a:	4421      	add	r1, r4
 800c05c:	f002 0203 	and.w	r2, r2, #3
 800c060:	b152      	cbz	r2, 800c078 <memmove+0xbc>
 800c062:	3b01      	subs	r3, #1
 800c064:	440a      	add	r2, r1
 800c066:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c06a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c06e:	4291      	cmp	r1, r2
 800c070:	d1f9      	bne.n	800c066 <memmove+0xaa>
 800c072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c074:	4603      	mov	r3, r0
 800c076:	e7f3      	b.n	800c060 <memmove+0xa4>
 800c078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c07a:	4603      	mov	r3, r0
 800c07c:	e7f1      	b.n	800c062 <memmove+0xa6>
 800c07e:	4672      	mov	r2, lr
 800c080:	e7ee      	b.n	800c060 <memmove+0xa4>
 800c082:	bf00      	nop

0800c084 <_read_r>:
 800c084:	b570      	push	{r4, r5, r6, lr}
 800c086:	4c08      	ldr	r4, [pc, #32]	; (800c0a8 <_read_r+0x24>)
 800c088:	4606      	mov	r6, r0
 800c08a:	2500      	movs	r5, #0
 800c08c:	4608      	mov	r0, r1
 800c08e:	4611      	mov	r1, r2
 800c090:	461a      	mov	r2, r3
 800c092:	6025      	str	r5, [r4, #0]
 800c094:	f7f5 faa2 	bl	80015dc <_read>
 800c098:	1c43      	adds	r3, r0, #1
 800c09a:	d000      	beq.n	800c09e <_read_r+0x1a>
 800c09c:	bd70      	pop	{r4, r5, r6, pc}
 800c09e:	6823      	ldr	r3, [r4, #0]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d0fb      	beq.n	800c09c <_read_r+0x18>
 800c0a4:	6033      	str	r3, [r6, #0]
 800c0a6:	bd70      	pop	{r4, r5, r6, pc}
 800c0a8:	20000dc4 	.word	0x20000dc4

0800c0ac <_realloc_r>:
 800c0ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0b0:	4617      	mov	r7, r2
 800c0b2:	b083      	sub	sp, #12
 800c0b4:	460e      	mov	r6, r1
 800c0b6:	2900      	cmp	r1, #0
 800c0b8:	f000 80e7 	beq.w	800c28a <_realloc_r+0x1de>
 800c0bc:	4681      	mov	r9, r0
 800c0be:	f107 050b 	add.w	r5, r7, #11
 800c0c2:	f7ff f8c5 	bl	800b250 <__malloc_lock>
 800c0c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c0ca:	2d16      	cmp	r5, #22
 800c0cc:	f023 0403 	bic.w	r4, r3, #3
 800c0d0:	f1a6 0808 	sub.w	r8, r6, #8
 800c0d4:	d84c      	bhi.n	800c170 <_realloc_r+0xc4>
 800c0d6:	2210      	movs	r2, #16
 800c0d8:	4615      	mov	r5, r2
 800c0da:	42af      	cmp	r7, r5
 800c0dc:	d84d      	bhi.n	800c17a <_realloc_r+0xce>
 800c0de:	4294      	cmp	r4, r2
 800c0e0:	f280 8084 	bge.w	800c1ec <_realloc_r+0x140>
 800c0e4:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 800c494 <_realloc_r+0x3e8>
 800c0e8:	f8db 0008 	ldr.w	r0, [fp, #8]
 800c0ec:	eb08 0104 	add.w	r1, r8, r4
 800c0f0:	4288      	cmp	r0, r1
 800c0f2:	f000 80d6 	beq.w	800c2a2 <_realloc_r+0x1f6>
 800c0f6:	6848      	ldr	r0, [r1, #4]
 800c0f8:	f020 0e01 	bic.w	lr, r0, #1
 800c0fc:	448e      	add	lr, r1
 800c0fe:	f8de e004 	ldr.w	lr, [lr, #4]
 800c102:	f01e 0f01 	tst.w	lr, #1
 800c106:	d13f      	bne.n	800c188 <_realloc_r+0xdc>
 800c108:	f020 0003 	bic.w	r0, r0, #3
 800c10c:	4420      	add	r0, r4
 800c10e:	4290      	cmp	r0, r2
 800c110:	f280 80c1 	bge.w	800c296 <_realloc_r+0x1ea>
 800c114:	07db      	lsls	r3, r3, #31
 800c116:	f100 808f 	bmi.w	800c238 <_realloc_r+0x18c>
 800c11a:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800c11e:	ebc3 0a08 	rsb	sl, r3, r8
 800c122:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c126:	f023 0303 	bic.w	r3, r3, #3
 800c12a:	eb00 0e03 	add.w	lr, r0, r3
 800c12e:	4596      	cmp	lr, r2
 800c130:	db34      	blt.n	800c19c <_realloc_r+0xf0>
 800c132:	68cb      	ldr	r3, [r1, #12]
 800c134:	688a      	ldr	r2, [r1, #8]
 800c136:	4657      	mov	r7, sl
 800c138:	60d3      	str	r3, [r2, #12]
 800c13a:	609a      	str	r2, [r3, #8]
 800c13c:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800c140:	f8da 300c 	ldr.w	r3, [sl, #12]
 800c144:	60cb      	str	r3, [r1, #12]
 800c146:	1f22      	subs	r2, r4, #4
 800c148:	2a24      	cmp	r2, #36	; 0x24
 800c14a:	6099      	str	r1, [r3, #8]
 800c14c:	f200 8136 	bhi.w	800c3bc <_realloc_r+0x310>
 800c150:	2a13      	cmp	r2, #19
 800c152:	f240 80fd 	bls.w	800c350 <_realloc_r+0x2a4>
 800c156:	6833      	ldr	r3, [r6, #0]
 800c158:	f8ca 3008 	str.w	r3, [sl, #8]
 800c15c:	6873      	ldr	r3, [r6, #4]
 800c15e:	f8ca 300c 	str.w	r3, [sl, #12]
 800c162:	2a1b      	cmp	r2, #27
 800c164:	f200 8140 	bhi.w	800c3e8 <_realloc_r+0x33c>
 800c168:	3608      	adds	r6, #8
 800c16a:	f10a 0310 	add.w	r3, sl, #16
 800c16e:	e0f0      	b.n	800c352 <_realloc_r+0x2a6>
 800c170:	f025 0507 	bic.w	r5, r5, #7
 800c174:	2d00      	cmp	r5, #0
 800c176:	462a      	mov	r2, r5
 800c178:	daaf      	bge.n	800c0da <_realloc_r+0x2e>
 800c17a:	230c      	movs	r3, #12
 800c17c:	2000      	movs	r0, #0
 800c17e:	f8c9 3000 	str.w	r3, [r9]
 800c182:	b003      	add	sp, #12
 800c184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c188:	07d9      	lsls	r1, r3, #31
 800c18a:	d455      	bmi.n	800c238 <_realloc_r+0x18c>
 800c18c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800c190:	ebc3 0a08 	rsb	sl, r3, r8
 800c194:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c198:	f023 0303 	bic.w	r3, r3, #3
 800c19c:	4423      	add	r3, r4
 800c19e:	4293      	cmp	r3, r2
 800c1a0:	db4a      	blt.n	800c238 <_realloc_r+0x18c>
 800c1a2:	4657      	mov	r7, sl
 800c1a4:	f8da 100c 	ldr.w	r1, [sl, #12]
 800c1a8:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800c1ac:	1f22      	subs	r2, r4, #4
 800c1ae:	2a24      	cmp	r2, #36	; 0x24
 800c1b0:	60c1      	str	r1, [r0, #12]
 800c1b2:	6088      	str	r0, [r1, #8]
 800c1b4:	f200 810e 	bhi.w	800c3d4 <_realloc_r+0x328>
 800c1b8:	2a13      	cmp	r2, #19
 800c1ba:	f240 8109 	bls.w	800c3d0 <_realloc_r+0x324>
 800c1be:	6831      	ldr	r1, [r6, #0]
 800c1c0:	f8ca 1008 	str.w	r1, [sl, #8]
 800c1c4:	6871      	ldr	r1, [r6, #4]
 800c1c6:	f8ca 100c 	str.w	r1, [sl, #12]
 800c1ca:	2a1b      	cmp	r2, #27
 800c1cc:	f200 8121 	bhi.w	800c412 <_realloc_r+0x366>
 800c1d0:	3608      	adds	r6, #8
 800c1d2:	f10a 0210 	add.w	r2, sl, #16
 800c1d6:	6831      	ldr	r1, [r6, #0]
 800c1d8:	6011      	str	r1, [r2, #0]
 800c1da:	6871      	ldr	r1, [r6, #4]
 800c1dc:	6051      	str	r1, [r2, #4]
 800c1de:	68b1      	ldr	r1, [r6, #8]
 800c1e0:	6091      	str	r1, [r2, #8]
 800c1e2:	461c      	mov	r4, r3
 800c1e4:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c1e8:	463e      	mov	r6, r7
 800c1ea:	46d0      	mov	r8, sl
 800c1ec:	1b62      	subs	r2, r4, r5
 800c1ee:	2a0f      	cmp	r2, #15
 800c1f0:	f003 0301 	and.w	r3, r3, #1
 800c1f4:	d80e      	bhi.n	800c214 <_realloc_r+0x168>
 800c1f6:	4323      	orrs	r3, r4
 800c1f8:	4444      	add	r4, r8
 800c1fa:	f8c8 3004 	str.w	r3, [r8, #4]
 800c1fe:	6863      	ldr	r3, [r4, #4]
 800c200:	f043 0301 	orr.w	r3, r3, #1
 800c204:	6063      	str	r3, [r4, #4]
 800c206:	4648      	mov	r0, r9
 800c208:	f7ff f824 	bl	800b254 <__malloc_unlock>
 800c20c:	4630      	mov	r0, r6
 800c20e:	b003      	add	sp, #12
 800c210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c214:	eb08 0105 	add.w	r1, r8, r5
 800c218:	431d      	orrs	r5, r3
 800c21a:	f042 0301 	orr.w	r3, r2, #1
 800c21e:	440a      	add	r2, r1
 800c220:	f8c8 5004 	str.w	r5, [r8, #4]
 800c224:	604b      	str	r3, [r1, #4]
 800c226:	6853      	ldr	r3, [r2, #4]
 800c228:	f043 0301 	orr.w	r3, r3, #1
 800c22c:	3108      	adds	r1, #8
 800c22e:	6053      	str	r3, [r2, #4]
 800c230:	4648      	mov	r0, r9
 800c232:	f7fe fb63 	bl	800a8fc <_free_r>
 800c236:	e7e6      	b.n	800c206 <_realloc_r+0x15a>
 800c238:	4639      	mov	r1, r7
 800c23a:	4648      	mov	r0, r9
 800c23c:	f7fe fcde 	bl	800abfc <_malloc_r>
 800c240:	4607      	mov	r7, r0
 800c242:	b1d8      	cbz	r0, 800c27c <_realloc_r+0x1d0>
 800c244:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c248:	f023 0201 	bic.w	r2, r3, #1
 800c24c:	4442      	add	r2, r8
 800c24e:	f1a0 0108 	sub.w	r1, r0, #8
 800c252:	4291      	cmp	r1, r2
 800c254:	f000 80ac 	beq.w	800c3b0 <_realloc_r+0x304>
 800c258:	1f22      	subs	r2, r4, #4
 800c25a:	2a24      	cmp	r2, #36	; 0x24
 800c25c:	f200 8099 	bhi.w	800c392 <_realloc_r+0x2e6>
 800c260:	2a13      	cmp	r2, #19
 800c262:	d86a      	bhi.n	800c33a <_realloc_r+0x28e>
 800c264:	4603      	mov	r3, r0
 800c266:	4632      	mov	r2, r6
 800c268:	6811      	ldr	r1, [r2, #0]
 800c26a:	6019      	str	r1, [r3, #0]
 800c26c:	6851      	ldr	r1, [r2, #4]
 800c26e:	6059      	str	r1, [r3, #4]
 800c270:	6892      	ldr	r2, [r2, #8]
 800c272:	609a      	str	r2, [r3, #8]
 800c274:	4631      	mov	r1, r6
 800c276:	4648      	mov	r0, r9
 800c278:	f7fe fb40 	bl	800a8fc <_free_r>
 800c27c:	4648      	mov	r0, r9
 800c27e:	f7fe ffe9 	bl	800b254 <__malloc_unlock>
 800c282:	4638      	mov	r0, r7
 800c284:	b003      	add	sp, #12
 800c286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c28a:	4611      	mov	r1, r2
 800c28c:	b003      	add	sp, #12
 800c28e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c292:	f7fe bcb3 	b.w	800abfc <_malloc_r>
 800c296:	68ca      	ldr	r2, [r1, #12]
 800c298:	6889      	ldr	r1, [r1, #8]
 800c29a:	4604      	mov	r4, r0
 800c29c:	60ca      	str	r2, [r1, #12]
 800c29e:	6091      	str	r1, [r2, #8]
 800c2a0:	e7a4      	b.n	800c1ec <_realloc_r+0x140>
 800c2a2:	6841      	ldr	r1, [r0, #4]
 800c2a4:	f021 0103 	bic.w	r1, r1, #3
 800c2a8:	4421      	add	r1, r4
 800c2aa:	f105 0010 	add.w	r0, r5, #16
 800c2ae:	4281      	cmp	r1, r0
 800c2b0:	da5b      	bge.n	800c36a <_realloc_r+0x2be>
 800c2b2:	07db      	lsls	r3, r3, #31
 800c2b4:	d4c0      	bmi.n	800c238 <_realloc_r+0x18c>
 800c2b6:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800c2ba:	ebc3 0a08 	rsb	sl, r3, r8
 800c2be:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c2c2:	f023 0303 	bic.w	r3, r3, #3
 800c2c6:	eb01 0c03 	add.w	ip, r1, r3
 800c2ca:	4560      	cmp	r0, ip
 800c2cc:	f73f af66 	bgt.w	800c19c <_realloc_r+0xf0>
 800c2d0:	4657      	mov	r7, sl
 800c2d2:	f8da 300c 	ldr.w	r3, [sl, #12]
 800c2d6:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800c2da:	1f22      	subs	r2, r4, #4
 800c2dc:	2a24      	cmp	r2, #36	; 0x24
 800c2de:	60cb      	str	r3, [r1, #12]
 800c2e0:	6099      	str	r1, [r3, #8]
 800c2e2:	f200 80b8 	bhi.w	800c456 <_realloc_r+0x3aa>
 800c2e6:	2a13      	cmp	r2, #19
 800c2e8:	f240 80a9 	bls.w	800c43e <_realloc_r+0x392>
 800c2ec:	6833      	ldr	r3, [r6, #0]
 800c2ee:	f8ca 3008 	str.w	r3, [sl, #8]
 800c2f2:	6873      	ldr	r3, [r6, #4]
 800c2f4:	f8ca 300c 	str.w	r3, [sl, #12]
 800c2f8:	2a1b      	cmp	r2, #27
 800c2fa:	f200 80b5 	bhi.w	800c468 <_realloc_r+0x3bc>
 800c2fe:	3608      	adds	r6, #8
 800c300:	f10a 0310 	add.w	r3, sl, #16
 800c304:	6832      	ldr	r2, [r6, #0]
 800c306:	601a      	str	r2, [r3, #0]
 800c308:	6872      	ldr	r2, [r6, #4]
 800c30a:	605a      	str	r2, [r3, #4]
 800c30c:	68b2      	ldr	r2, [r6, #8]
 800c30e:	609a      	str	r2, [r3, #8]
 800c310:	eb0a 0205 	add.w	r2, sl, r5
 800c314:	ebc5 030c 	rsb	r3, r5, ip
 800c318:	f043 0301 	orr.w	r3, r3, #1
 800c31c:	f8cb 2008 	str.w	r2, [fp, #8]
 800c320:	6053      	str	r3, [r2, #4]
 800c322:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c326:	f003 0301 	and.w	r3, r3, #1
 800c32a:	431d      	orrs	r5, r3
 800c32c:	4648      	mov	r0, r9
 800c32e:	f8ca 5004 	str.w	r5, [sl, #4]
 800c332:	f7fe ff8f 	bl	800b254 <__malloc_unlock>
 800c336:	4638      	mov	r0, r7
 800c338:	e769      	b.n	800c20e <_realloc_r+0x162>
 800c33a:	6833      	ldr	r3, [r6, #0]
 800c33c:	6003      	str	r3, [r0, #0]
 800c33e:	6873      	ldr	r3, [r6, #4]
 800c340:	6043      	str	r3, [r0, #4]
 800c342:	2a1b      	cmp	r2, #27
 800c344:	d829      	bhi.n	800c39a <_realloc_r+0x2ee>
 800c346:	f100 0308 	add.w	r3, r0, #8
 800c34a:	f106 0208 	add.w	r2, r6, #8
 800c34e:	e78b      	b.n	800c268 <_realloc_r+0x1bc>
 800c350:	463b      	mov	r3, r7
 800c352:	6832      	ldr	r2, [r6, #0]
 800c354:	601a      	str	r2, [r3, #0]
 800c356:	6872      	ldr	r2, [r6, #4]
 800c358:	605a      	str	r2, [r3, #4]
 800c35a:	68b2      	ldr	r2, [r6, #8]
 800c35c:	609a      	str	r2, [r3, #8]
 800c35e:	463e      	mov	r6, r7
 800c360:	4674      	mov	r4, lr
 800c362:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c366:	46d0      	mov	r8, sl
 800c368:	e740      	b.n	800c1ec <_realloc_r+0x140>
 800c36a:	eb08 0205 	add.w	r2, r8, r5
 800c36e:	1b4b      	subs	r3, r1, r5
 800c370:	f043 0301 	orr.w	r3, r3, #1
 800c374:	f8cb 2008 	str.w	r2, [fp, #8]
 800c378:	6053      	str	r3, [r2, #4]
 800c37a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c37e:	f003 0301 	and.w	r3, r3, #1
 800c382:	431d      	orrs	r5, r3
 800c384:	4648      	mov	r0, r9
 800c386:	f846 5c04 	str.w	r5, [r6, #-4]
 800c38a:	f7fe ff63 	bl	800b254 <__malloc_unlock>
 800c38e:	4630      	mov	r0, r6
 800c390:	e73d      	b.n	800c20e <_realloc_r+0x162>
 800c392:	4631      	mov	r1, r6
 800c394:	f7ff fe12 	bl	800bfbc <memmove>
 800c398:	e76c      	b.n	800c274 <_realloc_r+0x1c8>
 800c39a:	68b3      	ldr	r3, [r6, #8]
 800c39c:	6083      	str	r3, [r0, #8]
 800c39e:	68f3      	ldr	r3, [r6, #12]
 800c3a0:	60c3      	str	r3, [r0, #12]
 800c3a2:	2a24      	cmp	r2, #36	; 0x24
 800c3a4:	d02c      	beq.n	800c400 <_realloc_r+0x354>
 800c3a6:	f100 0310 	add.w	r3, r0, #16
 800c3aa:	f106 0210 	add.w	r2, r6, #16
 800c3ae:	e75b      	b.n	800c268 <_realloc_r+0x1bc>
 800c3b0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c3b4:	f022 0203 	bic.w	r2, r2, #3
 800c3b8:	4414      	add	r4, r2
 800c3ba:	e717      	b.n	800c1ec <_realloc_r+0x140>
 800c3bc:	4631      	mov	r1, r6
 800c3be:	4638      	mov	r0, r7
 800c3c0:	4674      	mov	r4, lr
 800c3c2:	463e      	mov	r6, r7
 800c3c4:	f7ff fdfa 	bl	800bfbc <memmove>
 800c3c8:	46d0      	mov	r8, sl
 800c3ca:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c3ce:	e70d      	b.n	800c1ec <_realloc_r+0x140>
 800c3d0:	463a      	mov	r2, r7
 800c3d2:	e700      	b.n	800c1d6 <_realloc_r+0x12a>
 800c3d4:	4631      	mov	r1, r6
 800c3d6:	4638      	mov	r0, r7
 800c3d8:	461c      	mov	r4, r3
 800c3da:	463e      	mov	r6, r7
 800c3dc:	f7ff fdee 	bl	800bfbc <memmove>
 800c3e0:	46d0      	mov	r8, sl
 800c3e2:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c3e6:	e701      	b.n	800c1ec <_realloc_r+0x140>
 800c3e8:	68b3      	ldr	r3, [r6, #8]
 800c3ea:	f8ca 3010 	str.w	r3, [sl, #16]
 800c3ee:	68f3      	ldr	r3, [r6, #12]
 800c3f0:	f8ca 3014 	str.w	r3, [sl, #20]
 800c3f4:	2a24      	cmp	r2, #36	; 0x24
 800c3f6:	d018      	beq.n	800c42a <_realloc_r+0x37e>
 800c3f8:	3610      	adds	r6, #16
 800c3fa:	f10a 0318 	add.w	r3, sl, #24
 800c3fe:	e7a8      	b.n	800c352 <_realloc_r+0x2a6>
 800c400:	6933      	ldr	r3, [r6, #16]
 800c402:	6103      	str	r3, [r0, #16]
 800c404:	6973      	ldr	r3, [r6, #20]
 800c406:	6143      	str	r3, [r0, #20]
 800c408:	f106 0218 	add.w	r2, r6, #24
 800c40c:	f100 0318 	add.w	r3, r0, #24
 800c410:	e72a      	b.n	800c268 <_realloc_r+0x1bc>
 800c412:	68b1      	ldr	r1, [r6, #8]
 800c414:	f8ca 1010 	str.w	r1, [sl, #16]
 800c418:	68f1      	ldr	r1, [r6, #12]
 800c41a:	f8ca 1014 	str.w	r1, [sl, #20]
 800c41e:	2a24      	cmp	r2, #36	; 0x24
 800c420:	d00f      	beq.n	800c442 <_realloc_r+0x396>
 800c422:	3610      	adds	r6, #16
 800c424:	f10a 0218 	add.w	r2, sl, #24
 800c428:	e6d5      	b.n	800c1d6 <_realloc_r+0x12a>
 800c42a:	6933      	ldr	r3, [r6, #16]
 800c42c:	f8ca 3018 	str.w	r3, [sl, #24]
 800c430:	6973      	ldr	r3, [r6, #20]
 800c432:	f8ca 301c 	str.w	r3, [sl, #28]
 800c436:	3618      	adds	r6, #24
 800c438:	f10a 0320 	add.w	r3, sl, #32
 800c43c:	e789      	b.n	800c352 <_realloc_r+0x2a6>
 800c43e:	463b      	mov	r3, r7
 800c440:	e760      	b.n	800c304 <_realloc_r+0x258>
 800c442:	6932      	ldr	r2, [r6, #16]
 800c444:	f8ca 2018 	str.w	r2, [sl, #24]
 800c448:	6972      	ldr	r2, [r6, #20]
 800c44a:	f8ca 201c 	str.w	r2, [sl, #28]
 800c44e:	3618      	adds	r6, #24
 800c450:	f10a 0220 	add.w	r2, sl, #32
 800c454:	e6bf      	b.n	800c1d6 <_realloc_r+0x12a>
 800c456:	4631      	mov	r1, r6
 800c458:	4638      	mov	r0, r7
 800c45a:	f8cd c004 	str.w	ip, [sp, #4]
 800c45e:	f7ff fdad 	bl	800bfbc <memmove>
 800c462:	f8dd c004 	ldr.w	ip, [sp, #4]
 800c466:	e753      	b.n	800c310 <_realloc_r+0x264>
 800c468:	68b3      	ldr	r3, [r6, #8]
 800c46a:	f8ca 3010 	str.w	r3, [sl, #16]
 800c46e:	68f3      	ldr	r3, [r6, #12]
 800c470:	f8ca 3014 	str.w	r3, [sl, #20]
 800c474:	2a24      	cmp	r2, #36	; 0x24
 800c476:	d003      	beq.n	800c480 <_realloc_r+0x3d4>
 800c478:	3610      	adds	r6, #16
 800c47a:	f10a 0318 	add.w	r3, sl, #24
 800c47e:	e741      	b.n	800c304 <_realloc_r+0x258>
 800c480:	6933      	ldr	r3, [r6, #16]
 800c482:	f8ca 3018 	str.w	r3, [sl, #24]
 800c486:	6973      	ldr	r3, [r6, #20]
 800c488:	f8ca 301c 	str.w	r3, [sl, #28]
 800c48c:	3618      	adds	r6, #24
 800c48e:	f10a 0320 	add.w	r3, sl, #32
 800c492:	e737      	b.n	800c304 <_realloc_r+0x258>
 800c494:	200004f0 	.word	0x200004f0

0800c498 <__swbuf_r>:
 800c498:	b570      	push	{r4, r5, r6, lr}
 800c49a:	460d      	mov	r5, r1
 800c49c:	4614      	mov	r4, r2
 800c49e:	4606      	mov	r6, r0
 800c4a0:	b110      	cbz	r0, 800c4a8 <__swbuf_r+0x10>
 800c4a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d048      	beq.n	800c53a <__swbuf_r+0xa2>
 800c4a8:	89a2      	ldrh	r2, [r4, #12]
 800c4aa:	69a3      	ldr	r3, [r4, #24]
 800c4ac:	60a3      	str	r3, [r4, #8]
 800c4ae:	b291      	uxth	r1, r2
 800c4b0:	0708      	lsls	r0, r1, #28
 800c4b2:	d538      	bpl.n	800c526 <__swbuf_r+0x8e>
 800c4b4:	6923      	ldr	r3, [r4, #16]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d035      	beq.n	800c526 <__swbuf_r+0x8e>
 800c4ba:	0489      	lsls	r1, r1, #18
 800c4bc:	b2ed      	uxtb	r5, r5
 800c4be:	d515      	bpl.n	800c4ec <__swbuf_r+0x54>
 800c4c0:	6822      	ldr	r2, [r4, #0]
 800c4c2:	6961      	ldr	r1, [r4, #20]
 800c4c4:	1ad3      	subs	r3, r2, r3
 800c4c6:	428b      	cmp	r3, r1
 800c4c8:	da1c      	bge.n	800c504 <__swbuf_r+0x6c>
 800c4ca:	3301      	adds	r3, #1
 800c4cc:	68a1      	ldr	r1, [r4, #8]
 800c4ce:	1c50      	adds	r0, r2, #1
 800c4d0:	3901      	subs	r1, #1
 800c4d2:	60a1      	str	r1, [r4, #8]
 800c4d4:	6020      	str	r0, [r4, #0]
 800c4d6:	7015      	strb	r5, [r2, #0]
 800c4d8:	6962      	ldr	r2, [r4, #20]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d01a      	beq.n	800c514 <__swbuf_r+0x7c>
 800c4de:	89a3      	ldrh	r3, [r4, #12]
 800c4e0:	07db      	lsls	r3, r3, #31
 800c4e2:	d501      	bpl.n	800c4e8 <__swbuf_r+0x50>
 800c4e4:	2d0a      	cmp	r5, #10
 800c4e6:	d015      	beq.n	800c514 <__swbuf_r+0x7c>
 800c4e8:	4628      	mov	r0, r5
 800c4ea:	bd70      	pop	{r4, r5, r6, pc}
 800c4ec:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800c4ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c4f2:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800c4f6:	81a2      	strh	r2, [r4, #12]
 800c4f8:	6822      	ldr	r2, [r4, #0]
 800c4fa:	6661      	str	r1, [r4, #100]	; 0x64
 800c4fc:	6961      	ldr	r1, [r4, #20]
 800c4fe:	1ad3      	subs	r3, r2, r3
 800c500:	428b      	cmp	r3, r1
 800c502:	dbe2      	blt.n	800c4ca <__swbuf_r+0x32>
 800c504:	4630      	mov	r0, r6
 800c506:	4621      	mov	r1, r4
 800c508:	f7fe f90c 	bl	800a724 <_fflush_r>
 800c50c:	b940      	cbnz	r0, 800c520 <__swbuf_r+0x88>
 800c50e:	6822      	ldr	r2, [r4, #0]
 800c510:	2301      	movs	r3, #1
 800c512:	e7db      	b.n	800c4cc <__swbuf_r+0x34>
 800c514:	4630      	mov	r0, r6
 800c516:	4621      	mov	r1, r4
 800c518:	f7fe f904 	bl	800a724 <_fflush_r>
 800c51c:	2800      	cmp	r0, #0
 800c51e:	d0e3      	beq.n	800c4e8 <__swbuf_r+0x50>
 800c520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c524:	bd70      	pop	{r4, r5, r6, pc}
 800c526:	4630      	mov	r0, r6
 800c528:	4621      	mov	r1, r4
 800c52a:	f7fd f80d 	bl	8009548 <__swsetup_r>
 800c52e:	2800      	cmp	r0, #0
 800c530:	d1f6      	bne.n	800c520 <__swbuf_r+0x88>
 800c532:	89a2      	ldrh	r2, [r4, #12]
 800c534:	6923      	ldr	r3, [r4, #16]
 800c536:	b291      	uxth	r1, r2
 800c538:	e7bf      	b.n	800c4ba <__swbuf_r+0x22>
 800c53a:	f7fe f987 	bl	800a84c <__sinit>
 800c53e:	e7b3      	b.n	800c4a8 <__swbuf_r+0x10>

0800c540 <_wcrtomb_r>:
 800c540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c544:	4605      	mov	r5, r0
 800c546:	b086      	sub	sp, #24
 800c548:	461e      	mov	r6, r3
 800c54a:	460c      	mov	r4, r1
 800c54c:	b1a1      	cbz	r1, 800c578 <_wcrtomb_r+0x38>
 800c54e:	4b10      	ldr	r3, [pc, #64]	; (800c590 <_wcrtomb_r+0x50>)
 800c550:	4617      	mov	r7, r2
 800c552:	f8d3 8000 	ldr.w	r8, [r3]
 800c556:	f7fe fad3 	bl	800ab00 <__locale_charset>
 800c55a:	9600      	str	r6, [sp, #0]
 800c55c:	4603      	mov	r3, r0
 800c55e:	4621      	mov	r1, r4
 800c560:	463a      	mov	r2, r7
 800c562:	4628      	mov	r0, r5
 800c564:	47c0      	blx	r8
 800c566:	1c43      	adds	r3, r0, #1
 800c568:	d103      	bne.n	800c572 <_wcrtomb_r+0x32>
 800c56a:	2200      	movs	r2, #0
 800c56c:	238a      	movs	r3, #138	; 0x8a
 800c56e:	6032      	str	r2, [r6, #0]
 800c570:	602b      	str	r3, [r5, #0]
 800c572:	b006      	add	sp, #24
 800c574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c578:	4b05      	ldr	r3, [pc, #20]	; (800c590 <_wcrtomb_r+0x50>)
 800c57a:	681f      	ldr	r7, [r3, #0]
 800c57c:	f7fe fac0 	bl	800ab00 <__locale_charset>
 800c580:	9600      	str	r6, [sp, #0]
 800c582:	4603      	mov	r3, r0
 800c584:	4622      	mov	r2, r4
 800c586:	4628      	mov	r0, r5
 800c588:	a903      	add	r1, sp, #12
 800c58a:	47b8      	blx	r7
 800c58c:	e7eb      	b.n	800c566 <_wcrtomb_r+0x26>
 800c58e:	bf00      	nop
 800c590:	20000900 	.word	0x20000900

0800c594 <__ascii_wctomb>:
 800c594:	b121      	cbz	r1, 800c5a0 <__ascii_wctomb+0xc>
 800c596:	2aff      	cmp	r2, #255	; 0xff
 800c598:	d804      	bhi.n	800c5a4 <__ascii_wctomb+0x10>
 800c59a:	700a      	strb	r2, [r1, #0]
 800c59c:	2001      	movs	r0, #1
 800c59e:	4770      	bx	lr
 800c5a0:	4608      	mov	r0, r1
 800c5a2:	4770      	bx	lr
 800c5a4:	238a      	movs	r3, #138	; 0x8a
 800c5a6:	6003      	str	r3, [r0, #0]
 800c5a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5ac:	4770      	bx	lr
 800c5ae:	bf00      	nop

0800c5b0 <_close>:
 800c5b0:	4b02      	ldr	r3, [pc, #8]	; (800c5bc <_close+0xc>)
 800c5b2:	2258      	movs	r2, #88	; 0x58
 800c5b4:	601a      	str	r2, [r3, #0]
 800c5b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5ba:	4770      	bx	lr
 800c5bc:	20000dc4 	.word	0x20000dc4

0800c5c0 <_fstat>:
 800c5c0:	4b02      	ldr	r3, [pc, #8]	; (800c5cc <_fstat+0xc>)
 800c5c2:	2258      	movs	r2, #88	; 0x58
 800c5c4:	601a      	str	r2, [r3, #0]
 800c5c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5ca:	4770      	bx	lr
 800c5cc:	20000dc4 	.word	0x20000dc4

0800c5d0 <_isatty>:
 800c5d0:	4b02      	ldr	r3, [pc, #8]	; (800c5dc <_isatty+0xc>)
 800c5d2:	2258      	movs	r2, #88	; 0x58
 800c5d4:	601a      	str	r2, [r3, #0]
 800c5d6:	2000      	movs	r0, #0
 800c5d8:	4770      	bx	lr
 800c5da:	bf00      	nop
 800c5dc:	20000dc4 	.word	0x20000dc4

0800c5e0 <_lseek>:
 800c5e0:	4b02      	ldr	r3, [pc, #8]	; (800c5ec <_lseek+0xc>)
 800c5e2:	2258      	movs	r2, #88	; 0x58
 800c5e4:	601a      	str	r2, [r3, #0]
 800c5e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5ea:	4770      	bx	lr
 800c5ec:	20000dc4 	.word	0x20000dc4

0800c5f0 <_sbrk>:
 800c5f0:	4a04      	ldr	r2, [pc, #16]	; (800c604 <_sbrk+0x14>)
 800c5f2:	4905      	ldr	r1, [pc, #20]	; (800c608 <_sbrk+0x18>)
 800c5f4:	6813      	ldr	r3, [r2, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	bf08      	it	eq
 800c5fa:	460b      	moveq	r3, r1
 800c5fc:	4418      	add	r0, r3
 800c5fe:	6010      	str	r0, [r2, #0]
 800c600:	4618      	mov	r0, r3
 800c602:	4770      	bx	lr
 800c604:	20000d64 	.word	0x20000d64
 800c608:	20000dc8 	.word	0x20000dc8
