
+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/tech_cells_generic/src/rtl/tc_sram.sv
$ROOT/hw/ips/tech_cells_generic/src/rtl/tc_sram_impl.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/tech_cells_generic/src/rtl/tc_clk.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv
$ROOT/hw/ips/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
$ROOT/hw/ips/tech_cells_generic/src/deprecated/pulp_clk_cells.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/common_cells/src/binary_to_gray.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/common_cells/src/cb_filter_pkg.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/common_cells/src/cc_onehot.sv
$ROOT/hw/ips/common_cells/src/cf_math_pkg.sv
$ROOT/hw/ips/common_cells/src/clk_int_div.sv
$ROOT/hw/ips/common_cells/src/delta_counter.sv
$ROOT/hw/ips/common_cells/src/ecc_pkg.sv
$ROOT/hw/ips/common_cells/src/edge_propagator_tx.sv
$ROOT/hw/ips/common_cells/src/exp_backoff.sv
$ROOT/hw/ips/common_cells/src/fifo_v3.sv
$ROOT/hw/ips/common_cells/src/gray_to_binary.sv
$ROOT/hw/ips/common_cells/src/isochronous_4phase_handshake.sv
$ROOT/hw/ips/common_cells/src/isochronous_spill_register.sv
$ROOT/hw/ips/common_cells/src/lfsr.sv
$ROOT/hw/ips/common_cells/src/lfsr_16bit.sv
$ROOT/hw/ips/common_cells/src/lfsr_8bit.sv
$ROOT/hw/ips/common_cells/src/mv_filter.sv
$ROOT/hw/ips/common_cells/src/onehot_to_bin.sv
$ROOT/hw/ips/common_cells/src/plru_tree.sv
$ROOT/hw/ips/common_cells/src/popcount.sv
$ROOT/hw/ips/common_cells/src/rr_arb_tree.sv
$ROOT/hw/ips/common_cells/src/rstgen_bypass.sv
$ROOT/hw/ips/common_cells/src/serial_deglitch.sv
$ROOT/hw/ips/common_cells/src/shift_reg.sv
$ROOT/hw/ips/common_cells/src/shift_reg_gated.sv
$ROOT/hw/ips/common_cells/src/spill_register_flushable.sv
$ROOT/hw/ips/common_cells/src/stream_demux.sv
$ROOT/hw/ips/common_cells/src/stream_filter.sv
$ROOT/hw/ips/common_cells/src/stream_fork.sv
$ROOT/hw/ips/common_cells/src/stream_intf.sv
$ROOT/hw/ips/common_cells/src/stream_join.sv
$ROOT/hw/ips/common_cells/src/stream_mux.sv
$ROOT/hw/ips/common_cells/src/stream_throttle.sv
$ROOT/hw/ips/common_cells/src/sub_per_hash.sv
$ROOT/hw/ips/common_cells/src/sync.sv
$ROOT/hw/ips/common_cells/src/sync_wedge.sv
$ROOT/hw/ips/common_cells/src/unread.sv
$ROOT/hw/ips/common_cells/src/read.sv
$ROOT/hw/ips/common_cells/src/cdc_reset_ctrlr_pkg.sv
$ROOT/hw/ips/common_cells/src/addr_decode_napot.sv
$ROOT/hw/ips/common_cells/src/cdc_2phase.sv
$ROOT/hw/ips/common_cells/src/cdc_4phase.sv
$ROOT/hw/ips/common_cells/src/addr_decode.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/common_cells/src/cb_filter.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/common_cells/src/cdc_fifo_2phase.sv
$ROOT/hw/ips/common_cells/src/counter.sv
$ROOT/hw/ips/common_cells/src/ecc_decode.sv
$ROOT/hw/ips/common_cells/src/ecc_encode.sv
$ROOT/hw/ips/common_cells/src/edge_detect.sv
$ROOT/hw/ips/common_cells/src/lzc.sv
$ROOT/hw/ips/common_cells/src/max_counter.sv
$ROOT/hw/ips/common_cells/src/rstgen.sv
$ROOT/hw/ips/common_cells/src/spill_register.sv
$ROOT/hw/ips/common_cells/src/stream_delay.sv
$ROOT/hw/ips/common_cells/src/stream_fifo.sv
$ROOT/hw/ips/common_cells/src/stream_fork_dynamic.sv
$ROOT/hw/ips/common_cells/src/clk_mux_glitch_free.sv
$ROOT/hw/ips/common_cells/src/cdc_reset_ctrlr.sv
$ROOT/hw/ips/common_cells/src/cdc_fifo_gray.sv
$ROOT/hw/ips/common_cells/src/fall_through_register.sv
$ROOT/hw/ips/common_cells/src/id_queue.sv
$ROOT/hw/ips/common_cells/src/stream_to_mem.sv
$ROOT/hw/ips/common_cells/src/stream_arbiter_flushable.sv
$ROOT/hw/ips/common_cells/src/stream_fifo_optimal_wrap.sv
$ROOT/hw/ips/common_cells/src/stream_register.sv
$ROOT/hw/ips/common_cells/src/stream_xbar.sv
$ROOT/hw/ips/common_cells/src/cdc_fifo_gray_clearable.sv
$ROOT/hw/ips/common_cells/src/cdc_2phase_clearable.sv
$ROOT/hw/ips/common_cells/src/mem_to_banks.sv
$ROOT/hw/ips/common_cells/src/stream_arbiter.sv
$ROOT/hw/ips/common_cells/src/stream_omega_net.sv
$ROOT/hw/ips/common_cells/src/deprecated/clock_divider_counter.sv
$ROOT/hw/ips/common_cells/src/deprecated/clk_div.sv
$ROOT/hw/ips/common_cells/src/deprecated/find_first_one.sv
$ROOT/hw/ips/common_cells/src/deprecated/generic_LFSR_8bit.sv
$ROOT/hw/ips/common_cells/src/deprecated/generic_fifo.sv
$ROOT/hw/ips/common_cells/src/deprecated/prioarbiter.sv
$ROOT/hw/ips/common_cells/src/deprecated/pulp_sync.sv
$ROOT/hw/ips/common_cells/src/deprecated/pulp_sync_wedge.sv
$ROOT/hw/ips/common_cells/src/deprecated/rrarbiter.sv
$ROOT/hw/ips/common_cells/src/deprecated/clock_divider.sv
$ROOT/hw/ips/common_cells/src/deprecated/fifo_v2.sv
$ROOT/hw/ips/common_cells/src/deprecated/fifo_v1.sv
$ROOT/hw/ips/common_cells/src/edge_propagator_ack.sv
$ROOT/hw/ips/common_cells/src/edge_propagator.sv
$ROOT/hw/ips/common_cells/src/edge_propagator_rx.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
$ROOT/hw/ips/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
$ROOT/hw/ips/fpu_div_sqrt_mvp/hdl/control_mvp.sv
$ROOT/hw/ips/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
$ROOT/hw/ips/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
$ROOT/hw/ips/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
$ROOT/hw/ips/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
$ROOT/hw/ips/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/apb/src/apb_intf.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/axi/src/axi_pkg.sv
$ROOT/hw/ips/axi/src/axi_intf.sv
$ROOT/hw/ips/axi/src/axi_atop_filter.sv
$ROOT/hw/ips/axi/src/axi_burst_splitter.sv
$ROOT/hw/ips/axi/src/axi_bus_compare.sv
$ROOT/hw/ips/axi/src/axi_cdc_dst.sv
$ROOT/hw/ips/axi/src/axi_cdc_src.sv
$ROOT/hw/ips/axi/src/axi_cut.sv
$ROOT/hw/ips/axi/src/axi_delayer.sv
$ROOT/hw/ips/axi/src/axi_demux.sv
$ROOT/hw/ips/axi/src/axi_dw_downsizer.sv
$ROOT/hw/ips/axi/src/axi_dw_upsizer.sv
$ROOT/hw/ips/axi/src/axi_fifo.sv
$ROOT/hw/ips/axi/src/axi_id_remap.sv
$ROOT/hw/ips/axi/src/axi_id_prepend.sv
$ROOT/hw/ips/axi/src/axi_isolate.sv
$ROOT/hw/ips/axi/src/axi_join.sv
$ROOT/hw/ips/axi/src/axi_lite_demux.sv
$ROOT/hw/ips/axi/src/axi_lite_dw_converter.sv
$ROOT/hw/ips/axi/src/axi_lite_from_mem.sv
$ROOT/hw/ips/axi/src/axi_lite_join.sv
$ROOT/hw/ips/axi/src/axi_lite_lfsr.sv
$ROOT/hw/ips/axi/src/axi_lite_mailbox.sv
$ROOT/hw/ips/axi/src/axi_lite_mux.sv
$ROOT/hw/ips/axi/src/axi_lite_regs.sv
$ROOT/hw/ips/axi/src/axi_lite_to_apb.sv
$ROOT/hw/ips/axi/src/axi_lite_to_axi.sv
$ROOT/hw/ips/axi/src/axi_modify_address.sv
$ROOT/hw/ips/axi/src/axi_mux.sv
$ROOT/hw/ips/axi/src/axi_rw_join.sv
$ROOT/hw/ips/axi/src/axi_rw_split.sv
$ROOT/hw/ips/axi/src/axi_serializer.sv
$ROOT/hw/ips/axi/src/axi_slave_compare.sv
$ROOT/hw/ips/axi/src/axi_throttle.sv
$ROOT/hw/ips/axi/src/axi_to_mem.sv
$ROOT/hw/ips/axi/src/axi_cdc.sv
$ROOT/hw/ips/axi/src/axi_err_slv.sv
$ROOT/hw/ips/axi/src/axi_dw_converter.sv
$ROOT/hw/ips/axi/src/axi_from_mem.sv
$ROOT/hw/ips/axi/src/axi_id_serialize.sv
$ROOT/hw/ips/axi/src/axi_lfsr.sv
$ROOT/hw/ips/axi/src/axi_multicut.sv
$ROOT/hw/ips/axi/src/axi_to_axi_lite.sv
$ROOT/hw/ips/axi/src/axi_to_mem_banked.sv
$ROOT/hw/ips/axi/src/axi_to_mem_interleaved.sv
$ROOT/hw/ips/axi/src/axi_to_mem_split.sv
$ROOT/hw/ips/axi/src/axi_iw_converter.sv
$ROOT/hw/ips/axi/src/axi_lite_xbar.sv
$ROOT/hw/ips/axi/src/axi_xbar.sv
$ROOT/hw/ips/axi/src/axi_xp.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/fpnew/src/fpnew_pkg.sv
$ROOT/hw/ips/fpnew/src/fpnew_cast_multi.sv
$ROOT/hw/ips/fpnew/src/fpnew_classifier.sv
$ROOT/hw/ips/fpnew/src/fpnew_divsqrt_multi.sv
$ROOT/hw/ips/fpnew/src/fpnew_fma.sv
$ROOT/hw/ips/fpnew/src/fpnew_fma_multi.sv
$ROOT/hw/ips/fpnew/src/fpnew_noncomp.sv
$ROOT/hw/ips/fpnew/src/fpnew_opgroup_block.sv
$ROOT/hw/ips/fpnew/src/fpnew_opgroup_fmt_slice.sv
$ROOT/hw/ips/fpnew/src/fpnew_opgroup_multifmt_slice.sv
$ROOT/hw/ips/fpnew/src/fpnew_rounding.sv
$ROOT/hw/ips/fpnew/src/fpnew_top.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/axi/include
$ROOT/hw/ips/axi_node/src/apb_regs_top.sv
$ROOT/hw/ips/axi_node/src/axi_address_decoder_AR.sv
$ROOT/hw/ips/axi_node/src/axi_address_decoder_AW.sv
$ROOT/hw/ips/axi_node/src/axi_address_decoder_BR.sv
$ROOT/hw/ips/axi_node/src/axi_address_decoder_BW.sv
$ROOT/hw/ips/axi_node/src/axi_address_decoder_DW.sv
$ROOT/hw/ips/axi_node/src/axi_AR_allocator.sv
$ROOT/hw/ips/axi_node/src/axi_ArbitrationTree.sv
$ROOT/hw/ips/axi_node/src/axi_AW_allocator.sv
$ROOT/hw/ips/axi_node/src/axi_BR_allocator.sv
$ROOT/hw/ips/axi_node/src/axi_BW_allocator.sv
$ROOT/hw/ips/axi_node/src/axi_DW_allocator.sv
$ROOT/hw/ips/axi_node/src/axi_FanInPrimitive_Req.sv
$ROOT/hw/ips/axi_node/src/axi_multiplexer.sv
$ROOT/hw/ips/axi_node/src/axi_node.sv
$ROOT/hw/ips/axi_node/src/axi_node_intf_wrap.sv
$ROOT/hw/ips/axi_node/src/axi_node_wrap_with_slices.sv
$ROOT/hw/ips/axi_node/src/axi_regs_top.sv
$ROOT/hw/ips/axi_node/src/axi_request_block.sv
$ROOT/hw/ips/axi_node/src/axi_response_block.sv
$ROOT/hw/ips/axi_node/src/axi_RR_Flag_Req.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/axi_slice/src/axi_single_slice.sv
$ROOT/hw/ips/axi_slice/src/axi_ar_buffer.sv
$ROOT/hw/ips/axi_slice/src/axi_aw_buffer.sv
$ROOT/hw/ips/axi_slice/src/axi_b_buffer.sv
$ROOT/hw/ips/axi_slice/src/axi_r_buffer.sv
$ROOT/hw/ips/axi_slice/src/axi_slice.sv
$ROOT/hw/ips/axi_slice/src/axi_w_buffer.sv
$ROOT/hw/ips/axi_slice/src/axi_slice_wrap.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/cv32e40p/rtl/include
+incdir+$ROOT/hw/ips/cv32e40p/bhv
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
$ROOT/hw/ips/cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
$ROOT/hw/ips/cv32e40p/rtl/include/cv32e40p_pkg.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_alu.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_alu_div.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_aligner.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_compressed_decoder.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_controller.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_cs_registers.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_decoder.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_int_controller.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_ex_stage.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_fifo.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_hwloop_regs.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_id_stage.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_if_stage.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_load_store_unit.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_mult.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_prefetch_controller.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_obi_interface.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_core.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_apu_disp.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_popcnt.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_ff_one.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_sleep_unit.sv
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_shadow_controller.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/cv32e40p/rtl/include
+incdir+$ROOT/hw/ips/cv32e40p/bhv
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/cv32e40p/rtl/cv32e40p_register_file_ff.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/cv32e40p/rtl/include
+incdir+$ROOT/hw/ips/cv32e40p/bhv
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/cv32e40p/bhv/cv32e40p_sim_clock_gate.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/icache-intc/Req_Arb_Node_icache_intc.sv
$ROOT/hw/ips/icache-intc/Resp_Arb_Node_icache_intc.sv
$ROOT/hw/ips/icache-intc/lint_mux.sv
$ROOT/hw/ips/icache-intc/DistributedArbitrationNetwork_Req_icache_intc.sv
$ROOT/hw/ips/icache-intc/DistributedArbitrationNetwork_Resp_icache_intc.sv
$ROOT/hw/ips/icache-intc/RoutingBlock_Req_icache_intc.sv
$ROOT/hw/ips/icache-intc/RoutingBlock_2ch_Req_icache_intc.sv
$ROOT/hw/ips/icache-intc/RoutingBlock_Resp_icache_intc.sv
$ROOT/hw/ips/icache-intc/icache_intc.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/register_interface/include
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/register_interface/src/reg_intf.sv
$ROOT/hw/ips/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv
$ROOT/hw/ips/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv
$ROOT/hw/ips/register_interface/src/apb_to_reg.sv
$ROOT/hw/ips/register_interface/src/axi_to_reg.sv
$ROOT/hw/ips/register_interface/src/periph_to_reg.sv
$ROOT/hw/ips/register_interface/src/reg_cdc.sv
$ROOT/hw/ips/register_interface/src/reg_demux.sv
$ROOT/hw/ips/register_interface/src/reg_err_slv.sv
$ROOT/hw/ips/register_interface/src/reg_mux.sv
$ROOT/hw/ips/register_interface/src/reg_to_apb.sv
$ROOT/hw/ips/register_interface/src/reg_to_mem.sv
$ROOT/hw/ips/register_interface/src/reg_uniform.sv
$ROOT/hw/ips/register_interface/src/reg_to_tlul.sv
$ROOT/hw/ips/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv
$ROOT/hw/ips/register_interface/vendor/lowrisc_opentitan/src/prim_subreg.sv
$ROOT/hw/ips/register_interface/src/axi_lite_to_reg.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/scm/latch_scm/register_file_1r_1w_test_wrap.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1w_64b_multi_port_read_32b_1row.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1w_multi_port_read_1row.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1r_1w_all.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1r_1w_all_test_wrap.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1r_1w_be.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1r_1w_ff.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1r_1w_latch.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1r_1w_1row.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1w_128b_multi_port_read_32b.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1w_64b_multi_port_read_32b.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1w_64b_1r_32b.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1w_multi_port_read_be.sv
$ROOT/hw/ips/scm/latch_scm/register_file_1w_multi_port_read.sv
$ROOT/hw/ips/scm/latch_scm/register_file_2r_1w_asymm.sv
$ROOT/hw/ips/scm/latch_scm/register_file_2r_1w_asymm_test_wrap.sv
$ROOT/hw/ips/scm/latch_scm/register_file_2r_2w.sv
$ROOT/hw/ips/scm/latch_scm/register_file_3r_2w.sv
$ROOT/hw/ips/scm/latch_scm/register_file_3r_2w_be.sv
$ROOT/hw/ips/scm/latch_scm/register_file_multi_way_1w_64b_multi_port_read_32b.sv
$ROOT/hw/ips/scm/latch_scm/register_file_multi_way_1w_multi_port_read.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/udma_core/rtl
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/udma_core/rtl/common/io_clk_gen.sv
$ROOT/hw/ips/udma_core/rtl/common/io_event_counter.sv
$ROOT/hw/ips/udma_core/rtl/common/io_generic_fifo.sv
$ROOT/hw/ips/udma_core/rtl/common/io_shiftreg.sv
$ROOT/hw/ips/udma_core/rtl/common/udma_apb_if.sv
$ROOT/hw/ips/udma_core/rtl/common/udma_clk_div_cnt.sv
$ROOT/hw/ips/udma_core/rtl/common/udma_ctrl.sv
$ROOT/hw/ips/udma_core/rtl/common/udma_dc_fifo.sv
$ROOT/hw/ips/udma_core/rtl/core/udma_arbiter.sv
$ROOT/hw/ips/udma_core/rtl/core/udma_ch_addrgen.sv
$ROOT/hw/ips/udma_core/rtl/common/io_tx_fifo.sv
$ROOT/hw/ips/udma_core/rtl/common/io_tx_fifo_dc.sv
$ROOT/hw/ips/udma_core/rtl/common/io_tx_fifo_mark.sv
$ROOT/hw/ips/udma_core/rtl/common/udma_clkgen.sv
$ROOT/hw/ips/udma_core/rtl/core/udma_tx_channels.sv
$ROOT/hw/ips/udma_core/rtl/core/udma_stream_unit.sv
$ROOT/hw/ips/udma_core/rtl/core/udma_rx_channels.sv
$ROOT/hw/ips/udma_core/rtl/core/udma_core.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/adv_dbg_if/rtl
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_axi_biu.sv
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_axi_module.sv
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_lint_biu.sv
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_lint_module.sv
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_crc32.v
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_or1k_module.sv
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_top.sv
$ROOT/hw/ips/adv_dbg_if/rtl/bytefifo.v
$ROOT/hw/ips/adv_dbg_if/rtl/syncflop.v
$ROOT/hw/ips/adv_dbg_if/rtl/syncreg.v
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_tap_top.v
$ROOT/hw/ips/adv_dbg_if/rtl/adv_dbg_if.sv
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_axionly_top.sv
$ROOT/hw/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/apb2per/apb2per.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/apb_adv_timer/rtl
$ROOT/hw/ips/apb_adv_timer/rtl/adv_timer_apb_if.sv
$ROOT/hw/ips/apb_adv_timer/rtl/comparator.sv
$ROOT/hw/ips/apb_adv_timer/rtl/input_stage.sv
$ROOT/hw/ips/apb_adv_timer/rtl/lut_4x4.sv
$ROOT/hw/ips/apb_adv_timer/rtl/out_filter.sv
$ROOT/hw/ips/apb_adv_timer/rtl/prescaler.sv
$ROOT/hw/ips/apb_adv_timer/rtl/timer_cntrl.sv
$ROOT/hw/ips/apb_adv_timer/rtl/up_down_counter.sv
$ROOT/hw/ips/apb_adv_timer/rtl/timer_module.sv
$ROOT/hw/ips/apb_adv_timer/rtl/apb_adv_timer.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/apb_gpio/rtl/apb_gpio.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/apb_node/src/apb_node.sv
$ROOT/hw/ips/apb_node/src/apb_node_wrap.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/axi2per/axi2per_req_channel.sv
$ROOT/hw/ips/axi2per/axi2per_res_channel.sv
$ROOT/hw/ips/axi2per/axi2per.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/axi/include
$ROOT/hw/ips/axi_slice_dc/src/axi_slice_dc_master.sv
$ROOT/hw/ips/axi_slice_dc/src/axi_slice_dc_slave.sv
$ROOT/hw/ips/axi_slice_dc/src/dc_data_buffer.sv
$ROOT/hw/ips/axi_slice_dc/src/dc_full_detector.v
$ROOT/hw/ips/axi_slice_dc/src/dc_synchronizer.v
$ROOT/hw/ips/axi_slice_dc/src/dc_token_ring_fifo_din.v
$ROOT/hw/ips/axi_slice_dc/src/dc_token_ring_fifo_dout.v
$ROOT/hw/ips/axi_slice_dc/src/dc_token_ring.v
$ROOT/hw/ips/axi_slice_dc/src/axi_slice_dc_master_wrap.sv
$ROOT/hw/ips/axi_slice_dc/src/axi_slice_dc_slave_wrap.sv
$ROOT/hw/ips/axi_slice_dc/src/axi_cdc.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/clic/src/clic_reg_pkg.sv
$ROOT/hw/ips/clic/src/clic_reg_top.sv
$ROOT/hw/ips/clic/src/clic_reg_adapter.sv
$ROOT/hw/ips/clic/src/clic_gateway.sv
$ROOT/hw/ips/clic/src/clic_target.sv
$ROOT/hw/ips/clic/src/clic.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
$ROOT/hw/ips/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv
$ROOT/hw/ips/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv
$ROOT/hw/ips/cluster_interconnect/rtl/variable_latency_interconnect/addr_decoder.sv
$ROOT/hw/ips/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv
$ROOT/hw/ips/cluster_interconnect/rtl/variable_latency_interconnect/simplex_xbar.sv
$ROOT/hw/ips/cluster_interconnect/rtl/tcdm_interconnect/clos_net.sv
$ROOT/hw/ips/cluster_interconnect/rtl/tcdm_interconnect/bfly_net.sv
$ROOT/hw/ips/cluster_interconnect/rtl/variable_latency_interconnect/full_duplex_xbar.sv
$ROOT/hw/ips/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv
$ROOT/hw/ips/cluster_interconnect/rtl/variable_latency_interconnect/variable_latency_bfly_net.sv
$ROOT/hw/ips/cluster_interconnect/rtl/variable_latency_interconnect/variable_latency_interconnect.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/FanInPrimitive_Req.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/ArbitrationTree.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/MUX2_REQ.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/AddressDecoder_Resp.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/TestAndSet.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/RequestBlock2CH.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/RequestBlock1CH.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/FanInPrimitive_Resp.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/ResponseTree.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/ResponseBlock.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/AddressDecoder_Req.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/XBAR_TCDM.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/XBAR_TCDM_WRAPPER.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/TCDM_PIPE_REQ.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/TCDM_PIPE_RESP.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/grant_mask.sv
$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco/priority_Flag_Req.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/RequestBlock1CH_PE.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv
$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/cluster_peripherals/event_unit/include
$ROOT/hw/ips/cluster_peripherals/event_unit/HW_barrier_logic.sv
$ROOT/hw/ips/cluster_peripherals/event_unit/event_unit_arbiter.sv
$ROOT/hw/ips/cluster_peripherals/event_unit/event_unit_mux.sv
$ROOT/hw/ips/cluster_peripherals/event_unit/event_unit_sm.sv
$ROOT/hw/ips/cluster_peripherals/event_unit/interrupt_mask.sv
$ROOT/hw/ips/cluster_peripherals/event_unit/HW_barrier.sv
$ROOT/hw/ips/cluster_peripherals/event_unit/event_unit_input.sv
$ROOT/hw/ips/cluster_peripherals/event_unit/event_unit.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv
$ROOT/hw/ips/cluster_peripherals/icache_ctrl_unit/mp_icache_ctrl_unit.sv
$ROOT/hw/ips/cluster_peripherals/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv
$ROOT/hw/ips/cluster_peripherals/icache_ctrl_unit/new_icache_ctrl_unit.sv
$ROOT/hw/ips/cluster_peripherals/icache_ctrl_unit/pri_icache_ctrl_unit.sv
$ROOT/hw/ips/cluster_peripherals/icache_ctrl_unit/sp_icache_ctrl_unit.sv
$ROOT/hw/ips/cluster_peripherals/mmu_config_unit/mmu_config_unit.sv
$ROOT/hw/ips/cluster_peripherals/perf_counters_unit/perf_counters_unit.sv
$ROOT/hw/ips/cluster_peripherals/tcdm_pipe_unit/tcdm_pipe_unit.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/event_unit_flex/rtl
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/event_unit_flex/rtl/event_unit_core.sv
$ROOT/hw/ips/event_unit_flex/rtl/hw_barrier_unit.sv
$ROOT/hw/ips/event_unit_flex/rtl/hw_dispatch.sv
$ROOT/hw/ips/event_unit_flex/rtl/hw_mutex_unit.sv
$ROOT/hw/ips/event_unit_flex/rtl/interc_sw_evt_trig.sv
$ROOT/hw/ips/event_unit_flex/rtl/soc_periph_fifo.sv
$ROOT/hw/ips/event_unit_flex/rtl/event_unit_interface_mux.sv
$ROOT/hw/ips/event_unit_flex/rtl/event_unit_top.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/fpu_interco/FP_WRAP/fp_iter_divsqrt_msv_wrapper_2_STAGE.sv
$ROOT/hw/ips/fpu_interco/FP_WRAP/fpnew_wrapper.sv
$ROOT/hw/ips/fpu_interco/RTL/AddressDecoder_Resp_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/FanInPrimitive_Req_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/FanInPrimitive_Resp_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/FPU_clock_gating.sv
$ROOT/hw/ips/fpu_interco/RTL/fpu_demux.sv
$ROOT/hw/ips/fpu_interco/RTL/LFSR_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/optimal_alloc.sv
$ROOT/hw/ips/fpu_interco/RTL/RR_Flag_Req_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/AddressDecoder_Req_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/ArbitrationTree_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/RequestBlock_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/ResponseTree_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/ResponseBlock_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/XBAR_FPU.sv
$ROOT/hw/ips/fpu_interco/RTL/shared_fpu_cluster.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/hier-icache/CTRL_UNIT/hier_icache_ctrl_unit.sv
$ROOT/hw/ips/hier-icache/RTL/L1.5_CACHE/icache_data_sram_wrap.sv
$ROOT/hw/ips/hier-icache/RTL/L1.5_CACHE/icache_tag_sram_wrap.sv
$ROOT/hw/ips/hier-icache/RTL/L1.5_CACHE/ram_ws_rs_data_scm.sv
$ROOT/hw/ips/hier-icache/RTL/L1.5_CACHE/ram_ws_rs_tag_scm.sv
$ROOT/hw/ips/hier-icache/RTL/L1.5_CACHE/RefillTracker_4.sv
$ROOT/hw/ips/hier-icache/RTL/L1.5_CACHE/REP_buffer_4.sv
$ROOT/hw/ips/hier-icache/RTL/L1_CACHE/pri_icache_controller.sv
$ROOT/hw/ips/hier-icache/RTL/L1_CACHE/refill_arbiter.sv
$ROOT/hw/ips/hier-icache/RTL/L1_CACHE/register_file_1w_multi_port_read_ff.sv
$ROOT/hw/ips/hier-icache/RTL/L1_CACHE/register_file_1w_multi_port_read_latch.sv
$ROOT/hw/ips/hier-icache/CTRL_UNIT/hier_icache_ctrl_unit_wrap.sv
$ROOT/hw/ips/hier-icache/RTL/L1.5_CACHE/AXI4_REFILL_Resp_Deserializer.sv
$ROOT/hw/ips/hier-icache/RTL/L1.5_CACHE/icache_controller.sv
$ROOT/hw/ips/hier-icache/RTL/L1_CACHE/register_file_1w_multi_port_read_test_wrap.sv
$ROOT/hw/ips/hier-icache/RTL/L1.5_CACHE/share_icache.sv
$ROOT/hw/ips/hier-icache/RTL/L1_CACHE/pri_icache.sv
$ROOT/hw/ips/hier-icache/RTL/TOP/icache_hier_top.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/jtag_pulp/src/bscell.sv
$ROOT/hw/ips/jtag_pulp/src/jtag_axi_wrap.sv
$ROOT/hw/ips/jtag_pulp/src/jtag_enable.sv
$ROOT/hw/ips/jtag_pulp/src/jtag_enable_synch.sv
$ROOT/hw/ips/jtag_pulp/src/jtagreg.sv
$ROOT/hw/ips/jtag_pulp/src/jtag_rst_synch.sv
$ROOT/hw/ips/jtag_pulp/src/jtag_sync.sv
$ROOT/hw/ips/jtag_pulp/src/tap_top.v

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/lint_2_apb.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/lint_2_axi.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv
$ROOT/hw/ips/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/mchan/rtl/include
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/mchan/rtl/misc/mchan_arbiter.sv
$ROOT/hw/ips/mchan/rtl/misc/mchan_arb_primitive.sv
$ROOT/hw/ips/mchan/rtl/misc/mchan_rr_flag_req.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/ctrl_fsm.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/ctrl_if.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/ctrl_unit.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/synch_unit.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/trans_allocator.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/trans_queue.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/trans_arbiter_wrap.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/trans_unpack.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/twd_trans_queue.sv
$ROOT/hw/ips/mchan/rtl/ctrl_unit/twd_trans_splitter.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_ar_buffer.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_aw_buffer.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_b_buffer.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_buffer.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_opc_buf.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_r_buffer.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_rx_if.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_tid_gen.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_tx_if.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_unit.sv
$ROOT/hw/ips/mchan/rtl/ext_unit/ext_w_buffer.sv
$ROOT/hw/ips/mchan/rtl/tcdm_unit/tcdm_cmd_unpack.sv
$ROOT/hw/ips/mchan/rtl/tcdm_unit/tcdm_rx_if.sv
$ROOT/hw/ips/mchan/rtl/tcdm_unit/tcdm_synch.sv
$ROOT/hw/ips/mchan/rtl/tcdm_unit/tcdm_tx_if.sv
$ROOT/hw/ips/mchan/rtl/tcdm_unit/tcdm_unit.sv
$ROOT/hw/ips/mchan/rtl/trans_unit/trans_aligner.sv
$ROOT/hw/ips/mchan/rtl/trans_unit/trans_buffers.sv
$ROOT/hw/ips/mchan/rtl/trans_unit/trans_unit.sv
$ROOT/hw/ips/mchan/rtl/top/mchan.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/per2axi/src/per2axi_busy_unit.sv
$ROOT/hw/ips/per2axi/src/per2axi_req_channel.sv
$ROOT/hw/ips/per2axi/src/per2axi_res_channel.sv
$ROOT/hw/ips/per2axi/src/per2axi.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/riscv-dbg/src/dm_pkg.sv
$ROOT/hw/ips/riscv-dbg/debug_rom/debug_rom.sv
$ROOT/hw/ips/riscv-dbg/debug_rom/debug_rom_one_scratch.sv
$ROOT/hw/ips/riscv-dbg/src/dm_csrs.sv
$ROOT/hw/ips/riscv-dbg/src/dm_mem.sv
$ROOT/hw/ips/riscv-dbg/src/dmi_cdc.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/riscv-dbg/src/dmi_jtag_tap.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/riscv-dbg/src/dm_sba.sv
$ROOT/hw/ips/riscv-dbg/src/dm_top.sv
$ROOT/hw/ips/riscv-dbg/src/dmi_jtag.sv
$ROOT/hw/ips/riscv-dbg/src/dm_obi_top.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/timer_unit/rtl/timer_unit_counter.sv
$ROOT/hw/ips/timer_unit/rtl/timer_unit_counter_presc.sv
$ROOT/hw/ips/timer_unit/rtl/apb_timer_unit.sv
$ROOT/hw/ips/timer_unit/rtl/timer_unit.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/udma_filter/rtl/udma_filter_au.sv
$ROOT/hw/ips/udma_filter/rtl/udma_filter_bincu.sv
$ROOT/hw/ips/udma_filter/rtl/udma_filter_reg_if.sv
$ROOT/hw/ips/udma_filter/rtl/udma_filter_rx_dataout.sv
$ROOT/hw/ips/udma_filter/rtl/udma_filter_tx_datafetch.sv
$ROOT/hw/ips/udma_filter/rtl/udma_filter.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/udma_i2c/rtl
$ROOT/hw/ips/udma_i2c/rtl/udma_i2c_bus_ctrl.sv
$ROOT/hw/ips/udma_i2c/rtl/udma_i2c_reg_if.sv
$ROOT/hw/ips/udma_i2c/rtl/udma_i2c_control.sv
$ROOT/hw/ips/udma_i2c/rtl/udma_i2c_top.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/udma_qspi/rtl
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/udma_qspi/rtl/udma_spim_ctrl.sv
$ROOT/hw/ips/udma_qspi/rtl/udma_spim_reg_if.sv
$ROOT/hw/ips/udma_qspi/rtl/udma_spim_txrx.sv
$ROOT/hw/ips/udma_qspi/rtl/udma_spim_top.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/udma_uart/rtl/udma_uart_reg_if.sv
$ROOT/hw/ips/udma_uart/rtl/udma_uart_rx.sv
$ROOT/hw/ips/udma_uart/rtl/udma_uart_tx.sv
$ROOT/hw/ips/udma_uart/rtl/udma_uart_top.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/axi2mem/axi2mem.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/axi_apb_i2c_slave/src/axi_apb_i2c_slave.sv
$ROOT/hw/ips/axi_apb_i2c_slave/src/i2cslave.sv
$ROOT/hw/ips/axi_apb_i2c_slave/src/i2csend.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/axi_scmi_mailbox/rtl/scmi_reg_pkg.sv
$ROOT/hw/ips/axi_scmi_mailbox/rtl/scmi_reg_top.sv
$ROOT/hw/ips/axi_scmi_mailbox/rtl/axi_scmi_mailbox.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/axi_spi_slave/axi_spi_slave_wrap.sv
$ROOT/hw/ips/axi_spi_slave/axi_spi_slave.sv
$ROOT/hw/ips/axi_spi_slave/spi_slave_axi_plug.sv
$ROOT/hw/ips/axi_spi_slave/spi_slave_cmd_parser.sv
$ROOT/hw/ips/axi_spi_slave/spi_slave_controller.sv
$ROOT/hw/ips/axi_spi_slave/spi_slave_dc_fifo.sv
$ROOT/hw/ips/axi_spi_slave/spi_slave_regs.sv
$ROOT/hw/ips/axi_spi_slave/spi_slave_rx.sv
$ROOT/hw/ips/axi_spi_slave/spi_slave_syncro.sv
$ROOT/hw/ips/axi_spi_slave/spi_slave_tx.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/pkg/control_pulp_pkg.sv
$ROOT/hw/pkg/pms_top_pkg.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/idma/src/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/idma/src/frontends/idma_transfer_id_gen.sv
$ROOT/hw/ips/idma/src/idma_pkg.sv
$ROOT/hw/ips/idma/src/idma_stream_fifo.sv
$ROOT/hw/ips/idma/src/idma_buffer.sv
$ROOT/hw/ips/idma/src/idma_error_handler.sv
$ROOT/hw/ips/idma/src/idma_channel_coupler.sv
$ROOT/hw/ips/idma/src/idma_axi_transport_layer.sv
$ROOT/hw/ips/idma/src/idma_axi_lite_transport_layer.sv
$ROOT/hw/ips/idma/src/idma_obi_transport_layer.sv
$ROOT/hw/ips/idma/src/idma_legalizer.sv
$ROOT/hw/ips/idma/src/idma_backend.sv
$ROOT/hw/ips/idma/src/legacy/axi_dma_backend.sv
$ROOT/hw/ips/idma/src/legacy/midends/idma_2D_midend.sv
$ROOT/hw/ips/idma/src/midends/idma_nd_midend.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/idma/src/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/idma/src/frontends/register_32bit_2d/idma_reg32_2d_frontend_reg_pkg.sv
$ROOT/hw/ips/idma/src/frontends/register_32bit_2d/idma_reg32_2d_frontend_reg_top.sv
$ROOT/hw/ips/idma/src/frontends/register_32bit_2d/idma_reg32_2d_frontend.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/idma/src/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/idma/src/frontends/register_64bit/idma_reg64_frontend_reg_pkg.sv
$ROOT/hw/ips/idma/src/frontends/register_64bit/idma_reg64_frontend_reg_top.sv
$ROOT/hw/ips/idma/src/frontends/register_64bit/idma_reg64_frontend.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/idma/src/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/idma/src/frontends/desc64/idma_desc64_reg_pkg.sv
$ROOT/hw/ips/idma/src/frontends/desc64/idma_desc64_reg_top.sv
$ROOT/hw/ips/idma/src/frontends/desc64/idma_desc64_shared_counter.sv
$ROOT/hw/ips/idma/src/frontends/desc64/idma_desc64_reg_wrapper.sv
$ROOT/hw/ips/idma/src/frontends/desc64/idma_desc64_top.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/idma/src/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/idma/src/systems/pulpopen/dmac_wrap_cl_idma.sv
$ROOT/hw/ips/idma/src/systems/pulpopen/dmac_wrap_fc_idma.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/idma/src/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/idma/src/synth_wrapper/idma_backend_synth.sv
$ROOT/hw/ips/idma/src/synth_wrapper/idma_lite_backend_synth.sv
$ROOT/hw/ips/idma/src/synth_wrapper/idma_obi_backend_synth.sv
$ROOT/hw/ips/idma/src/synth_wrapper/idma_nd_backend_synth.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/pulp_cluster/packages/pulp_cluster_package.sv
$ROOT/hw/ips/pulp_cluster/rtl/cluster_bus_wrap.sv
$ROOT/hw/ips/pulp_cluster/rtl/cluster_clock_gate.sv
$ROOT/hw/ips/pulp_cluster/rtl/cluster_event_map.sv
$ROOT/hw/ips/pulp_cluster/rtl/cluster_timer_wrap.sv
$ROOT/hw/ips/pulp_cluster/rtl/dmac_wrap_mchan.sv
$ROOT/hw/ips/pulp_cluster/rtl/instr_width_converter.sv
$ROOT/hw/ips/pulp_cluster/rtl/axi2per_wrap.sv
$ROOT/hw/ips/pulp_cluster/rtl/per2axi_wrap.sv
$ROOT/hw/ips/pulp_cluster/rtl/periph_demux.sv
$ROOT/hw/ips/pulp_cluster/rtl/per_demux_wrap.sv
$ROOT/hw/ips/pulp_cluster/rtl/periph_FIFO.sv
$ROOT/hw/ips/pulp_cluster/rtl/tcdm_bank.sv
$ROOT/hw/ips/pulp_cluster/rtl/tcdm_banks_wrap.sv
$ROOT/hw/ips/pulp_cluster/rtl/xbar_pe_wrap.sv
$ROOT/hw/ips/pulp_cluster/rtl/cluster_interconnect_wrap.sv
$ROOT/hw/ips/pulp_cluster/rtl/cluster_peripherals.sv
$ROOT/hw/ips/pulp_cluster/rtl/core_demux.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+TRACE_EXECUTION
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/pulp_cluster/rtl/core_region.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
$ROOT/hw/ips/pulp_cluster/rtl/pulp_cluster.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/pulp_soc/rtl/include
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/pkg_soc_interconnect.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/axi64_2_lint32_wrap.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/lint_2_axi_wrap.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/contiguous_crossbar.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/interleaved_crossbar.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/tcdm_demux.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/boot_rom.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/asic_autogen_rom.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/l2_ram_bank_interleaved.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/l2_ram_bank_private.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/l2_ram_multi_bank.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/lint_jtag_wrap.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/periph_bus_wrap.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/soc_event_arbiter.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/soc_event_generator.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/soc_event_queue.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/tcdm_error_slave.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/soc_interconnect_wrap.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/soc_peripherals.sv
$ROOT/hw/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/pulp_soc/rtl/udma_subsystem/udma_subsystem.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+TRACE_EXECUTION
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/pulp_soc/rtl/fc/fc_demux.sv
$ROOT/hw/ips/pulp_soc/rtl/fc/fc_subsystem.sv
$ROOT/hw/ips/pulp_soc/rtl/fc/cv32e40p_fp_wrapper.sv
$ROOT/hw/ips/pulp_soc/rtl/fc/event_to_level_int.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/pulp_soc/rtl/components/apb_clkdiv.sv
$ROOT/hw/ips/pulp_soc/rtl/components/apb_soc_ctrl.sv
$ROOT/hw/ips/pulp_soc/rtl/components/memory_models.sv
$ROOT/hw/ips/pulp_soc/rtl/components/pulp_interfaces.sv
$ROOT/hw/ips/pulp_soc/rtl/components/glitch_free_clk_mux.sv
$ROOT/hw/ips/pulp_soc/rtl/components/tcdm_arbiter_2x1.sv
$ROOT/hw/ips/pulp_soc/rtl/components/obi_pulp_adapter.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/ips/axi/include
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/low_latency_interco
+incdir+$ROOT/hw/ips/cluster_interconnect/rtl/peripheral_interco
+incdir+$ROOT/hw/ips/register_interface/include
$ROOT/hw/ips/pulp_soc/rtl/components/glitch_free_clk_mux.sv
$ROOT/hw/ips/pulp_soc/rtl/components/apb_dummy.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
$ROOT/hw/ips/wdt/src/counter_wdt.sv
$ROOT/hw/ips/wdt/src/ovf_detect.sv
$ROOT/hw/ips/wdt/src/wdt.sv

+define+TARGET_CV32E40P_USE_FF_REGFILE
+define+TARGET_PULP
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+$ROOT/hw/includes
+incdir+$ROOT/hw/ips/common_cells/include
+incdir+$ROOT/hw/ips/idma/src/include
$ROOT/hw/pulp/jtag_tap_top.sv
$ROOT/hw/pulp/pad_control.sv
$ROOT/hw/pulp/system_clk_rst_gen.sv
$ROOT/hw/pulp/cluster_domain.sv
$ROOT/hw/pulp/soc_domain.sv
$ROOT/hw/pulp/control_pulp.sv
$ROOT/hw/pulp/pms_top.sv
$ROOT/fpga/control_pulp-txilzu9eg/rtl/pad_frame_fpga.sv
$ROOT/hw/pulp/pms_top.sv
$ROOT/hw/pulp/pms_top_fpga_behav.sv
$ROOT/hw/pulp/control_pulp.sv
$ROOT/hw/pulp/control_pulp_fpga.sv
