
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= LIMMEXT.Out=>B_EX.In                                    Premise(F6)
	S9= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F7)
	S10= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F8)
	S11= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F9)
	S12= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F10)
	S13= FU.Bub_IF=>CU_IF.Bub                                   Premise(F11)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F12)
	S15= ICache.Hit=>CU_IF.ICacheHit                            Premise(F13)
	S16= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F14)
	S17= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S18= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S19= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F17)
	S20= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F18)
	S21= ICache.Hit=>FU.ICacheHit                               Premise(F19)
	S22= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F20)
	S23= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F21)
	S24= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F22)
	S25= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F23)
	S26= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F24)
	S27= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F25)
	S28= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F26)
	S29= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F27)
	S30= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F28)
	S31= IR_WB.Out20_16=>GPR.WReg                               Premise(F29)
	S32= IMMU.Addr=>IAddrReg.In                                 Premise(F30)
	S33= PC.Out=>ICache.IEA                                     Premise(F31)
	S34= ICache.IEA=addr                                        Path(S5,S33)
	S35= ICache.Hit=ICacheHit(addr)                             ICache-Search(S34)
	S36= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S34,S3)
	S37= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S35,S15)
	S38= FU.ICacheHit=ICacheHit(addr)                           Path(S35,S21)
	S39= ICache.Out=>ICacheReg.In                               Premise(F32)
	S40= ICacheReg.In={12,rS,rD,UIMM}                           Path(S36,S39)
	S41= PC.Out=>IMMU.IEA                                       Premise(F33)
	S42= IMMU.IEA=addr                                          Path(S5,S41)
	S43= CP0.ASID=>IMMU.PID                                     Premise(F34)
	S44= IMMU.PID=pid                                           Path(S4,S43)
	S45= IMMU.Addr={pid,addr}                                   IMMU-Search(S44,S42)
	S46= IAddrReg.In={pid,addr}                                 Path(S45,S32)
	S47= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S44,S42)
	S48= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S47,S16)
	S49= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F35)
	S50= ICache.Out=>IR_ID.In                                   Premise(F36)
	S51= IR_ID.In={12,rS,rD,UIMM}                               Path(S36,S50)
	S52= ICache.Out=>IR_IMMU.In                                 Premise(F37)
	S53= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S36,S52)
	S54= IR_DMMU2.Out=>IR_WB.In                                 Premise(F38)
	S55= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F39)
	S56= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F40)
	S57= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F41)
	S58= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F42)
	S59= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F43)
	S60= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F44)
	S61= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F45)
	S62= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F46)
	S63= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F47)
	S64= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F48)
	S65= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F49)
	S66= IR_EX.Out31_26=>CU_EX.Op                               Premise(F50)
	S67= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F51)
	S68= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F52)
	S69= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F53)
	S70= IR_ID.Out31_26=>CU_ID.Op                               Premise(F54)
	S71= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F55)
	S72= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F56)
	S73= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F57)
	S74= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F58)
	S75= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F59)
	S76= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F60)
	S77= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F61)
	S78= IR_WB.Out31_26=>CU_WB.Op                               Premise(F62)
	S79= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F63)
	S80= CtrlA_EX=0                                             Premise(F64)
	S81= CtrlB_EX=0                                             Premise(F65)
	S82= CtrlALUOut_MEM=0                                       Premise(F66)
	S83= CtrlALUOut_DMMU1=0                                     Premise(F67)
	S84= CtrlALUOut_DMMU2=0                                     Premise(F68)
	S85= CtrlALUOut_WB=0                                        Premise(F69)
	S86= CtrlA_MEM=0                                            Premise(F70)
	S87= CtrlA_WB=0                                             Premise(F71)
	S88= CtrlB_MEM=0                                            Premise(F72)
	S89= CtrlB_WB=0                                             Premise(F73)
	S90= CtrlICache=0                                           Premise(F74)
	S91= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S3,S90)
	S92= CtrlIMMU=0                                             Premise(F75)
	S93= CtrlIR_DMMU1=0                                         Premise(F76)
	S94= CtrlIR_DMMU2=0                                         Premise(F77)
	S95= CtrlIR_EX=0                                            Premise(F78)
	S96= CtrlIR_ID=1                                            Premise(F79)
	S97= [IR_ID]={12,rS,rD,UIMM}                                IR_ID-Write(S51,S96)
	S98= CtrlIR_IMMU=0                                          Premise(F80)
	S99= CtrlIR_MEM=0                                           Premise(F81)
	S100= CtrlIR_WB=0                                           Premise(F82)
	S101= CtrlGPR=0                                             Premise(F83)
	S102= CtrlIAddrReg=0                                        Premise(F84)
	S103= CtrlPC=0                                              Premise(F85)
	S104= CtrlPCInc=1                                           Premise(F86)
	S105= PC[Out]=addr+4                                        PC-Inc(S1,S103,S104)
	S106= PC[CIA]=addr                                          PC-Inc(S1,S103,S104)
	S107= CtrlIMem=0                                            Premise(F87)
	S108= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S107)
	S109= CtrlICacheReg=0                                       Premise(F88)
	S110= CtrlASIDIn=0                                          Premise(F89)
	S111= CtrlCP0=0                                             Premise(F90)
	S112= CP0[ASID]=pid                                         CP0-Hold(S0,S111)
	S113= CtrlEPCIn=0                                           Premise(F91)
	S114= CtrlExCodeIn=0                                        Premise(F92)
	S115= CtrlIRMux=0                                           Premise(F93)
	S116= GPR[rS]=a                                             Premise(F94)

ID	S117= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S97)
	S118= IR_ID.Out31_26=12                                     IR-Out(S97)
	S119= IR_ID.Out25_21=rS                                     IR-Out(S97)
	S120= IR_ID.Out20_16=rD                                     IR-Out(S97)
	S121= IR_ID.Out15_0=UIMM                                    IR-Out(S97)
	S122= PC.Out=addr+4                                         PC-Out(S105)
	S123= PC.CIA=addr                                           PC-Out(S106)
	S124= PC.CIA31_28=addr[31:28]                               PC-Out(S106)
	S125= CP0.ASID=pid                                          CP0-Read-ASID(S112)
	S126= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F185)
	S127= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F186)
	S128= LIMMEXT.Out=>B_EX.In                                  Premise(F187)
	S129= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F188)
	S130= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F189)
	S131= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F190)
	S132= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F191)
	S133= FU.Bub_IF=>CU_IF.Bub                                  Premise(F192)
	S134= FU.Halt_IF=>CU_IF.Halt                                Premise(F193)
	S135= ICache.Hit=>CU_IF.ICacheHit                           Premise(F194)
	S136= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F195)
	S137= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F196)
	S138= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F197)
	S139= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F198)
	S140= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F199)
	S141= ICache.Hit=>FU.ICacheHit                              Premise(F200)
	S142= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F201)
	S143= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F202)
	S144= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F203)
	S145= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F204)
	S146= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F205)
	S147= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F206)
	S148= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F207)
	S149= FU.InID2_RReg=5'b00000                                Premise(F208)
	S150= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F209)
	S151= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F210)
	S152= IR_WB.Out20_16=>GPR.WReg                              Premise(F211)
	S153= IMMU.Addr=>IAddrReg.In                                Premise(F212)
	S154= PC.Out=>ICache.IEA                                    Premise(F213)
	S155= ICache.IEA=addr+4                                     Path(S122,S154)
	S156= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S155)
	S157= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S156,S135)
	S158= FU.ICacheHit=ICacheHit(addr+4)                        Path(S156,S141)
	S159= ICache.Out=>ICacheReg.In                              Premise(F214)
	S160= PC.Out=>IMMU.IEA                                      Premise(F215)
	S161= IMMU.IEA=addr+4                                       Path(S122,S160)
	S162= CP0.ASID=>IMMU.PID                                    Premise(F216)
	S163= IMMU.PID=pid                                          Path(S125,S162)
	S164= IMMU.Addr={pid,addr+4}                                IMMU-Search(S163,S161)
	S165= IAddrReg.In={pid,addr+4}                              Path(S164,S153)
	S166= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S163,S161)
	S167= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S166,S136)
	S168= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F217)
	S169= ICache.Out=>IR_ID.In                                  Premise(F218)
	S170= ICache.Out=>IR_IMMU.In                                Premise(F219)
	S171= IR_DMMU2.Out=>IR_WB.In                                Premise(F220)
	S172= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F221)
	S173= LIMMEXT.In=UIMM                                       Path(S121,S172)
	S174= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S173)
	S175= B_EX.In={16{0},UIMM}                                  Path(S174,S128)
	S176= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F222)
	S177= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F223)
	S178= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F224)
	S179= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F225)
	S180= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F226)
	S181= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F227)
	S182= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F228)
	S183= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F229)
	S184= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F230)
	S185= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F231)
	S186= IR_EX.Out31_26=>CU_EX.Op                              Premise(F232)
	S187= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F233)
	S188= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F234)
	S189= CU_ID.IRFunc1=rD                                      Path(S120,S188)
	S190= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F235)
	S191= CU_ID.IRFunc2=rS                                      Path(S119,S190)
	S192= IR_ID.Out31_26=>CU_ID.Op                              Premise(F236)
	S193= CU_ID.Op=12                                           Path(S118,S192)
	S194= CU_ID.Func=alu_add                                    CU_ID(S193)
	S195= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F237)
	S196= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F238)
	S197= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F239)
	S198= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F240)
	S199= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F241)
	S200= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F242)
	S201= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F243)
	S202= IR_WB.Out31_26=>CU_WB.Op                              Premise(F244)
	S203= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F245)
	S204= CtrlA_EX=1                                            Premise(F246)
	S205= CtrlB_EX=1                                            Premise(F247)
	S206= [B_EX]={16{0},UIMM}                                   B_EX-Write(S175,S205)
	S207= CtrlALUOut_MEM=0                                      Premise(F248)
	S208= CtrlALUOut_DMMU1=0                                    Premise(F249)
	S209= CtrlALUOut_DMMU2=0                                    Premise(F250)
	S210= CtrlALUOut_WB=0                                       Premise(F251)
	S211= CtrlA_MEM=0                                           Premise(F252)
	S212= CtrlA_WB=0                                            Premise(F253)
	S213= CtrlB_MEM=0                                           Premise(F254)
	S214= CtrlB_WB=0                                            Premise(F255)
	S215= CtrlICache=0                                          Premise(F256)
	S216= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S91,S215)
	S217= CtrlIMMU=0                                            Premise(F257)
	S218= CtrlIR_DMMU1=0                                        Premise(F258)
	S219= CtrlIR_DMMU2=0                                        Premise(F259)
	S220= CtrlIR_EX=1                                           Premise(F260)
	S221= CtrlIR_ID=0                                           Premise(F261)
	S222= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S97,S221)
	S223= CtrlIR_IMMU=0                                         Premise(F262)
	S224= CtrlIR_MEM=0                                          Premise(F263)
	S225= CtrlIR_WB=0                                           Premise(F264)
	S226= CtrlGPR=0                                             Premise(F265)
	S227= GPR[rS]=a                                             GPR-Hold(S116,S226)
	S228= CtrlIAddrReg=0                                        Premise(F266)
	S229= CtrlPC=0                                              Premise(F267)
	S230= CtrlPCInc=0                                           Premise(F268)
	S231= PC[CIA]=addr                                          PC-Hold(S106,S230)
	S232= PC[Out]=addr+4                                        PC-Hold(S105,S229,S230)
	S233= CtrlIMem=0                                            Premise(F269)
	S234= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S108,S233)
	S235= CtrlICacheReg=0                                       Premise(F270)
	S236= CtrlASIDIn=0                                          Premise(F271)
	S237= CtrlCP0=0                                             Premise(F272)
	S238= CP0[ASID]=pid                                         CP0-Hold(S112,S237)
	S239= CtrlEPCIn=0                                           Premise(F273)
	S240= CtrlExCodeIn=0                                        Premise(F274)
	S241= CtrlIRMux=0                                           Premise(F275)

EX	S242= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S206)
	S243= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S206)
	S244= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S206)
	S245= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S222)
	S246= IR_ID.Out31_26=12                                     IR-Out(S222)
	S247= IR_ID.Out25_21=rS                                     IR-Out(S222)
	S248= IR_ID.Out20_16=rD                                     IR-Out(S222)
	S249= IR_ID.Out15_0=UIMM                                    IR-Out(S222)
	S250= PC.CIA=addr                                           PC-Out(S231)
	S251= PC.CIA31_28=addr[31:28]                               PC-Out(S231)
	S252= PC.Out=addr+4                                         PC-Out(S232)
	S253= CP0.ASID=pid                                          CP0-Read-ASID(S238)
	S254= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F276)
	S255= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F277)
	S256= LIMMEXT.Out=>B_EX.In                                  Premise(F278)
	S257= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F279)
	S258= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F280)
	S259= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F281)
	S260= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F282)
	S261= FU.Bub_IF=>CU_IF.Bub                                  Premise(F283)
	S262= FU.Halt_IF=>CU_IF.Halt                                Premise(F284)
	S263= ICache.Hit=>CU_IF.ICacheHit                           Premise(F285)
	S264= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F286)
	S265= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F287)
	S266= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F288)
	S267= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F289)
	S268= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F290)
	S269= ICache.Hit=>FU.ICacheHit                              Premise(F291)
	S270= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F292)
	S271= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F293)
	S272= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F294)
	S273= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F295)
	S274= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F296)
	S275= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F297)
	S276= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F298)
	S277= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F299)
	S278= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F300)
	S279= IR_WB.Out20_16=>GPR.WReg                              Premise(F301)
	S280= IMMU.Addr=>IAddrReg.In                                Premise(F302)
	S281= PC.Out=>ICache.IEA                                    Premise(F303)
	S282= ICache.IEA=addr+4                                     Path(S252,S281)
	S283= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S282)
	S284= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S283,S263)
	S285= FU.ICacheHit=ICacheHit(addr+4)                        Path(S283,S269)
	S286= ICache.Out=>ICacheReg.In                              Premise(F304)
	S287= PC.Out=>IMMU.IEA                                      Premise(F305)
	S288= IMMU.IEA=addr+4                                       Path(S252,S287)
	S289= CP0.ASID=>IMMU.PID                                    Premise(F306)
	S290= IMMU.PID=pid                                          Path(S253,S289)
	S291= IMMU.Addr={pid,addr+4}                                IMMU-Search(S290,S288)
	S292= IAddrReg.In={pid,addr+4}                              Path(S291,S280)
	S293= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S290,S288)
	S294= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S293,S264)
	S295= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F307)
	S296= ICache.Out=>IR_ID.In                                  Premise(F308)
	S297= ICache.Out=>IR_IMMU.In                                Premise(F309)
	S298= IR_DMMU2.Out=>IR_WB.In                                Premise(F310)
	S299= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F311)
	S300= LIMMEXT.In=UIMM                                       Path(S249,S299)
	S301= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S300)
	S302= B_EX.In={16{0},UIMM}                                  Path(S301,S256)
	S303= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F312)
	S304= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F313)
	S305= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F314)
	S306= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F315)
	S307= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F316)
	S308= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F317)
	S309= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F318)
	S310= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F319)
	S311= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F320)
	S312= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F321)
	S313= IR_EX.Out31_26=>CU_EX.Op                              Premise(F322)
	S314= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F323)
	S315= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F324)
	S316= CU_ID.IRFunc1=rD                                      Path(S248,S315)
	S317= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F325)
	S318= CU_ID.IRFunc2=rS                                      Path(S247,S317)
	S319= IR_ID.Out31_26=>CU_ID.Op                              Premise(F326)
	S320= CU_ID.Op=12                                           Path(S246,S319)
	S321= CU_ID.Func=alu_add                                    CU_ID(S320)
	S322= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F327)
	S323= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F328)
	S324= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F329)
	S325= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F330)
	S326= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F331)
	S327= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F332)
	S328= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F333)
	S329= IR_WB.Out31_26=>CU_WB.Op                              Premise(F334)
	S330= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F335)
	S331= CtrlA_EX=0                                            Premise(F336)
	S332= CtrlB_EX=0                                            Premise(F337)
	S333= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S206,S332)
	S334= CtrlALUOut_MEM=1                                      Premise(F338)
	S335= CtrlALUOut_DMMU1=0                                    Premise(F339)
	S336= CtrlALUOut_DMMU2=0                                    Premise(F340)
	S337= CtrlALUOut_WB=0                                       Premise(F341)
	S338= CtrlA_MEM=0                                           Premise(F342)
	S339= CtrlA_WB=0                                            Premise(F343)
	S340= CtrlB_MEM=0                                           Premise(F344)
	S341= CtrlB_WB=0                                            Premise(F345)
	S342= CtrlICache=0                                          Premise(F346)
	S343= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S216,S342)
	S344= CtrlIMMU=0                                            Premise(F347)
	S345= CtrlIR_DMMU1=0                                        Premise(F348)
	S346= CtrlIR_DMMU2=0                                        Premise(F349)
	S347= CtrlIR_EX=0                                           Premise(F350)
	S348= CtrlIR_ID=0                                           Premise(F351)
	S349= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S222,S348)
	S350= CtrlIR_IMMU=0                                         Premise(F352)
	S351= CtrlIR_MEM=1                                          Premise(F353)
	S352= CtrlIR_WB=0                                           Premise(F354)
	S353= CtrlGPR=0                                             Premise(F355)
	S354= GPR[rS]=a                                             GPR-Hold(S227,S353)
	S355= CtrlIAddrReg=0                                        Premise(F356)
	S356= CtrlPC=0                                              Premise(F357)
	S357= CtrlPCInc=0                                           Premise(F358)
	S358= PC[CIA]=addr                                          PC-Hold(S231,S357)
	S359= PC[Out]=addr+4                                        PC-Hold(S232,S356,S357)
	S360= CtrlIMem=0                                            Premise(F359)
	S361= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S234,S360)
	S362= CtrlICacheReg=0                                       Premise(F360)
	S363= CtrlASIDIn=0                                          Premise(F361)
	S364= CtrlCP0=0                                             Premise(F362)
	S365= CP0[ASID]=pid                                         CP0-Hold(S238,S364)
	S366= CtrlEPCIn=0                                           Premise(F363)
	S367= CtrlExCodeIn=0                                        Premise(F364)
	S368= CtrlIRMux=0                                           Premise(F365)

MEM	S369= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S333)
	S370= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S333)
	S371= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S333)
	S372= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S349)
	S373= IR_ID.Out31_26=12                                     IR-Out(S349)
	S374= IR_ID.Out25_21=rS                                     IR-Out(S349)
	S375= IR_ID.Out20_16=rD                                     IR-Out(S349)
	S376= IR_ID.Out15_0=UIMM                                    IR-Out(S349)
	S377= PC.CIA=addr                                           PC-Out(S358)
	S378= PC.CIA31_28=addr[31:28]                               PC-Out(S358)
	S379= PC.Out=addr+4                                         PC-Out(S359)
	S380= CP0.ASID=pid                                          CP0-Read-ASID(S365)
	S381= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F366)
	S382= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F367)
	S383= LIMMEXT.Out=>B_EX.In                                  Premise(F368)
	S384= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F369)
	S385= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F370)
	S386= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F371)
	S387= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F372)
	S388= FU.Bub_IF=>CU_IF.Bub                                  Premise(F373)
	S389= FU.Halt_IF=>CU_IF.Halt                                Premise(F374)
	S390= ICache.Hit=>CU_IF.ICacheHit                           Premise(F375)
	S391= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F376)
	S392= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F377)
	S393= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F378)
	S394= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F379)
	S395= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F380)
	S396= ICache.Hit=>FU.ICacheHit                              Premise(F381)
	S397= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F382)
	S398= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F383)
	S399= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F384)
	S400= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F385)
	S401= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F386)
	S402= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F387)
	S403= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F388)
	S404= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F389)
	S405= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F390)
	S406= IR_WB.Out20_16=>GPR.WReg                              Premise(F391)
	S407= IMMU.Addr=>IAddrReg.In                                Premise(F392)
	S408= PC.Out=>ICache.IEA                                    Premise(F393)
	S409= ICache.IEA=addr+4                                     Path(S379,S408)
	S410= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S409)
	S411= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S410,S390)
	S412= FU.ICacheHit=ICacheHit(addr+4)                        Path(S410,S396)
	S413= ICache.Out=>ICacheReg.In                              Premise(F394)
	S414= PC.Out=>IMMU.IEA                                      Premise(F395)
	S415= IMMU.IEA=addr+4                                       Path(S379,S414)
	S416= CP0.ASID=>IMMU.PID                                    Premise(F396)
	S417= IMMU.PID=pid                                          Path(S380,S416)
	S418= IMMU.Addr={pid,addr+4}                                IMMU-Search(S417,S415)
	S419= IAddrReg.In={pid,addr+4}                              Path(S418,S407)
	S420= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S417,S415)
	S421= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S420,S391)
	S422= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F397)
	S423= ICache.Out=>IR_ID.In                                  Premise(F398)
	S424= ICache.Out=>IR_IMMU.In                                Premise(F399)
	S425= IR_DMMU2.Out=>IR_WB.In                                Premise(F400)
	S426= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F401)
	S427= LIMMEXT.In=UIMM                                       Path(S376,S426)
	S428= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S427)
	S429= B_EX.In={16{0},UIMM}                                  Path(S428,S383)
	S430= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F402)
	S431= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F403)
	S432= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F404)
	S433= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F405)
	S434= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F406)
	S435= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F407)
	S436= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F408)
	S437= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F409)
	S438= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F410)
	S439= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F411)
	S440= IR_EX.Out31_26=>CU_EX.Op                              Premise(F412)
	S441= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F413)
	S442= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F414)
	S443= CU_ID.IRFunc1=rD                                      Path(S375,S442)
	S444= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F415)
	S445= CU_ID.IRFunc2=rS                                      Path(S374,S444)
	S446= IR_ID.Out31_26=>CU_ID.Op                              Premise(F416)
	S447= CU_ID.Op=12                                           Path(S373,S446)
	S448= CU_ID.Func=alu_add                                    CU_ID(S447)
	S449= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F417)
	S450= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F418)
	S451= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F419)
	S452= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F420)
	S453= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F421)
	S454= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F422)
	S455= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F423)
	S456= IR_WB.Out31_26=>CU_WB.Op                              Premise(F424)
	S457= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F425)
	S458= CtrlA_EX=0                                            Premise(F426)
	S459= CtrlB_EX=0                                            Premise(F427)
	S460= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S333,S459)
	S461= CtrlALUOut_MEM=0                                      Premise(F428)
	S462= CtrlALUOut_DMMU1=1                                    Premise(F429)
	S463= CtrlALUOut_DMMU2=0                                    Premise(F430)
	S464= CtrlALUOut_WB=1                                       Premise(F431)
	S465= CtrlA_MEM=0                                           Premise(F432)
	S466= CtrlA_WB=1                                            Premise(F433)
	S467= CtrlB_MEM=0                                           Premise(F434)
	S468= CtrlB_WB=1                                            Premise(F435)
	S469= CtrlICache=0                                          Premise(F436)
	S470= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S343,S469)
	S471= CtrlIMMU=0                                            Premise(F437)
	S472= CtrlIR_DMMU1=1                                        Premise(F438)
	S473= CtrlIR_DMMU2=0                                        Premise(F439)
	S474= CtrlIR_EX=0                                           Premise(F440)
	S475= CtrlIR_ID=0                                           Premise(F441)
	S476= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S349,S475)
	S477= CtrlIR_IMMU=0                                         Premise(F442)
	S478= CtrlIR_MEM=0                                          Premise(F443)
	S479= CtrlIR_WB=1                                           Premise(F444)
	S480= CtrlGPR=0                                             Premise(F445)
	S481= GPR[rS]=a                                             GPR-Hold(S354,S480)
	S482= CtrlIAddrReg=0                                        Premise(F446)
	S483= CtrlPC=0                                              Premise(F447)
	S484= CtrlPCInc=0                                           Premise(F448)
	S485= PC[CIA]=addr                                          PC-Hold(S358,S484)
	S486= PC[Out]=addr+4                                        PC-Hold(S359,S483,S484)
	S487= CtrlIMem=0                                            Premise(F449)
	S488= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S361,S487)
	S489= CtrlICacheReg=0                                       Premise(F450)
	S490= CtrlASIDIn=0                                          Premise(F451)
	S491= CtrlCP0=0                                             Premise(F452)
	S492= CP0[ASID]=pid                                         CP0-Hold(S365,S491)
	S493= CtrlEPCIn=0                                           Premise(F453)
	S494= CtrlExCodeIn=0                                        Premise(F454)
	S495= CtrlIRMux=0                                           Premise(F455)

WB	S496= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S460)
	S497= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S460)
	S498= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S460)
	S499= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S476)
	S500= IR_ID.Out31_26=12                                     IR-Out(S476)
	S501= IR_ID.Out25_21=rS                                     IR-Out(S476)
	S502= IR_ID.Out20_16=rD                                     IR-Out(S476)
	S503= IR_ID.Out15_0=UIMM                                    IR-Out(S476)
	S504= PC.CIA=addr                                           PC-Out(S485)
	S505= PC.CIA31_28=addr[31:28]                               PC-Out(S485)
	S506= PC.Out=addr+4                                         PC-Out(S486)
	S507= CP0.ASID=pid                                          CP0-Read-ASID(S492)
	S508= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F636)
	S509= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F637)
	S510= LIMMEXT.Out=>B_EX.In                                  Premise(F638)
	S511= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F639)
	S512= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F640)
	S513= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F641)
	S514= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F642)
	S515= FU.Bub_IF=>CU_IF.Bub                                  Premise(F643)
	S516= FU.Halt_IF=>CU_IF.Halt                                Premise(F644)
	S517= ICache.Hit=>CU_IF.ICacheHit                           Premise(F645)
	S518= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F646)
	S519= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F647)
	S520= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F648)
	S521= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F649)
	S522= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F650)
	S523= ICache.Hit=>FU.ICacheHit                              Premise(F651)
	S524= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F652)
	S525= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F653)
	S526= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F654)
	S527= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F655)
	S528= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F656)
	S529= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F657)
	S530= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F658)
	S531= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F659)
	S532= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F660)
	S533= IR_WB.Out20_16=>GPR.WReg                              Premise(F661)
	S534= IMMU.Addr=>IAddrReg.In                                Premise(F662)
	S535= PC.Out=>ICache.IEA                                    Premise(F663)
	S536= ICache.IEA=addr+4                                     Path(S506,S535)
	S537= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S536)
	S538= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S537,S517)
	S539= FU.ICacheHit=ICacheHit(addr+4)                        Path(S537,S523)
	S540= ICache.Out=>ICacheReg.In                              Premise(F664)
	S541= PC.Out=>IMMU.IEA                                      Premise(F665)
	S542= IMMU.IEA=addr+4                                       Path(S506,S541)
	S543= CP0.ASID=>IMMU.PID                                    Premise(F666)
	S544= IMMU.PID=pid                                          Path(S507,S543)
	S545= IMMU.Addr={pid,addr+4}                                IMMU-Search(S544,S542)
	S546= IAddrReg.In={pid,addr+4}                              Path(S545,S534)
	S547= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S544,S542)
	S548= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S547,S518)
	S549= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F667)
	S550= ICache.Out=>IR_ID.In                                  Premise(F668)
	S551= ICache.Out=>IR_IMMU.In                                Premise(F669)
	S552= IR_DMMU2.Out=>IR_WB.In                                Premise(F670)
	S553= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F671)
	S554= LIMMEXT.In=UIMM                                       Path(S503,S553)
	S555= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S554)
	S556= B_EX.In={16{0},UIMM}                                  Path(S555,S510)
	S557= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F672)
	S558= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F673)
	S559= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F674)
	S560= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F675)
	S561= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F676)
	S562= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F677)
	S563= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F678)
	S564= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F679)
	S565= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F680)
	S566= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F681)
	S567= IR_EX.Out31_26=>CU_EX.Op                              Premise(F682)
	S568= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F683)
	S569= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F684)
	S570= CU_ID.IRFunc1=rD                                      Path(S502,S569)
	S571= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F685)
	S572= CU_ID.IRFunc2=rS                                      Path(S501,S571)
	S573= IR_ID.Out31_26=>CU_ID.Op                              Premise(F686)
	S574= CU_ID.Op=12                                           Path(S500,S573)
	S575= CU_ID.Func=alu_add                                    CU_ID(S574)
	S576= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F687)
	S577= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F688)
	S578= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F689)
	S579= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F690)
	S580= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F691)
	S581= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F692)
	S582= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F693)
	S583= IR_WB.Out31_26=>CU_WB.Op                              Premise(F694)
	S584= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F695)
	S585= CtrlA_EX=0                                            Premise(F696)
	S586= CtrlB_EX=0                                            Premise(F697)
	S587= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S460,S586)
	S588= CtrlALUOut_MEM=0                                      Premise(F698)
	S589= CtrlALUOut_DMMU1=0                                    Premise(F699)
	S590= CtrlALUOut_DMMU2=0                                    Premise(F700)
	S591= CtrlALUOut_WB=0                                       Premise(F701)
	S592= CtrlA_MEM=0                                           Premise(F702)
	S593= CtrlA_WB=0                                            Premise(F703)
	S594= CtrlB_MEM=0                                           Premise(F704)
	S595= CtrlB_WB=0                                            Premise(F705)
	S596= CtrlICache=0                                          Premise(F706)
	S597= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S470,S596)
	S598= CtrlIMMU=0                                            Premise(F707)
	S599= CtrlIR_DMMU1=0                                        Premise(F708)
	S600= CtrlIR_DMMU2=0                                        Premise(F709)
	S601= CtrlIR_EX=0                                           Premise(F710)
	S602= CtrlIR_ID=0                                           Premise(F711)
	S603= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S476,S602)
	S604= CtrlIR_IMMU=0                                         Premise(F712)
	S605= CtrlIR_MEM=0                                          Premise(F713)
	S606= CtrlIR_WB=0                                           Premise(F714)
	S607= CtrlGPR=1                                             Premise(F715)
	S608= CtrlIAddrReg=0                                        Premise(F716)
	S609= CtrlPC=0                                              Premise(F717)
	S610= CtrlPCInc=0                                           Premise(F718)
	S611= PC[CIA]=addr                                          PC-Hold(S485,S610)
	S612= PC[Out]=addr+4                                        PC-Hold(S486,S609,S610)
	S613= CtrlIMem=0                                            Premise(F719)
	S614= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S488,S613)
	S615= CtrlICacheReg=0                                       Premise(F720)
	S616= CtrlASIDIn=0                                          Premise(F721)
	S617= CtrlCP0=0                                             Premise(F722)
	S618= CP0[ASID]=pid                                         CP0-Hold(S492,S617)
	S619= CtrlEPCIn=0                                           Premise(F723)
	S620= CtrlExCodeIn=0                                        Premise(F724)
	S621= CtrlIRMux=0                                           Premise(F725)

POST	S587= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S460,S586)
	S597= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S470,S596)
	S603= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S476,S602)
	S611= PC[CIA]=addr                                          PC-Hold(S485,S610)
	S612= PC[Out]=addr+4                                        PC-Hold(S486,S609,S610)
	S614= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S488,S613)
	S618= CP0[ASID]=pid                                         CP0-Hold(S492,S617)

