# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 13:19:04 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'inputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'inputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'inputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# Error loading design
# End time: 13:19:06 on Apr 05,2022, Elapsed time: 0:00:02
# Errors: 3, Warnings: 27
# Load canceled
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 13:34:16 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'inputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# Error loading design
# End time: 13:34:17 on Apr 05,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 20
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 13:35:20 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# Error loading design
# End time: 13:35:21 on Apr 05,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 18
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 13:59:06 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 78
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# Error loading design
# End time: 13:59:06 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 16
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:04:52 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 78
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# Error loading design
# End time: 14:04:53 on Apr 05,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 16
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:18:24 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 78
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'outputData_'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# Error loading design
# End time: 14:18:25 on Apr 05,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 16
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v failed with 1 errors.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:22:30 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v(81)
#    Time: 499330 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v line 81
add wave -position insertpoint  \
sim:/TB/clk
run -all
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v(81)
#    Time: 499330 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v line 81
# Break key hit
add wave -position insertpoint  \
sim:/TB/cc
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v(81)
#    Time: 499330 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v line 81
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Error: (vsim-3043) Unresolved reference to 'fd'.
#    Time: 0 ns  Iteration: 0  Instance: /TB File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v Line: 73
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
restart -f
# No Design Loaded!
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:22:30 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Error: (vsim-3043) Unresolved reference to 'fd'.
#    Time: 0 ns  Iteration: 0  Instance: /TB File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v Line: 73
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
# Error loading design
# End time: 14:40:03 on Apr 05,2022, Elapsed time: 0:17:33
# Errors: 2, Warnings: 35
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:41:36 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/TB/cc'. 
add wave -position insertpoint  \
sim:/TB/line
add wave -position insertpoint  \
sim:/TB/clk
run -all
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 330 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 630 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 930 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 1230 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 1530 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 1830 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 2130 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 2430 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 2730 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 3030 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 3330 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 3630 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 3930 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 4230 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 4530 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 4830 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 5130 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 5430 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 5730 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 6030 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 6330 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 6630 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 6930 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 7230 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 7530 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 7830 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 8130 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 8430 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 8730 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 9030 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 9330 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 9630 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 9930 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 10230 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 10530 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 10830 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 11130 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 11430 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 11730 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 12030 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 12330 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 12630 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 12930 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 13230 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 13530 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 13830 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 14130 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 14430 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 14730 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 15030 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 15330 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 15630 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 15930 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 16230 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 16530 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 16830 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 17130 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 17430 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 17730 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 18030 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 18330 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 18630 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 18930 ns  Iteration: 0  Instance: /TB
# ** Error: (vsim-3449) Failed to write Verilog user file "input_0.txt".
#    Time: 19230 ns  Iteration: 0  Instance: /TB
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v(76)
#    Time: 19330 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v line 76
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /TB File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v Line: 73
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
# ** Error (suppressible): (vsim-PLI-3069) $fgets : Argument number 1 is invalid.
#    Time: 0 ns  Iteration: 0  Instance: /TB File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v Line: 73
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:41:36 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /TB File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v Line: 73
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
# ** Error (suppressible): (vsim-PLI-3069) $fgets : Argument number 1 is invalid.
#    Time: 0 ns  Iteration: 0  Instance: /TB File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v Line: 73
# Error loading design
# End time: 14:47:46 on Apr 05,2022, Elapsed time: 0:06:10
# Errors: 2, Warnings: 37
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:55:00 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'line'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
# Error loading design
# End time: 14:55:01 on Apr 05,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 22
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v failed with 1 errors.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 15:01:17 on Apr 05,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
run -all
# ** Warning: (vsim-7) Failed to open readmem file "data.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v(8)
#    Time: 0 ns  Iteration: 0  Instance: /TB
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v(80)
#    Time: 19330 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v line 80
add wave -position insertpoint  \
sim:/TB/Mem
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
run -all
# ** Warning: (vsim-7) Failed to open readmem file "data.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v(8)
#    Time: 0 ns  Iteration: 0  Instance: /TB
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v(80)
#    Time: 19330 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v line 80
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.Initer
# Loading work.IJMux
# Loading work.Shifter
# Loading work.Adder
# Loading work.MemoryBlock
# Loading work.Register
# Loading work.Mux
# Loading work.ALU
# Loading work.Subtractor
# Loading work.Multiplexer
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Iiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Initer.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jiniter File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/row5Coeff File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/valRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newJRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/jRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Jfeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'res'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/ALU.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/alu File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'inputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'outputData'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'outputData_'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Register.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/newIRegister File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/iRegAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/Ifeedback File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/Datapath.v Line: 111
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v(80)
#    Time: 19330 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/1/TB.v line 80
