// Seed: 3175770026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input logic id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5,
    inout logic id_6,
    output supply1 id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri id_10,
    output tri id_11
);
  integer id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
  always @(1) begin
    wait (1'd0);
    id_6 = #id_14 id_2;
  end
endmodule
