use super::*;

pub enum Op {
    Copy1_S {
        result: Stack,
        value: Stack,
    },
    Copy {
        result: Stack,
        len_values: usize,
    },
    Copy1I32_I {
        result: Stack,
        value: i32,
    },
    Copy1I64_R {
        result: Stack,
        value: Reg,
    },
    Copy1I64_I {
        result: Stack,
        value: i64,
    },
    Copy1F32_R {
        result: Stack,
        value: Reg,
    },
    Copy1F32_I {
        result: Stack,
        value: f32,
    },
    Copy1F64_R {
        result: Stack,
        value: Reg,
    },
    Copy1F64_I {
        result: Stack,
        value: f64,
    },
    Return0,

    Return1_S {
        value: Stack,
    },
    Return {
        len_values: usize,
    },
    Return1I32_R {
        value: Reg,
    },
    Return1I64_R {
        value: Reg,
    },
    Return1F32_R {
        value: Reg,
    },
    Return1F64_R {
        value: Reg,
    },
    Return1I32_I {
        value: i32,
    },
    Return1I64_I {
        value: i64,
    },
    Return1F32_I {
        value: f32,
    },
    Return1F64_I {
        value: f64,
    },
    GlobalGet_S {
        result: Stack,
        global: Global,
    },
    GlobalGetI32_R {
        result: Reg,
        global: Global,
    },
    GlobalGetI64_R {
        result: Reg,
        global: Global,
    },
    GlobalGetF32_R {
        result: Reg,
        global: Global,
    },
    GlobalGetF64_R {
        result: Reg,
        global: Global,
    },
    GlobalSet_S {
        global: Global,
        value: Stack,
    },
    GlobalSetI32_R {
        global: Global,
        value: Reg,
    },
    GlobalSetI64_R {
        global: Global,
        value: Reg,
    },
    GlobalSetF32_R {
        global: Global,
        value: Reg,
    },
    GlobalSetF64_R {
        global: Global,
        value: Reg,
    },
    GlobalSetI32_I {
        global: Global,
        value: i32,
    },
    GlobalSetI64_I {
        global: Global,
        value: i64,
    },
    GlobalSetF32_I {
        global: Global,
        value: f32,
    },
    GlobalSetF64_I {
        global: Global,
        value: f64,
    },
    BranchTable0_R {
        index: Reg,
        len_targets: u32,
    },
    BranchTable_R {
        index: Reg,
        len_targets: u32,
    },
    BranchTable0_S {
        index: Stack,
        len_targets: u32,
    },
    BranchTable_S {
        index: Stack,
        len_targets: u32,
    },
    I32EqBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32EqBranch_RI {
        lhs: Reg,
        rhs: i32,
        offset: BranchOffset,
    },
    I32EqBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32EqBranch_SI {
        lhs: Stack,
        rhs: i32,
        offset: BranchOffset,
    },
    I64EqBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64EqBranch_RI {
        lhs: Reg,
        rhs: i64,
        offset: BranchOffset,
    },
    I64EqBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64EqBranch_SI {
        lhs: Stack,
        rhs: i64,
        offset: BranchOffset,
    },
    F32EqBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32EqBranch_RI {
        lhs: Reg,
        rhs: f32,
        offset: BranchOffset,
    },
    F32EqBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32EqBranch_SI {
        lhs: Stack,
        rhs: f32,
        offset: BranchOffset,
    },
    F64EqBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64EqBranch_RI {
        lhs: Reg,
        rhs: f64,
        offset: BranchOffset,
    },
    F64EqBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64EqBranch_SI {
        lhs: Stack,
        rhs: f64,
        offset: BranchOffset,
    },
    I32NeBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32NeBranch_RI {
        lhs: Reg,
        rhs: i32,
        offset: BranchOffset,
    },
    I32NeBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32NeBranch_SI {
        lhs: Stack,
        rhs: i32,
        offset: BranchOffset,
    },
    I64NeBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64NeBranch_RI {
        lhs: Reg,
        rhs: i64,
        offset: BranchOffset,
    },
    I64NeBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64NeBranch_SI {
        lhs: Stack,
        rhs: i64,
        offset: BranchOffset,
    },
    F32NeBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32NeBranch_RI {
        lhs: Reg,
        rhs: f32,
        offset: BranchOffset,
    },
    F32NeBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32NeBranch_SI {
        lhs: Stack,
        rhs: f32,
        offset: BranchOffset,
    },
    F64NeBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64NeBranch_RI {
        lhs: Reg,
        rhs: f64,
        offset: BranchOffset,
    },
    F64NeBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64NeBranch_SI {
        lhs: Stack,
        rhs: f64,
        offset: BranchOffset,
    },
    I32LtSBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LtSBranch_RI {
        lhs: Reg,
        rhs: i32,
        offset: BranchOffset,
    },
    I32LtSBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    I32LtSBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LtSBranch_SI {
        lhs: Stack,
        rhs: i32,
        offset: BranchOffset,
    },
    I32LtSBranch_IR {
        lhs: i32,
        rhs: Reg,
        offset: BranchOffset,
    },
    I32LtSBranch_IS {
        lhs: i32,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LtSBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LtSBranch_RI {
        lhs: Reg,
        rhs: i64,
        offset: BranchOffset,
    },
    I64LtSBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    I64LtSBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LtSBranch_SI {
        lhs: Stack,
        rhs: i64,
        offset: BranchOffset,
    },
    I64LtSBranch_IR {
        lhs: i64,
        rhs: Reg,
        offset: BranchOffset,
    },
    I64LtSBranch_IS {
        lhs: i64,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LtUBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LtUBranch_RI {
        lhs: Reg,
        rhs: i32,
        offset: BranchOffset,
    },
    I32LtUBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    I32LtUBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LtUBranch_SI {
        lhs: Stack,
        rhs: i32,
        offset: BranchOffset,
    },
    I32LtUBranch_IR {
        lhs: i32,
        rhs: Reg,
        offset: BranchOffset,
    },
    I32LtUBranch_IS {
        lhs: i32,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LtUBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LtUBranch_RI {
        lhs: Reg,
        rhs: i64,
        offset: BranchOffset,
    },
    I64LtUBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    I64LtUBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LtUBranch_SI {
        lhs: Stack,
        rhs: i64,
        offset: BranchOffset,
    },
    I64LtUBranch_IR {
        lhs: i64,
        rhs: Reg,
        offset: BranchOffset,
    },
    I64LtUBranch_IS {
        lhs: i64,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LeSBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LeSBranch_RI {
        lhs: Reg,
        rhs: i32,
        offset: BranchOffset,
    },
    I32LeSBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    I32LeSBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LeSBranch_SI {
        lhs: Stack,
        rhs: i32,
        offset: BranchOffset,
    },
    I32LeSBranch_IR {
        lhs: i32,
        rhs: Reg,
        offset: BranchOffset,
    },
    I32LeSBranch_IS {
        lhs: i32,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LeSBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LeSBranch_RI {
        lhs: Reg,
        rhs: i64,
        offset: BranchOffset,
    },
    I64LeSBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    I64LeSBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LeSBranch_SI {
        lhs: Stack,
        rhs: i64,
        offset: BranchOffset,
    },
    I64LeSBranch_IR {
        lhs: i64,
        rhs: Reg,
        offset: BranchOffset,
    },
    I64LeSBranch_IS {
        lhs: i64,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LeUBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LeUBranch_RI {
        lhs: Reg,
        rhs: i32,
        offset: BranchOffset,
    },
    I32LeUBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    I32LeUBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32LeUBranch_SI {
        lhs: Stack,
        rhs: i32,
        offset: BranchOffset,
    },
    I32LeUBranch_IR {
        lhs: i32,
        rhs: Reg,
        offset: BranchOffset,
    },
    I32LeUBranch_IS {
        lhs: i32,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LeUBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LeUBranch_RI {
        lhs: Reg,
        rhs: i64,
        offset: BranchOffset,
    },
    I64LeUBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    I64LeUBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    I64LeUBranch_SI {
        lhs: Stack,
        rhs: i64,
        offset: BranchOffset,
    },
    I64LeUBranch_IR {
        lhs: i64,
        rhs: Reg,
        offset: BranchOffset,
    },
    I64LeUBranch_IS {
        lhs: i64,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32LtBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32LtBranch_RI {
        lhs: Reg,
        rhs: f32,
        offset: BranchOffset,
    },
    F32LtBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    F32LtBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32LtBranch_SI {
        lhs: Stack,
        rhs: f32,
        offset: BranchOffset,
    },
    F32LtBranch_IR {
        lhs: f32,
        rhs: Reg,
        offset: BranchOffset,
    },
    F32LtBranch_IS {
        lhs: f32,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64LtBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64LtBranch_RI {
        lhs: Reg,
        rhs: f64,
        offset: BranchOffset,
    },
    F64LtBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    F64LtBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64LtBranch_SI {
        lhs: Stack,
        rhs: f64,
        offset: BranchOffset,
    },
    F64LtBranch_IR {
        lhs: f64,
        rhs: Reg,
        offset: BranchOffset,
    },
    F64LtBranch_IS {
        lhs: f64,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32LeBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32LeBranch_RI {
        lhs: Reg,
        rhs: f32,
        offset: BranchOffset,
    },
    F32LeBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    F32LeBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    F32LeBranch_SI {
        lhs: Stack,
        rhs: f32,
        offset: BranchOffset,
    },
    F32LeBranch_IR {
        lhs: f32,
        rhs: Reg,
        offset: BranchOffset,
    },
    F32LeBranch_IS {
        lhs: f32,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64LeBranch_RS {
        lhs: Reg,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64LeBranch_RI {
        lhs: Reg,
        rhs: f64,
        offset: BranchOffset,
    },
    F64LeBranch_SR {
        lhs: Stack,
        rhs: Reg,
        offset: BranchOffset,
    },
    F64LeBranch_SS {
        lhs: Stack,
        rhs: Stack,
        offset: BranchOffset,
    },
    F64LeBranch_SI {
        lhs: Stack,
        rhs: f64,
        offset: BranchOffset,
    },
    F64LeBranch_IR {
        lhs: f64,
        rhs: Reg,
        offset: BranchOffset,
    },
    F64LeBranch_IS {
        lhs: f64,
        rhs: Stack,
        offset: BranchOffset,
    },
    I32Popcnt_RR {
        result: Reg,
        input: Reg,
    },
    I32Popcnt_RS {
        result: Reg,
        input: Stack,
    },
    I32Popcnt_SR {
        result: Stack,
        input: Reg,
    },
    I32Popcnt_SS {
        result: Stack,
        input: Stack,
    },
    I64Popcnt_RR {
        result: Reg,
        input: Reg,
    },
    I64Popcnt_RS {
        result: Reg,
        input: Stack,
    },
    I64Popcnt_SR {
        result: Stack,
        input: Reg,
    },
    I64Popcnt_SS {
        result: Stack,
        input: Stack,
    },
    I32Clz_RR {
        result: Reg,
        input: Reg,
    },
    I32Clz_RS {
        result: Reg,
        input: Stack,
    },
    I32Clz_SR {
        result: Stack,
        input: Reg,
    },
    I32Clz_SS {
        result: Stack,
        input: Stack,
    },
    I64Clz_RR {
        result: Reg,
        input: Reg,
    },
    I64Clz_RS {
        result: Reg,
        input: Stack,
    },
    I64Clz_SR {
        result: Stack,
        input: Reg,
    },
    I64Clz_SS {
        result: Stack,
        input: Stack,
    },
    I32Ctz_RR {
        result: Reg,
        input: Reg,
    },
    I32Ctz_RS {
        result: Reg,
        input: Stack,
    },
    I32Ctz_SR {
        result: Stack,
        input: Reg,
    },
    I32Ctz_SS {
        result: Stack,
        input: Stack,
    },
    I64Ctz_RR {
        result: Reg,
        input: Reg,
    },
    I64Ctz_RS {
        result: Reg,
        input: Stack,
    },
    I64Ctz_SR {
        result: Stack,
        input: Reg,
    },
    I64Ctz_SS {
        result: Stack,
        input: Stack,
    },
    F32Abs_RR {
        result: Reg,
        input: Reg,
    },
    F32Abs_RS {
        result: Reg,
        input: Stack,
    },
    F32Abs_SR {
        result: Stack,
        input: Reg,
    },
    F32Abs_SS {
        result: Stack,
        input: Stack,
    },
    F64Abs_RR {
        result: Reg,
        input: Reg,
    },
    F64Abs_RS {
        result: Reg,
        input: Stack,
    },
    F64Abs_SR {
        result: Stack,
        input: Reg,
    },
    F64Abs_SS {
        result: Stack,
        input: Stack,
    },
    F32Neg_RR {
        result: Reg,
        input: Reg,
    },
    F32Neg_RS {
        result: Reg,
        input: Stack,
    },
    F32Neg_SR {
        result: Stack,
        input: Reg,
    },
    F32Neg_SS {
        result: Stack,
        input: Stack,
    },
    F64Neg_RR {
        result: Reg,
        input: Reg,
    },
    F64Neg_RS {
        result: Reg,
        input: Stack,
    },
    F64Neg_SR {
        result: Stack,
        input: Reg,
    },
    F64Neg_SS {
        result: Stack,
        input: Stack,
    },
    F32Ceil_RR {
        result: Reg,
        input: Reg,
    },
    F32Ceil_RS {
        result: Reg,
        input: Stack,
    },
    F32Ceil_SR {
        result: Stack,
        input: Reg,
    },
    F32Ceil_SS {
        result: Stack,
        input: Stack,
    },
    F64Ceil_RR {
        result: Reg,
        input: Reg,
    },
    F64Ceil_RS {
        result: Reg,
        input: Stack,
    },
    F64Ceil_SR {
        result: Stack,
        input: Reg,
    },
    F64Ceil_SS {
        result: Stack,
        input: Stack,
    },
    F32Floor_RR {
        result: Reg,
        input: Reg,
    },
    F32Floor_RS {
        result: Reg,
        input: Stack,
    },
    F32Floor_SR {
        result: Stack,
        input: Reg,
    },
    F32Floor_SS {
        result: Stack,
        input: Stack,
    },
    F64Floor_RR {
        result: Reg,
        input: Reg,
    },
    F64Floor_RS {
        result: Reg,
        input: Stack,
    },
    F64Floor_SR {
        result: Stack,
        input: Reg,
    },
    F64Floor_SS {
        result: Stack,
        input: Stack,
    },
    F32Trunc_RR {
        result: Reg,
        input: Reg,
    },
    F32Trunc_RS {
        result: Reg,
        input: Stack,
    },
    F32Trunc_SR {
        result: Stack,
        input: Reg,
    },
    F32Trunc_SS {
        result: Stack,
        input: Stack,
    },
    F64Trunc_RR {
        result: Reg,
        input: Reg,
    },
    F64Trunc_RS {
        result: Reg,
        input: Stack,
    },
    F64Trunc_SR {
        result: Stack,
        input: Reg,
    },
    F64Trunc_SS {
        result: Stack,
        input: Stack,
    },
    F32Nearest_RR {
        result: Reg,
        input: Reg,
    },
    F32Nearest_RS {
        result: Reg,
        input: Stack,
    },
    F32Nearest_SR {
        result: Stack,
        input: Reg,
    },
    F32Nearest_SS {
        result: Stack,
        input: Stack,
    },
    F64Nearest_RR {
        result: Reg,
        input: Reg,
    },
    F64Nearest_RS {
        result: Reg,
        input: Stack,
    },
    F64Nearest_SR {
        result: Stack,
        input: Reg,
    },
    F64Nearest_SS {
        result: Stack,
        input: Stack,
    },
    F32Sqrt_RR {
        result: Reg,
        input: Reg,
    },
    F32Sqrt_RS {
        result: Reg,
        input: Stack,
    },
    F32Sqrt_SR {
        result: Stack,
        input: Reg,
    },
    F32Sqrt_SS {
        result: Stack,
        input: Stack,
    },
    F64Sqrt_RR {
        result: Reg,
        input: Reg,
    },
    F64Sqrt_RS {
        result: Reg,
        input: Stack,
    },
    F64Sqrt_SR {
        result: Stack,
        input: Reg,
    },
    F64Sqrt_SS {
        result: Stack,
        input: Stack,
    },
    F32Demote_RR {
        result: Reg,
        input: Reg,
    },
    F32Demote_RS {
        result: Reg,
        input: Stack,
    },
    F32Demote_SR {
        result: Stack,
        input: Reg,
    },
    F32Demote_SS {
        result: Stack,
        input: Stack,
    },
    F64Promote_RR {
        result: Reg,
        input: Reg,
    },
    F64Promote_RS {
        result: Reg,
        input: Stack,
    },
    F64Promote_SR {
        result: Stack,
        input: Reg,
    },
    F64Promote_SS {
        result: Stack,
        input: Stack,
    },
    F32ConvertI32S_RR {
        result: Reg,
        input: Reg,
    },
    F32ConvertI32S_RS {
        result: Reg,
        input: Stack,
    },
    F32ConvertI32S_SR {
        result: Stack,
        input: Reg,
    },
    F32ConvertI32S_SS {
        result: Stack,
        input: Stack,
    },
    F32ConvertI32U_RR {
        result: Reg,
        input: Reg,
    },
    F32ConvertI32U_RS {
        result: Reg,
        input: Stack,
    },
    F32ConvertI32U_SR {
        result: Stack,
        input: Reg,
    },
    F32ConvertI32U_SS {
        result: Stack,
        input: Stack,
    },
    F32ConvertI64S_RR {
        result: Reg,
        input: Reg,
    },
    F32ConvertI64S_RS {
        result: Reg,
        input: Stack,
    },
    F32ConvertI64S_SR {
        result: Stack,
        input: Reg,
    },
    F32ConvertI64S_SS {
        result: Stack,
        input: Stack,
    },
    F32ConvertI64U_RR {
        result: Reg,
        input: Reg,
    },
    F32ConvertI64U_RS {
        result: Reg,
        input: Stack,
    },
    F32ConvertI64U_SR {
        result: Stack,
        input: Reg,
    },
    F32ConvertI64U_SS {
        result: Stack,
        input: Stack,
    },
    F64ConvertI32S_RR {
        result: Reg,
        input: Reg,
    },
    F64ConvertI32S_RS {
        result: Reg,
        input: Stack,
    },
    F64ConvertI32S_SR {
        result: Stack,
        input: Reg,
    },
    F64ConvertI32S_SS {
        result: Stack,
        input: Stack,
    },
    F64ConvertI32U_RR {
        result: Reg,
        input: Reg,
    },
    F64ConvertI32U_RS {
        result: Reg,
        input: Stack,
    },
    F64ConvertI32U_SR {
        result: Stack,
        input: Reg,
    },
    F64ConvertI32U_SS {
        result: Stack,
        input: Stack,
    },
    F64ConvertI64S_RR {
        result: Reg,
        input: Reg,
    },
    F64ConvertI64S_RS {
        result: Reg,
        input: Stack,
    },
    F64ConvertI64S_SR {
        result: Stack,
        input: Reg,
    },
    F64ConvertI64S_SS {
        result: Stack,
        input: Stack,
    },
    F64ConvertI64U_RR {
        result: Reg,
        input: Reg,
    },
    F64ConvertI64U_RS {
        result: Reg,
        input: Stack,
    },
    F64ConvertI64U_SR {
        result: Stack,
        input: Reg,
    },
    F64ConvertI64U_SS {
        result: Stack,
        input: Stack,
    },
    I32TruncF32S_RR {
        result: Reg,
        input: Reg,
    },
    I32TruncF32S_RS {
        result: Reg,
        input: Stack,
    },
    I32TruncF32S_SR {
        result: Stack,
        input: Reg,
    },
    I32TruncF32S_SS {
        result: Stack,
        input: Stack,
    },
    I32TruncF32U_RR {
        result: Reg,
        input: Reg,
    },
    I32TruncF32U_RS {
        result: Reg,
        input: Stack,
    },
    I32TruncF32U_SR {
        result: Stack,
        input: Reg,
    },
    I32TruncF32U_SS {
        result: Stack,
        input: Stack,
    },
    I32TruncF64S_RR {
        result: Reg,
        input: Reg,
    },
    I32TruncF64S_RS {
        result: Reg,
        input: Stack,
    },
    I32TruncF64S_SR {
        result: Stack,
        input: Reg,
    },
    I32TruncF64S_SS {
        result: Stack,
        input: Stack,
    },
    I32TruncF64U_RR {
        result: Reg,
        input: Reg,
    },
    I32TruncF64U_RS {
        result: Reg,
        input: Stack,
    },
    I32TruncF64U_SR {
        result: Stack,
        input: Reg,
    },
    I32TruncF64U_SS {
        result: Stack,
        input: Stack,
    },
    I64TruncF32S_RR {
        result: Reg,
        input: Reg,
    },
    I64TruncF32S_RS {
        result: Reg,
        input: Stack,
    },
    I64TruncF32S_SR {
        result: Stack,
        input: Reg,
    },
    I64TruncF32S_SS {
        result: Stack,
        input: Stack,
    },
    I64TruncF32U_RR {
        result: Reg,
        input: Reg,
    },
    I64TruncF32U_RS {
        result: Reg,
        input: Stack,
    },
    I64TruncF32U_SR {
        result: Stack,
        input: Reg,
    },
    I64TruncF32U_SS {
        result: Stack,
        input: Stack,
    },
    I64TruncF64S_RR {
        result: Reg,
        input: Reg,
    },
    I64TruncF64S_RS {
        result: Reg,
        input: Stack,
    },
    I64TruncF64S_SR {
        result: Stack,
        input: Reg,
    },
    I64TruncF64S_SS {
        result: Stack,
        input: Stack,
    },
    I64TruncF64U_RR {
        result: Reg,
        input: Reg,
    },
    I64TruncF64U_RS {
        result: Reg,
        input: Stack,
    },
    I64TruncF64U_SR {
        result: Stack,
        input: Reg,
    },
    I64TruncF64U_SS {
        result: Stack,
        input: Stack,
    },
    I32TruncSatF32S_RR {
        result: Reg,
        input: Reg,
    },
    I32TruncSatF32S_RS {
        result: Reg,
        input: Stack,
    },
    I32TruncSatF32S_SR {
        result: Stack,
        input: Reg,
    },
    I32TruncSatF32S_SS {
        result: Stack,
        input: Stack,
    },
    I32TruncSatF32U_RR {
        result: Reg,
        input: Reg,
    },
    I32TruncSatF32U_RS {
        result: Reg,
        input: Stack,
    },
    I32TruncSatF32U_SR {
        result: Stack,
        input: Reg,
    },
    I32TruncSatF32U_SS {
        result: Stack,
        input: Stack,
    },
    I32TruncSatF64S_RR {
        result: Reg,
        input: Reg,
    },
    I32TruncSatF64S_RS {
        result: Reg,
        input: Stack,
    },
    I32TruncSatF64S_SR {
        result: Stack,
        input: Reg,
    },
    I32TruncSatF64S_SS {
        result: Stack,
        input: Stack,
    },
    I32TruncSatF64U_RR {
        result: Reg,
        input: Reg,
    },
    I32TruncSatF64U_RS {
        result: Reg,
        input: Stack,
    },
    I32TruncSatF64U_SR {
        result: Stack,
        input: Reg,
    },
    I32TruncSatF64U_SS {
        result: Stack,
        input: Stack,
    },
    I64TruncSatF32S_RR {
        result: Reg,
        input: Reg,
    },
    I64TruncSatF32S_RS {
        result: Reg,
        input: Stack,
    },
    I64TruncSatF32S_SR {
        result: Stack,
        input: Reg,
    },
    I64TruncSatF32S_SS {
        result: Stack,
        input: Stack,
    },
    I64TruncSatF32U_RR {
        result: Reg,
        input: Reg,
    },
    I64TruncSatF32U_RS {
        result: Reg,
        input: Stack,
    },
    I64TruncSatF32U_SR {
        result: Stack,
        input: Reg,
    },
    I64TruncSatF32U_SS {
        result: Stack,
        input: Stack,
    },
    I64TruncSatF64S_RR {
        result: Reg,
        input: Reg,
    },
    I64TruncSatF64S_RS {
        result: Reg,
        input: Stack,
    },
    I64TruncSatF64S_SR {
        result: Stack,
        input: Reg,
    },
    I64TruncSatF64S_SS {
        result: Stack,
        input: Stack,
    },
    I64TruncSatF64U_RR {
        result: Reg,
        input: Reg,
    },
    I64TruncSatF64U_RS {
        result: Reg,
        input: Stack,
    },
    I64TruncSatF64U_SR {
        result: Stack,
        input: Reg,
    },
    I64TruncSatF64U_SS {
        result: Stack,
        input: Stack,
    },
    I32Extend8S_RR {
        result: Reg,
        input: Reg,
    },
    I32Extend8S_RS {
        result: Reg,
        input: Stack,
    },
    I32Extend8S_SR {
        result: Stack,
        input: Reg,
    },
    I32Extend8S_SS {
        result: Stack,
        input: Stack,
    },
    I32Extend16S_RR {
        result: Reg,
        input: Reg,
    },
    I32Extend16S_RS {
        result: Reg,
        input: Stack,
    },
    I32Extend16S_SR {
        result: Stack,
        input: Reg,
    },
    I32Extend16S_SS {
        result: Stack,
        input: Stack,
    },
    I64Extend8S_RR {
        result: Reg,
        input: Reg,
    },
    I64Extend8S_RS {
        result: Reg,
        input: Stack,
    },
    I64Extend8S_SR {
        result: Stack,
        input: Reg,
    },
    I64Extend8S_SS {
        result: Stack,
        input: Stack,
    },
    I64Extend16S_RR {
        result: Reg,
        input: Reg,
    },
    I64Extend16S_RS {
        result: Reg,
        input: Stack,
    },
    I64Extend16S_SR {
        result: Stack,
        input: Reg,
    },
    I64Extend16S_SS {
        result: Stack,
        input: Stack,
    },
    I64Extend32S_RR {
        result: Reg,
        input: Reg,
    },
    I64Extend32S_RS {
        result: Reg,
        input: Stack,
    },
    I64Extend32S_SR {
        result: Stack,
        input: Reg,
    },
    I64Extend32S_SS {
        result: Stack,
        input: Stack,
    },
    I32WrapI64_RR {
        result: Reg,
        input: Reg,
    },
    I32WrapI64_RS {
        result: Reg,
        input: Stack,
    },
    I32WrapI64_SR {
        result: Stack,
        input: Reg,
    },
    I32WrapI64_SS {
        result: Stack,
        input: Stack,
    },
    I32Add_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Add_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Add_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Add_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Add_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I32Add_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i32,
    },
    I32Add_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I32Add_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i32,
    },
    I64Add_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Add_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Add_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Add_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Add_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I64Add_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i64,
    },
    I64Add_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I64Add_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i64,
    },
    I32Mul_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Mul_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Mul_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Mul_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Mul_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I32Mul_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i32,
    },
    I32Mul_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I32Mul_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i32,
    },
    I64Mul_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Mul_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Mul_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Mul_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Mul_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I64Mul_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i64,
    },
    I64Mul_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I64Mul_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i64,
    },
    I32And_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32And_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32And_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32And_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32And_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I32And_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i32,
    },
    I32And_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I32And_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i32,
    },
    I64And_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64And_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64And_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64And_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64And_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I64And_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i64,
    },
    I64And_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I64And_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i64,
    },
    I32Or_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Or_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Or_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Or_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Or_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I32Or_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i32,
    },
    I32Or_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I32Or_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i32,
    },
    I64Or_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Or_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Or_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Or_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Or_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I64Or_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i64,
    },
    I64Or_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I64Or_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i64,
    },
    I32Xor_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Xor_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Xor_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Xor_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Xor_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I32Xor_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i32,
    },
    I32Xor_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I32Xor_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i32,
    },
    I64Xor_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Xor_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Xor_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Xor_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Xor_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I64Xor_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i64,
    },
    I64Xor_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I64Xor_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i64,
    },
    I32Eq_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Eq_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Eq_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Eq_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Eq_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I32Eq_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i32,
    },
    I32Eq_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I32Eq_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i32,
    },
    I64Eq_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Eq_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Eq_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Eq_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Eq_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I64Eq_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i64,
    },
    I64Eq_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I64Eq_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i64,
    },
    I32Ne_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Ne_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Ne_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Ne_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Ne_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I32Ne_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i32,
    },
    I32Ne_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I32Ne_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i32,
    },
    I64Ne_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Ne_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Ne_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Ne_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Ne_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    I64Ne_SRI {
        result: Stack,
        lhs: Reg,
        rhs: i64,
    },
    I64Ne_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    I64Ne_SSI {
        result: Stack,
        lhs: Stack,
        rhs: i64,
    },
    F32Add_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F32Add_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f32,
    },
    F32Add_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F32Add_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f32,
    },
    F32Add_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F32Add_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f32,
    },
    F32Add_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F32Add_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f32,
    },
    F64Add_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F64Add_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f64,
    },
    F64Add_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F64Add_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f64,
    },
    F64Add_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F64Add_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f64,
    },
    F64Add_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F64Add_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f64,
    },
    F32Mul_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F32Mul_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f32,
    },
    F32Mul_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F32Mul_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f32,
    },
    F32Mul_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F32Mul_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f32,
    },
    F32Mul_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F32Mul_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f32,
    },
    F64Mul_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F64Mul_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f64,
    },
    F64Mul_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F64Mul_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f64,
    },
    F64Mul_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F64Mul_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f64,
    },
    F64Mul_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F64Mul_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f64,
    },
    F32Eq_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F32Eq_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f32,
    },
    F32Eq_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F32Eq_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f32,
    },
    F32Eq_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F32Eq_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f32,
    },
    F32Eq_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F32Eq_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f32,
    },
    F64Eq_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F64Eq_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f64,
    },
    F64Eq_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F64Eq_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f64,
    },
    F64Eq_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F64Eq_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f64,
    },
    F64Eq_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F64Eq_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f64,
    },
    F32Ne_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F32Ne_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f32,
    },
    F32Ne_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F32Ne_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f32,
    },
    F32Ne_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F32Ne_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f32,
    },
    F32Ne_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F32Ne_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f32,
    },
    F64Ne_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F64Ne_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f64,
    },
    F64Ne_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F64Ne_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f64,
    },
    F64Ne_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F64Ne_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f64,
    },
    F64Ne_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F64Ne_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f64,
    },
    F32Min_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F32Min_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f32,
    },
    F32Min_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F32Min_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f32,
    },
    F32Min_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F32Min_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f32,
    },
    F32Min_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F32Min_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f32,
    },
    F64Min_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F64Min_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f64,
    },
    F64Min_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F64Min_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f64,
    },
    F64Min_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F64Min_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f64,
    },
    F64Min_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F64Min_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f64,
    },
    F32Max_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F32Max_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f32,
    },
    F32Max_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F32Max_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f32,
    },
    F32Max_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F32Max_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f32,
    },
    F32Max_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F32Max_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f32,
    },
    F64Max_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F64Max_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f64,
    },
    F64Max_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F64Max_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f64,
    },
    F64Max_SRS {
        result: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    F64Max_SRI {
        result: Stack,
        lhs: Reg,
        rhs: f64,
    },
    F64Max_SSS {
        result: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    F64Max_SSI {
        result: Stack,
        lhs: Stack,
        rhs: f64,
    },
    I32Sub_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Sub_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Sub_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32Sub_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Sub_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Sub_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32Sub_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64Sub_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Sub_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Sub_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64Sub_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Sub_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Sub_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64Sub_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32LtS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32LtS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32LtS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32LtS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32LtS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32LtS_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32LtS_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64LtS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64LtS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64LtS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64LtS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64LtS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64LtS_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64LtS_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32LtU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32LtU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32LtU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32LtU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32LtU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32LtU_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32LtU_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64LtU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64LtU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64LtU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64LtU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64LtU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64LtU_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64LtU_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32LeS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32LeS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32LeS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32LeS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32LeS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32LeS_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32LeS_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64LeS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64LeS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64LeS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64LeS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64LeS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64LeS_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64LeS_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32LeU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32LeU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32LeU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32LeU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32LeU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32LeU_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32LeU_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64LeU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64LeU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64LeU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64LeU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64LeU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64LeU_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64LeU_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32DivS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32DivS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32DivS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32DivS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32DivS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32DivS_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32DivS_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64DivS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64DivS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64DivS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64DivS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64DivS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64DivS_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64DivS_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32DivU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32DivU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32DivU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32DivU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32DivU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32DivU_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32DivU_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64DivU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64DivU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64DivU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64DivU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64DivU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64DivU_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64DivU_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32RemS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32RemS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32RemS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32RemS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32RemS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32RemS_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32RemS_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64RemS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64RemS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64RemS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64RemS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64RemS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64RemS_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64RemS_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32RemU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32RemU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32RemU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32RemU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32RemU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32RemU_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32RemU_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64RemU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64RemU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64RemU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64RemU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64RemU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64RemU_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64RemU_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32Shl_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Shl_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Shl_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32Shl_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Shl_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Shl_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32Shl_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64Shl_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Shl_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Shl_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64Shl_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Shl_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Shl_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64Shl_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32ShrS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32ShrS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32ShrS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32ShrS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32ShrS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32ShrS_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32ShrS_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64ShrS_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64ShrS_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64ShrS_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64ShrS_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64ShrS_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64ShrS_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64ShrS_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32ShrU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32ShrU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32ShrU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32ShrU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32ShrU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32ShrU_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32ShrU_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64ShrU_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64ShrU_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64ShrU_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64ShrU_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64ShrU_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64ShrU_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64ShrU_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32Rotl_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Rotl_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Rotl_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32Rotl_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Rotl_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Rotl_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32Rotl_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64Rotl_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Rotl_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Rotl_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64Rotl_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Rotl_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Rotl_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64Rotl_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    I32Rotr_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I32Rotr_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i32,
    },
    I32Rotr_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I32Rotr_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I32Rotr_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i32,
    },
    I32Rotr_RIR {
        result: Reg,
        lhs: i32,
        rhs: Reg,
    },
    I32Rotr_RIS {
        result: Reg,
        lhs: i32,
        rhs: Stack,
    },
    I64Rotr_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    I64Rotr_RRI {
        result: Reg,
        lhs: Reg,
        rhs: i64,
    },
    I64Rotr_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    I64Rotr_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    I64Rotr_RSI {
        result: Reg,
        lhs: Stack,
        rhs: i64,
    },
    I64Rotr_RIR {
        result: Reg,
        lhs: i64,
        rhs: Reg,
    },
    I64Rotr_RIS {
        result: Reg,
        lhs: i64,
        rhs: Stack,
    },
    F32Sub_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F32Sub_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f32,
    },
    F32Sub_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    F32Sub_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F32Sub_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f32,
    },
    F32Sub_RIR {
        result: Reg,
        lhs: f32,
        rhs: Reg,
    },
    F32Sub_RIS {
        result: Reg,
        lhs: f32,
        rhs: Stack,
    },
    F64Sub_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F64Sub_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f64,
    },
    F64Sub_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    F64Sub_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F64Sub_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f64,
    },
    F64Sub_RIR {
        result: Reg,
        lhs: f64,
        rhs: Reg,
    },
    F64Sub_RIS {
        result: Reg,
        lhs: f64,
        rhs: Stack,
    },
    F32Div_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F32Div_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f32,
    },
    F32Div_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    F32Div_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F32Div_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f32,
    },
    F32Div_RIR {
        result: Reg,
        lhs: f32,
        rhs: Reg,
    },
    F32Div_RIS {
        result: Reg,
        lhs: f32,
        rhs: Stack,
    },
    F64Div_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F64Div_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f64,
    },
    F64Div_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    F64Div_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F64Div_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f64,
    },
    F64Div_RIR {
        result: Reg,
        lhs: f64,
        rhs: Reg,
    },
    F64Div_RIS {
        result: Reg,
        lhs: f64,
        rhs: Stack,
    },
    F32Copysign_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F32Copysign_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f32,
    },
    F32Copysign_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    F32Copysign_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F32Copysign_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f32,
    },
    F32Copysign_RIR {
        result: Reg,
        lhs: f32,
        rhs: Reg,
    },
    F32Copysign_RIS {
        result: Reg,
        lhs: f32,
        rhs: Stack,
    },
    F64Copysign_RRS {
        result: Reg,
        lhs: Reg,
        rhs: Stack,
    },
    F64Copysign_RRI {
        result: Reg,
        lhs: Reg,
        rhs: f64,
    },
    F64Copysign_RSR {
        result: Reg,
        lhs: Stack,
        rhs: Reg,
    },
    F64Copysign_RSS {
        result: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    F64Copysign_RSI {
        result: Reg,
        lhs: Stack,
        rhs: f64,
    },
    F64Copysign_RIR {
        result: Reg,
        lhs: f64,
        rhs: Reg,
    },
    F64Copysign_RIS {
        result: Reg,
        lhs: f64,
        rhs: Stack,
    },
    I32Load_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I32Load_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Load_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I32LoadMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I32LoadMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I32LoadMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I32LoadMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I32LoadMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I32LoadMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I64Load_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Load_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Load_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I64LoadMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I64LoadMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I64LoadMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I64LoadMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I64LoadMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I64LoadMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    F32Load_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    F32Load_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    F32Load_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    F32LoadMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    F32LoadMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    F32LoadMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    F32LoadMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    F32LoadMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    F32LoadMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    F64Load_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    F64Load_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    F64Load_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    F64LoadMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    F64LoadMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    F64LoadMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    F64LoadMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    F64LoadMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    F64LoadMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I32Load8S_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I32Load8S_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Load8S_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I32Load8SMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I32Load8SMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I32Load8SMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I32Load8SMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I32Load8SMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I32Load8SMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I64Load8S_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Load8S_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Load8S_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Load8SMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I64Load8SMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I64Load8SMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I64Load8SMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I64Load8SMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I64Load8SMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I32Load8U_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I32Load8U_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Load8U_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I32Load8UMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I32Load8UMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I32Load8UMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I32Load8UMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I32Load8UMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I32Load8UMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I64Load8U_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Load8U_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Load8U_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Load8UMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I64Load8UMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I64Load8UMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I64Load8UMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I64Load8UMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I64Load8UMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I32Load16S_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I32Load16S_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Load16S_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I32Load16SMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I32Load16SMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I32Load16SMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I32Load16SMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I32Load16SMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I32Load16SMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I64Load16S_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Load16S_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Load16S_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Load16SMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I64Load16SMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I64Load16SMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I64Load16SMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I64Load16SMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I64Load16SMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I32Load16U_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I32Load16U_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Load16U_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I32Load16UMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I32Load16UMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I32Load16UMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I32Load16UMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I32Load16UMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I32Load16UMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I64Load16U_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Load16U_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Load16U_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Load16UMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I64Load16UMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I64Load16UMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I64Load16UMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I64Load16UMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I64Load16UMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I64Load32S_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Load32S_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Load32S_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Load32SMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I64Load32SMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I64Load32SMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I64Load32SMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I64Load32SMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I64Load32SMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I64Load32U_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Load32U_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Load32U_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Load32UMem0_RR {
        result: Reg,
        ptr: Reg,
        offset: Offset,
    },
    I64Load32UMem0_RS {
        result: Reg,
        ptr: Stack,
        offset: Offset,
    },
    I64Load32UMem0_RI {
        result: Reg,
        ptr: i64,
        offset: Offset,
    },
    I64Load32UMem0_SR {
        result: Stack,
        ptr: Reg,
        offset: Offset,
    },
    I64Load32UMem0_SS {
        result: Stack,
        ptr: Stack,
        offset: Offset,
    },
    I64Load32UMem0_SI {
        result: Stack,
        ptr: i64,
        offset: Offset,
    },
    I32Store_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Store_RI {
        ptr: Reg,
        value: i32,
        offset: Offset,
        memory: Memory,
    },
    I32Store_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    I32Store_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Store_SI {
        ptr: Stack,
        value: i32,
        offset: Offset,
        memory: Memory,
    },
    I32Store_IR {
        address: Address,
        value: Reg,
        memory: Memory,
    },
    I32Store_IS {
        address: Address,
        value: Stack,
        memory: Memory,
    },
    I32Store_II {
        address: Address,
        value: i32,
        memory: Memory,
    },
    I32StoreMem0_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
    },
    I32StoreMem0_RI {
        ptr: Reg,
        value: i32,
        offset: Offset,
    },
    I32StoreMem0_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
    },
    I32StoreMem0_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
    },
    I32StoreMem0_SI {
        ptr: Stack,
        value: i32,
        offset: Offset,
    },
    I32StoreMem0_IR {
        address: Address,
        value: Reg,
    },
    I32StoreMem0_IS {
        address: Address,
        value: Stack,
    },
    I32StoreMem0_II {
        address: Address,
        value: i32,
    },
    I64Store_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Store_RI {
        ptr: Reg,
        value: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Store_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Store_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Store_SI {
        ptr: Stack,
        value: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Store_IR {
        address: Address,
        value: Reg,
        memory: Memory,
    },
    I64Store_IS {
        address: Address,
        value: Stack,
        memory: Memory,
    },
    I64Store_II {
        address: Address,
        value: i64,
        memory: Memory,
    },
    I64StoreMem0_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
    },
    I64StoreMem0_RI {
        ptr: Reg,
        value: i64,
        offset: Offset,
    },
    I64StoreMem0_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
    },
    I64StoreMem0_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
    },
    I64StoreMem0_SI {
        ptr: Stack,
        value: i64,
        offset: Offset,
    },
    I64StoreMem0_IR {
        address: Address,
        value: Reg,
    },
    I64StoreMem0_IS {
        address: Address,
        value: Stack,
    },
    I64StoreMem0_II {
        address: Address,
        value: i64,
    },
    F32Store_RR {
        ptr: Reg,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    F32Store_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    F32Store_RI {
        ptr: Reg,
        value: f32,
        offset: Offset,
        memory: Memory,
    },
    F32Store_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    F32Store_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    F32Store_SI {
        ptr: Stack,
        value: f32,
        offset: Offset,
        memory: Memory,
    },
    F32Store_IR {
        address: Address,
        value: Reg,
        memory: Memory,
    },
    F32Store_IS {
        address: Address,
        value: Stack,
        memory: Memory,
    },
    F32Store_II {
        address: Address,
        value: f32,
        memory: Memory,
    },
    F32StoreMem0_RR {
        ptr: Reg,
        value: Reg,
        offset: Offset,
    },
    F32StoreMem0_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
    },
    F32StoreMem0_RI {
        ptr: Reg,
        value: f32,
        offset: Offset,
    },
    F32StoreMem0_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
    },
    F32StoreMem0_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
    },
    F32StoreMem0_SI {
        ptr: Stack,
        value: f32,
        offset: Offset,
    },
    F32StoreMem0_IR {
        address: Address,
        value: Reg,
    },
    F32StoreMem0_IS {
        address: Address,
        value: Stack,
    },
    F32StoreMem0_II {
        address: Address,
        value: f32,
    },
    F64Store_RR {
        ptr: Reg,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    F64Store_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    F64Store_RI {
        ptr: Reg,
        value: f64,
        offset: Offset,
        memory: Memory,
    },
    F64Store_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    F64Store_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    F64Store_SI {
        ptr: Stack,
        value: f64,
        offset: Offset,
        memory: Memory,
    },
    F64Store_IR {
        address: Address,
        value: Reg,
        memory: Memory,
    },
    F64Store_IS {
        address: Address,
        value: Stack,
        memory: Memory,
    },
    F64Store_II {
        address: Address,
        value: f64,
        memory: Memory,
    },
    F64StoreMem0_RR {
        ptr: Reg,
        value: Reg,
        offset: Offset,
    },
    F64StoreMem0_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
    },
    F64StoreMem0_RI {
        ptr: Reg,
        value: f64,
        offset: Offset,
    },
    F64StoreMem0_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
    },
    F64StoreMem0_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
    },
    F64StoreMem0_SI {
        ptr: Stack,
        value: f64,
        offset: Offset,
    },
    F64StoreMem0_IR {
        address: Address,
        value: Reg,
    },
    F64StoreMem0_IS {
        address: Address,
        value: Stack,
    },
    F64StoreMem0_II {
        address: Address,
        value: f64,
    },
    I32Store8_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Store8_RI {
        ptr: Reg,
        value: i32,
        offset: Offset,
        memory: Memory,
    },
    I32Store8_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    I32Store8_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Store8_SI {
        ptr: Stack,
        value: i32,
        offset: Offset,
        memory: Memory,
    },
    I32Store8_IR {
        address: Address,
        value: Reg,
        memory: Memory,
    },
    I32Store8_IS {
        address: Address,
        value: Stack,
        memory: Memory,
    },
    I32Store8_II {
        address: Address,
        value: i32,
        memory: Memory,
    },
    I32Store8Mem0_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
    },
    I32Store8Mem0_RI {
        ptr: Reg,
        value: i32,
        offset: Offset,
    },
    I32Store8Mem0_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
    },
    I32Store8Mem0_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
    },
    I32Store8Mem0_SI {
        ptr: Stack,
        value: i32,
        offset: Offset,
    },
    I32Store8Mem0_IR {
        address: Address,
        value: Reg,
    },
    I32Store8Mem0_IS {
        address: Address,
        value: Stack,
    },
    I32Store8Mem0_II {
        address: Address,
        value: i32,
    },
    I64Store8_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Store8_RI {
        ptr: Reg,
        value: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Store8_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Store8_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Store8_SI {
        ptr: Stack,
        value: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Store8_IR {
        address: Address,
        value: Reg,
        memory: Memory,
    },
    I64Store8_IS {
        address: Address,
        value: Stack,
        memory: Memory,
    },
    I64Store8_II {
        address: Address,
        value: i64,
        memory: Memory,
    },
    I64Store8Mem0_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
    },
    I64Store8Mem0_RI {
        ptr: Reg,
        value: i64,
        offset: Offset,
    },
    I64Store8Mem0_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
    },
    I64Store8Mem0_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
    },
    I64Store8Mem0_SI {
        ptr: Stack,
        value: i64,
        offset: Offset,
    },
    I64Store8Mem0_IR {
        address: Address,
        value: Reg,
    },
    I64Store8Mem0_IS {
        address: Address,
        value: Stack,
    },
    I64Store8Mem0_II {
        address: Address,
        value: i64,
    },
    I32Store16_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Store16_RI {
        ptr: Reg,
        value: i32,
        offset: Offset,
        memory: Memory,
    },
    I32Store16_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    I32Store16_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I32Store16_SI {
        ptr: Stack,
        value: i32,
        offset: Offset,
        memory: Memory,
    },
    I32Store16_IR {
        address: Address,
        value: Reg,
        memory: Memory,
    },
    I32Store16_IS {
        address: Address,
        value: Stack,
        memory: Memory,
    },
    I32Store16_II {
        address: Address,
        value: i32,
        memory: Memory,
    },
    I32Store16Mem0_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
    },
    I32Store16Mem0_RI {
        ptr: Reg,
        value: i32,
        offset: Offset,
    },
    I32Store16Mem0_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
    },
    I32Store16Mem0_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
    },
    I32Store16Mem0_SI {
        ptr: Stack,
        value: i32,
        offset: Offset,
    },
    I32Store16Mem0_IR {
        address: Address,
        value: Reg,
    },
    I32Store16Mem0_IS {
        address: Address,
        value: Stack,
    },
    I32Store16Mem0_II {
        address: Address,
        value: i32,
    },
    I64Store16_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Store16_RI {
        ptr: Reg,
        value: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Store16_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Store16_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Store16_SI {
        ptr: Stack,
        value: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Store16_IR {
        address: Address,
        value: Reg,
        memory: Memory,
    },
    I64Store16_IS {
        address: Address,
        value: Stack,
        memory: Memory,
    },
    I64Store16_II {
        address: Address,
        value: i64,
        memory: Memory,
    },
    I64Store16Mem0_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
    },
    I64Store16Mem0_RI {
        ptr: Reg,
        value: i64,
        offset: Offset,
    },
    I64Store16Mem0_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
    },
    I64Store16Mem0_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
    },
    I64Store16Mem0_SI {
        ptr: Stack,
        value: i64,
        offset: Offset,
    },
    I64Store16Mem0_IR {
        address: Address,
        value: Reg,
    },
    I64Store16Mem0_IS {
        address: Address,
        value: Stack,
    },
    I64Store16Mem0_II {
        address: Address,
        value: i64,
    },
    I64Store32_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Store32_RI {
        ptr: Reg,
        value: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Store32_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
        memory: Memory,
    },
    I64Store32_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
        memory: Memory,
    },
    I64Store32_SI {
        ptr: Stack,
        value: i64,
        offset: Offset,
        memory: Memory,
    },
    I64Store32_IR {
        address: Address,
        value: Reg,
        memory: Memory,
    },
    I64Store32_IS {
        address: Address,
        value: Stack,
        memory: Memory,
    },
    I64Store32_II {
        address: Address,
        value: i64,
        memory: Memory,
    },
    I64Store32Mem0_RS {
        ptr: Reg,
        value: Stack,
        offset: Offset,
    },
    I64Store32Mem0_RI {
        ptr: Reg,
        value: i64,
        offset: Offset,
    },
    I64Store32Mem0_SR {
        ptr: Stack,
        value: Reg,
        offset: Offset,
    },
    I64Store32Mem0_SS {
        ptr: Stack,
        value: Stack,
        offset: Offset,
    },
    I64Store32Mem0_SI {
        ptr: Stack,
        value: i64,
        offset: Offset,
    },
    I64Store32Mem0_IR {
        address: Address,
        value: Reg,
    },
    I64Store32Mem0_IS {
        address: Address,
        value: Stack,
    },
    I64Store32Mem0_II {
        address: Address,
        value: i64,
    },
    Select {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    SelectI32_RSSS {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    SelectI32_RSSI {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: i32,
    },
    SelectI32_RSIS {
        result: Reg,
        condition: Stack,
        lhs: i32,
        rhs: Stack,
    },
    SelectI32_RSII {
        result: Reg,
        condition: Stack,
        lhs: i32,
        rhs: i32,
    },
    SelectI64_RRSS {
        result: Reg,
        condition: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    SelectI64_RRSI {
        result: Reg,
        condition: Reg,
        lhs: Stack,
        rhs: i64,
    },
    SelectI64_RRIS {
        result: Reg,
        condition: Reg,
        lhs: i64,
        rhs: Stack,
    },
    SelectI64_RRII {
        result: Reg,
        condition: Reg,
        lhs: i64,
        rhs: i64,
    },
    SelectI64_RSRS {
        result: Reg,
        condition: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    SelectI64_RSRI {
        result: Reg,
        condition: Stack,
        lhs: Reg,
        rhs: i64,
    },
    SelectI64_RSSR {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: Reg,
    },
    SelectI64_RSSS {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    SelectI64_RSSI {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: i64,
    },
    SelectI64_RSIR {
        result: Reg,
        condition: Stack,
        lhs: i64,
        rhs: Reg,
    },
    SelectI64_RSIS {
        result: Reg,
        condition: Stack,
        lhs: i64,
        rhs: Stack,
    },
    SelectI64_RSII {
        result: Reg,
        condition: Stack,
        lhs: i64,
        rhs: i64,
    },
    SelectF32_RRSS {
        result: Reg,
        condition: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    SelectF32_RRSI {
        result: Reg,
        condition: Reg,
        lhs: Stack,
        rhs: f32,
    },
    SelectF32_RRIS {
        result: Reg,
        condition: Reg,
        lhs: f32,
        rhs: Stack,
    },
    SelectF32_RRII {
        result: Reg,
        condition: Reg,
        lhs: f32,
        rhs: f32,
    },
    SelectF32_RSRS {
        result: Reg,
        condition: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    SelectF32_RSRI {
        result: Reg,
        condition: Stack,
        lhs: Reg,
        rhs: f32,
    },
    SelectF32_RSSR {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: Reg,
    },
    SelectF32_RSSS {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    SelectF32_RSSI {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: f32,
    },
    SelectF32_RSIR {
        result: Reg,
        condition: Stack,
        lhs: f32,
        rhs: Reg,
    },
    SelectF32_RSIS {
        result: Reg,
        condition: Stack,
        lhs: f32,
        rhs: Stack,
    },
    SelectF32_RSII {
        result: Reg,
        condition: Stack,
        lhs: f32,
        rhs: f32,
    },
    SelectF64_RRSS {
        result: Reg,
        condition: Reg,
        lhs: Stack,
        rhs: Stack,
    },
    SelectF64_RRSI {
        result: Reg,
        condition: Reg,
        lhs: Stack,
        rhs: f64,
    },
    SelectF64_RRIS {
        result: Reg,
        condition: Reg,
        lhs: f64,
        rhs: Stack,
    },
    SelectF64_RRII {
        result: Reg,
        condition: Reg,
        lhs: f64,
        rhs: f64,
    },
    SelectF64_RSRS {
        result: Reg,
        condition: Stack,
        lhs: Reg,
        rhs: Stack,
    },
    SelectF64_RSRI {
        result: Reg,
        condition: Stack,
        lhs: Reg,
        rhs: f64,
    },
    SelectF64_RSSR {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: Reg,
    },
    SelectF64_RSSS {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: Stack,
    },
    SelectF64_RSSI {
        result: Reg,
        condition: Stack,
        lhs: Stack,
        rhs: f64,
    },
    SelectF64_RSIR {
        result: Reg,
        condition: Stack,
        lhs: f64,
        rhs: Reg,
    },
    SelectF64_RSIS {
        result: Reg,
        condition: Stack,
        lhs: f64,
        rhs: Stack,
    },
    SelectF64_RSII {
        result: Reg,
        condition: Stack,
        lhs: f64,
        rhs: f64,
    },
    TableSize_R {
        result: Reg,
        table: Table,
    },
    TableSize_S {
        result: Stack,
        table: Table,
    },
    TableGet_RR {
        result: Reg,
        index: Reg,
        table: Table,
    },
    TableGet_RS {
        result: Reg,
        index: Stack,
        table: Table,
    },
    TableGet_RI {
        result: Reg,
        index: i64,
        table: Table,
    },
    TableSet_RS {
        index: Reg,
        value: Stack,
        table: Table,
    },
    TableSet_RI {
        index: Reg,
        value: i32,
        table: Table,
    },
    TableSet_SR {
        index: Stack,
        value: Reg,
        table: Table,
    },
    TableSet_SS {
        index: Stack,
        value: Stack,
        table: Table,
    },
    TableSet_SI {
        index: Stack,
        value: i32,
        table: Table,
    },
    TableSet_IR {
        index: i64,
        value: Reg,
        table: Table,
    },
    TableSet_IS {
        index: i64,
        value: Stack,
        table: Table,
    },
    TableSet_II {
        index: i64,
        value: i32,
        table: Table,
    },
    TableGrow {
        result: Stack,
        delta: Stack,
        table: Table,
    },
    TableCopy {
        dst_index: Stack,
        src_index: Stack,
        len: Stack,
        dst_table: Table,
        src_table: Table,
    },
    TableFill {
        dst_index: Stack,
        value: Stack,
        len: Stack,
        table: Table,
    },
    TableInit {
        dst_index: Stack,
        src_index: Stack,
        len: Stack,
        table: Table,
        elem: Elem,
    },
    MemorySize_R {
        result: Reg,
        memory: Memory,
    },
    MemorySize_S {
        result: Stack,
        memory: Memory,
    },
    MemoryGrow {
        result: Reg,
        delta: Stack,
        memory: Memory,
    },
    MemoryCopy {
        dst_index: Stack,
        src_index: Stack,
        len: Stack,
        dst_memory: Memory,
        src_memory: Memory,
    },
    MemoryFill {
        dst_index: Stack,
        value: Stack,
        len: Stack,
        memory: Memory,
    },
    MemoryInit {
        dst_index: Stack,
        src_index: Stack,
        len: Stack,
        memory: Memory,
        data: Data,
    },
    CallInternal {
        func: WasmFunc,
        len_params: usize,
        len_results: usize,
    },
    ReturnCallInternal {
        func: WasmFunc,
        len_params: usize,
        len_results: usize,
    },
    CallImported {
        func: Func,
        len_params: usize,
        len_results: usize,
    },
    ReturnCallImported {
        func: Func,
        len_params: usize,
        len_results: usize,
    },
    CallIndirect_R {
        table: Table,
        index: Reg,
        len_params: usize,
        len_results: usize,
    },
    CallIndirect_S {
        table: Table,
        index: Stack,
        len_params: usize,
        len_results: usize,
    },
    CallIndirect_I {
        table: Table,
        index: i64,
        len_params: usize,
        len_results: usize,
    },
    ReturnCallIndirect_R {
        table: Table,
        index: Reg,
        len_params: usize,
        len_results: usize,
    },
    ReturnCallIndirect_S {
        table: Table,
        index: Stack,
        len_params: usize,
        len_results: usize,
    },
    ReturnCallIndirect_I {
        table: Table,
        index: i64,
        len_params: usize,
        len_results: usize,
    },
}
#[repr(u16)]
pub enum OpCode {
    Copy1_S,
    Copy,
    Copy1I32_I,
    Copy1I64_R,
    Copy1I64_I,
    Copy1F32_R,
    Copy1F32_I,
    Copy1F64_R,
    Copy1F64_I,
    Return0,
    Return1_S,
    Return,
    Return1I32_R,
    Return1I64_R,
    Return1F32_R,
    Return1F64_R,
    Return1I32_I,
    Return1I64_I,
    Return1F32_I,
    Return1F64_I,
    GlobalGet_S,
    GlobalGetI32_R,
    GlobalGetI64_R,
    GlobalGetF32_R,
    GlobalGetF64_R,
    GlobalSet_S,
    GlobalSetI32_R,
    GlobalSetI64_R,
    GlobalSetF32_R,
    GlobalSetF64_R,
    GlobalSetI32_I,
    GlobalSetI64_I,
    GlobalSetF32_I,
    GlobalSetF64_I,
    BranchTable0_R,
    BranchTable_R,
    BranchTable0_S,
    BranchTable_S,
    I32EqBranch_RS,
    I32EqBranch_RI,
    I32EqBranch_SS,
    I32EqBranch_SI,
    I64EqBranch_RS,
    I64EqBranch_RI,
    I64EqBranch_SS,
    I64EqBranch_SI,
    F32EqBranch_RS,
    F32EqBranch_RI,
    F32EqBranch_SS,
    F32EqBranch_SI,
    F64EqBranch_RS,
    F64EqBranch_RI,
    F64EqBranch_SS,
    F64EqBranch_SI,
    I32NeBranch_RS,
    I32NeBranch_RI,
    I32NeBranch_SS,
    I32NeBranch_SI,
    I64NeBranch_RS,
    I64NeBranch_RI,
    I64NeBranch_SS,
    I64NeBranch_SI,
    F32NeBranch_RS,
    F32NeBranch_RI,
    F32NeBranch_SS,
    F32NeBranch_SI,
    F64NeBranch_RS,
    F64NeBranch_RI,
    F64NeBranch_SS,
    F64NeBranch_SI,
    I32LtSBranch_RS,
    I32LtSBranch_RI,
    I32LtSBranch_SR,
    I32LtSBranch_SS,
    I32LtSBranch_SI,
    I32LtSBranch_IR,
    I32LtSBranch_IS,
    I64LtSBranch_RS,
    I64LtSBranch_RI,
    I64LtSBranch_SR,
    I64LtSBranch_SS,
    I64LtSBranch_SI,
    I64LtSBranch_IR,
    I64LtSBranch_IS,
    I32LtUBranch_RS,
    I32LtUBranch_RI,
    I32LtUBranch_SR,
    I32LtUBranch_SS,
    I32LtUBranch_SI,
    I32LtUBranch_IR,
    I32LtUBranch_IS,
    I64LtUBranch_RS,
    I64LtUBranch_RI,
    I64LtUBranch_SR,
    I64LtUBranch_SS,
    I64LtUBranch_SI,
    I64LtUBranch_IR,
    I64LtUBranch_IS,
    I32LeSBranch_RS,
    I32LeSBranch_RI,
    I32LeSBranch_SR,
    I32LeSBranch_SS,
    I32LeSBranch_SI,
    I32LeSBranch_IR,
    I32LeSBranch_IS,
    I64LeSBranch_RS,
    I64LeSBranch_RI,
    I64LeSBranch_SR,
    I64LeSBranch_SS,
    I64LeSBranch_SI,
    I64LeSBranch_IR,
    I64LeSBranch_IS,
    I32LeUBranch_RS,
    I32LeUBranch_RI,
    I32LeUBranch_SR,
    I32LeUBranch_SS,
    I32LeUBranch_SI,
    I32LeUBranch_IR,
    I32LeUBranch_IS,
    I64LeUBranch_RS,
    I64LeUBranch_RI,
    I64LeUBranch_SR,
    I64LeUBranch_SS,
    I64LeUBranch_SI,
    I64LeUBranch_IR,
    I64LeUBranch_IS,
    F32LtBranch_RS,
    F32LtBranch_RI,
    F32LtBranch_SR,
    F32LtBranch_SS,
    F32LtBranch_SI,
    F32LtBranch_IR,
    F32LtBranch_IS,
    F64LtBranch_RS,
    F64LtBranch_RI,
    F64LtBranch_SR,
    F64LtBranch_SS,
    F64LtBranch_SI,
    F64LtBranch_IR,
    F64LtBranch_IS,
    F32LeBranch_RS,
    F32LeBranch_RI,
    F32LeBranch_SR,
    F32LeBranch_SS,
    F32LeBranch_SI,
    F32LeBranch_IR,
    F32LeBranch_IS,
    F64LeBranch_RS,
    F64LeBranch_RI,
    F64LeBranch_SR,
    F64LeBranch_SS,
    F64LeBranch_SI,
    F64LeBranch_IR,
    F64LeBranch_IS,
    I32Popcnt_RR,
    I32Popcnt_RS,
    I32Popcnt_SR,
    I32Popcnt_SS,
    I64Popcnt_RR,
    I64Popcnt_RS,
    I64Popcnt_SR,
    I64Popcnt_SS,
    I32Clz_RR,
    I32Clz_RS,
    I32Clz_SR,
    I32Clz_SS,
    I64Clz_RR,
    I64Clz_RS,
    I64Clz_SR,
    I64Clz_SS,
    I32Ctz_RR,
    I32Ctz_RS,
    I32Ctz_SR,
    I32Ctz_SS,
    I64Ctz_RR,
    I64Ctz_RS,
    I64Ctz_SR,
    I64Ctz_SS,
    F32Abs_RR,
    F32Abs_RS,
    F32Abs_SR,
    F32Abs_SS,
    F64Abs_RR,
    F64Abs_RS,
    F64Abs_SR,
    F64Abs_SS,
    F32Neg_RR,
    F32Neg_RS,
    F32Neg_SR,
    F32Neg_SS,
    F64Neg_RR,
    F64Neg_RS,
    F64Neg_SR,
    F64Neg_SS,
    F32Ceil_RR,
    F32Ceil_RS,
    F32Ceil_SR,
    F32Ceil_SS,
    F64Ceil_RR,
    F64Ceil_RS,
    F64Ceil_SR,
    F64Ceil_SS,
    F32Floor_RR,
    F32Floor_RS,
    F32Floor_SR,
    F32Floor_SS,
    F64Floor_RR,
    F64Floor_RS,
    F64Floor_SR,
    F64Floor_SS,
    F32Trunc_RR,
    F32Trunc_RS,
    F32Trunc_SR,
    F32Trunc_SS,
    F64Trunc_RR,
    F64Trunc_RS,
    F64Trunc_SR,
    F64Trunc_SS,
    F32Nearest_RR,
    F32Nearest_RS,
    F32Nearest_SR,
    F32Nearest_SS,
    F64Nearest_RR,
    F64Nearest_RS,
    F64Nearest_SR,
    F64Nearest_SS,
    F32Sqrt_RR,
    F32Sqrt_RS,
    F32Sqrt_SR,
    F32Sqrt_SS,
    F64Sqrt_RR,
    F64Sqrt_RS,
    F64Sqrt_SR,
    F64Sqrt_SS,
    F32Demote_RR,
    F32Demote_RS,
    F32Demote_SR,
    F32Demote_SS,
    F64Promote_RR,
    F64Promote_RS,
    F64Promote_SR,
    F64Promote_SS,
    F32ConvertI32S_RR,
    F32ConvertI32S_RS,
    F32ConvertI32S_SR,
    F32ConvertI32S_SS,
    F32ConvertI32U_RR,
    F32ConvertI32U_RS,
    F32ConvertI32U_SR,
    F32ConvertI32U_SS,
    F32ConvertI64S_RR,
    F32ConvertI64S_RS,
    F32ConvertI64S_SR,
    F32ConvertI64S_SS,
    F32ConvertI64U_RR,
    F32ConvertI64U_RS,
    F32ConvertI64U_SR,
    F32ConvertI64U_SS,
    F64ConvertI32S_RR,
    F64ConvertI32S_RS,
    F64ConvertI32S_SR,
    F64ConvertI32S_SS,
    F64ConvertI32U_RR,
    F64ConvertI32U_RS,
    F64ConvertI32U_SR,
    F64ConvertI32U_SS,
    F64ConvertI64S_RR,
    F64ConvertI64S_RS,
    F64ConvertI64S_SR,
    F64ConvertI64S_SS,
    F64ConvertI64U_RR,
    F64ConvertI64U_RS,
    F64ConvertI64U_SR,
    F64ConvertI64U_SS,
    I32TruncF32S_RR,
    I32TruncF32S_RS,
    I32TruncF32S_SR,
    I32TruncF32S_SS,
    I32TruncF32U_RR,
    I32TruncF32U_RS,
    I32TruncF32U_SR,
    I32TruncF32U_SS,
    I32TruncF64S_RR,
    I32TruncF64S_RS,
    I32TruncF64S_SR,
    I32TruncF64S_SS,
    I32TruncF64U_RR,
    I32TruncF64U_RS,
    I32TruncF64U_SR,
    I32TruncF64U_SS,
    I64TruncF32S_RR,
    I64TruncF32S_RS,
    I64TruncF32S_SR,
    I64TruncF32S_SS,
    I64TruncF32U_RR,
    I64TruncF32U_RS,
    I64TruncF32U_SR,
    I64TruncF32U_SS,
    I64TruncF64S_RR,
    I64TruncF64S_RS,
    I64TruncF64S_SR,
    I64TruncF64S_SS,
    I64TruncF64U_RR,
    I64TruncF64U_RS,
    I64TruncF64U_SR,
    I64TruncF64U_SS,
    I32TruncSatF32S_RR,
    I32TruncSatF32S_RS,
    I32TruncSatF32S_SR,
    I32TruncSatF32S_SS,
    I32TruncSatF32U_RR,
    I32TruncSatF32U_RS,
    I32TruncSatF32U_SR,
    I32TruncSatF32U_SS,
    I32TruncSatF64S_RR,
    I32TruncSatF64S_RS,
    I32TruncSatF64S_SR,
    I32TruncSatF64S_SS,
    I32TruncSatF64U_RR,
    I32TruncSatF64U_RS,
    I32TruncSatF64U_SR,
    I32TruncSatF64U_SS,
    I64TruncSatF32S_RR,
    I64TruncSatF32S_RS,
    I64TruncSatF32S_SR,
    I64TruncSatF32S_SS,
    I64TruncSatF32U_RR,
    I64TruncSatF32U_RS,
    I64TruncSatF32U_SR,
    I64TruncSatF32U_SS,
    I64TruncSatF64S_RR,
    I64TruncSatF64S_RS,
    I64TruncSatF64S_SR,
    I64TruncSatF64S_SS,
    I64TruncSatF64U_RR,
    I64TruncSatF64U_RS,
    I64TruncSatF64U_SR,
    I64TruncSatF64U_SS,
    I32Extend8S_RR,
    I32Extend8S_RS,
    I32Extend8S_SR,
    I32Extend8S_SS,
    I32Extend16S_RR,
    I32Extend16S_RS,
    I32Extend16S_SR,
    I32Extend16S_SS,
    I64Extend8S_RR,
    I64Extend8S_RS,
    I64Extend8S_SR,
    I64Extend8S_SS,
    I64Extend16S_RR,
    I64Extend16S_RS,
    I64Extend16S_SR,
    I64Extend16S_SS,
    I64Extend32S_RR,
    I64Extend32S_RS,
    I64Extend32S_SR,
    I64Extend32S_SS,
    I32WrapI64_RR,
    I32WrapI64_RS,
    I32WrapI64_SR,
    I32WrapI64_SS,
    I32Add_RRS,
    I32Add_RRI,
    I32Add_RSS,
    I32Add_RSI,
    I32Add_SRS,
    I32Add_SRI,
    I32Add_SSS,
    I32Add_SSI,
    I64Add_RRS,
    I64Add_RRI,
    I64Add_RSS,
    I64Add_RSI,
    I64Add_SRS,
    I64Add_SRI,
    I64Add_SSS,
    I64Add_SSI,
    I32Mul_RRS,
    I32Mul_RRI,
    I32Mul_RSS,
    I32Mul_RSI,
    I32Mul_SRS,
    I32Mul_SRI,
    I32Mul_SSS,
    I32Mul_SSI,
    I64Mul_RRS,
    I64Mul_RRI,
    I64Mul_RSS,
    I64Mul_RSI,
    I64Mul_SRS,
    I64Mul_SRI,
    I64Mul_SSS,
    I64Mul_SSI,
    I32And_RRS,
    I32And_RRI,
    I32And_RSS,
    I32And_RSI,
    I32And_SRS,
    I32And_SRI,
    I32And_SSS,
    I32And_SSI,
    I64And_RRS,
    I64And_RRI,
    I64And_RSS,
    I64And_RSI,
    I64And_SRS,
    I64And_SRI,
    I64And_SSS,
    I64And_SSI,
    I32Or_RRS,
    I32Or_RRI,
    I32Or_RSS,
    I32Or_RSI,
    I32Or_SRS,
    I32Or_SRI,
    I32Or_SSS,
    I32Or_SSI,
    I64Or_RRS,
    I64Or_RRI,
    I64Or_RSS,
    I64Or_RSI,
    I64Or_SRS,
    I64Or_SRI,
    I64Or_SSS,
    I64Or_SSI,
    I32Xor_RRS,
    I32Xor_RRI,
    I32Xor_RSS,
    I32Xor_RSI,
    I32Xor_SRS,
    I32Xor_SRI,
    I32Xor_SSS,
    I32Xor_SSI,
    I64Xor_RRS,
    I64Xor_RRI,
    I64Xor_RSS,
    I64Xor_RSI,
    I64Xor_SRS,
    I64Xor_SRI,
    I64Xor_SSS,
    I64Xor_SSI,
    I32Eq_RRS,
    I32Eq_RRI,
    I32Eq_RSS,
    I32Eq_RSI,
    I32Eq_SRS,
    I32Eq_SRI,
    I32Eq_SSS,
    I32Eq_SSI,
    I64Eq_RRS,
    I64Eq_RRI,
    I64Eq_RSS,
    I64Eq_RSI,
    I64Eq_SRS,
    I64Eq_SRI,
    I64Eq_SSS,
    I64Eq_SSI,
    I32Ne_RRS,
    I32Ne_RRI,
    I32Ne_RSS,
    I32Ne_RSI,
    I32Ne_SRS,
    I32Ne_SRI,
    I32Ne_SSS,
    I32Ne_SSI,
    I64Ne_RRS,
    I64Ne_RRI,
    I64Ne_RSS,
    I64Ne_RSI,
    I64Ne_SRS,
    I64Ne_SRI,
    I64Ne_SSS,
    I64Ne_SSI,
    F32Add_RRS,
    F32Add_RRI,
    F32Add_RSS,
    F32Add_RSI,
    F32Add_SRS,
    F32Add_SRI,
    F32Add_SSS,
    F32Add_SSI,
    F64Add_RRS,
    F64Add_RRI,
    F64Add_RSS,
    F64Add_RSI,
    F64Add_SRS,
    F64Add_SRI,
    F64Add_SSS,
    F64Add_SSI,
    F32Mul_RRS,
    F32Mul_RRI,
    F32Mul_RSS,
    F32Mul_RSI,
    F32Mul_SRS,
    F32Mul_SRI,
    F32Mul_SSS,
    F32Mul_SSI,
    F64Mul_RRS,
    F64Mul_RRI,
    F64Mul_RSS,
    F64Mul_RSI,
    F64Mul_SRS,
    F64Mul_SRI,
    F64Mul_SSS,
    F64Mul_SSI,
    F32Eq_RRS,
    F32Eq_RRI,
    F32Eq_RSS,
    F32Eq_RSI,
    F32Eq_SRS,
    F32Eq_SRI,
    F32Eq_SSS,
    F32Eq_SSI,
    F64Eq_RRS,
    F64Eq_RRI,
    F64Eq_RSS,
    F64Eq_RSI,
    F64Eq_SRS,
    F64Eq_SRI,
    F64Eq_SSS,
    F64Eq_SSI,
    F32Ne_RRS,
    F32Ne_RRI,
    F32Ne_RSS,
    F32Ne_RSI,
    F32Ne_SRS,
    F32Ne_SRI,
    F32Ne_SSS,
    F32Ne_SSI,
    F64Ne_RRS,
    F64Ne_RRI,
    F64Ne_RSS,
    F64Ne_RSI,
    F64Ne_SRS,
    F64Ne_SRI,
    F64Ne_SSS,
    F64Ne_SSI,
    F32Min_RRS,
    F32Min_RRI,
    F32Min_RSS,
    F32Min_RSI,
    F32Min_SRS,
    F32Min_SRI,
    F32Min_SSS,
    F32Min_SSI,
    F64Min_RRS,
    F64Min_RRI,
    F64Min_RSS,
    F64Min_RSI,
    F64Min_SRS,
    F64Min_SRI,
    F64Min_SSS,
    F64Min_SSI,
    F32Max_RRS,
    F32Max_RRI,
    F32Max_RSS,
    F32Max_RSI,
    F32Max_SRS,
    F32Max_SRI,
    F32Max_SSS,
    F32Max_SSI,
    F64Max_RRS,
    F64Max_RRI,
    F64Max_RSS,
    F64Max_RSI,
    F64Max_SRS,
    F64Max_SRI,
    F64Max_SSS,
    F64Max_SSI,
    I32Sub_RRS,
    I32Sub_RRI,
    I32Sub_RSR,
    I32Sub_RSS,
    I32Sub_RSI,
    I32Sub_RIR,
    I32Sub_RIS,
    I64Sub_RRS,
    I64Sub_RRI,
    I64Sub_RSR,
    I64Sub_RSS,
    I64Sub_RSI,
    I64Sub_RIR,
    I64Sub_RIS,
    I32LtS_RRS,
    I32LtS_RRI,
    I32LtS_RSR,
    I32LtS_RSS,
    I32LtS_RSI,
    I32LtS_RIR,
    I32LtS_RIS,
    I64LtS_RRS,
    I64LtS_RRI,
    I64LtS_RSR,
    I64LtS_RSS,
    I64LtS_RSI,
    I64LtS_RIR,
    I64LtS_RIS,
    I32LtU_RRS,
    I32LtU_RRI,
    I32LtU_RSR,
    I32LtU_RSS,
    I32LtU_RSI,
    I32LtU_RIR,
    I32LtU_RIS,
    I64LtU_RRS,
    I64LtU_RRI,
    I64LtU_RSR,
    I64LtU_RSS,
    I64LtU_RSI,
    I64LtU_RIR,
    I64LtU_RIS,
    I32LeS_RRS,
    I32LeS_RRI,
    I32LeS_RSR,
    I32LeS_RSS,
    I32LeS_RSI,
    I32LeS_RIR,
    I32LeS_RIS,
    I64LeS_RRS,
    I64LeS_RRI,
    I64LeS_RSR,
    I64LeS_RSS,
    I64LeS_RSI,
    I64LeS_RIR,
    I64LeS_RIS,
    I32LeU_RRS,
    I32LeU_RRI,
    I32LeU_RSR,
    I32LeU_RSS,
    I32LeU_RSI,
    I32LeU_RIR,
    I32LeU_RIS,
    I64LeU_RRS,
    I64LeU_RRI,
    I64LeU_RSR,
    I64LeU_RSS,
    I64LeU_RSI,
    I64LeU_RIR,
    I64LeU_RIS,
    I32DivS_RRS,
    I32DivS_RRI,
    I32DivS_RSR,
    I32DivS_RSS,
    I32DivS_RSI,
    I32DivS_RIR,
    I32DivS_RIS,
    I64DivS_RRS,
    I64DivS_RRI,
    I64DivS_RSR,
    I64DivS_RSS,
    I64DivS_RSI,
    I64DivS_RIR,
    I64DivS_RIS,
    I32DivU_RRS,
    I32DivU_RRI,
    I32DivU_RSR,
    I32DivU_RSS,
    I32DivU_RSI,
    I32DivU_RIR,
    I32DivU_RIS,
    I64DivU_RRS,
    I64DivU_RRI,
    I64DivU_RSR,
    I64DivU_RSS,
    I64DivU_RSI,
    I64DivU_RIR,
    I64DivU_RIS,
    I32RemS_RRS,
    I32RemS_RRI,
    I32RemS_RSR,
    I32RemS_RSS,
    I32RemS_RSI,
    I32RemS_RIR,
    I32RemS_RIS,
    I64RemS_RRS,
    I64RemS_RRI,
    I64RemS_RSR,
    I64RemS_RSS,
    I64RemS_RSI,
    I64RemS_RIR,
    I64RemS_RIS,
    I32RemU_RRS,
    I32RemU_RRI,
    I32RemU_RSR,
    I32RemU_RSS,
    I32RemU_RSI,
    I32RemU_RIR,
    I32RemU_RIS,
    I64RemU_RRS,
    I64RemU_RRI,
    I64RemU_RSR,
    I64RemU_RSS,
    I64RemU_RSI,
    I64RemU_RIR,
    I64RemU_RIS,
    I32Shl_RRS,
    I32Shl_RRI,
    I32Shl_RSR,
    I32Shl_RSS,
    I32Shl_RSI,
    I32Shl_RIR,
    I32Shl_RIS,
    I64Shl_RRS,
    I64Shl_RRI,
    I64Shl_RSR,
    I64Shl_RSS,
    I64Shl_RSI,
    I64Shl_RIR,
    I64Shl_RIS,
    I32ShrS_RRS,
    I32ShrS_RRI,
    I32ShrS_RSR,
    I32ShrS_RSS,
    I32ShrS_RSI,
    I32ShrS_RIR,
    I32ShrS_RIS,
    I64ShrS_RRS,
    I64ShrS_RRI,
    I64ShrS_RSR,
    I64ShrS_RSS,
    I64ShrS_RSI,
    I64ShrS_RIR,
    I64ShrS_RIS,
    I32ShrU_RRS,
    I32ShrU_RRI,
    I32ShrU_RSR,
    I32ShrU_RSS,
    I32ShrU_RSI,
    I32ShrU_RIR,
    I32ShrU_RIS,
    I64ShrU_RRS,
    I64ShrU_RRI,
    I64ShrU_RSR,
    I64ShrU_RSS,
    I64ShrU_RSI,
    I64ShrU_RIR,
    I64ShrU_RIS,
    I32Rotl_RRS,
    I32Rotl_RRI,
    I32Rotl_RSR,
    I32Rotl_RSS,
    I32Rotl_RSI,
    I32Rotl_RIR,
    I32Rotl_RIS,
    I64Rotl_RRS,
    I64Rotl_RRI,
    I64Rotl_RSR,
    I64Rotl_RSS,
    I64Rotl_RSI,
    I64Rotl_RIR,
    I64Rotl_RIS,
    I32Rotr_RRS,
    I32Rotr_RRI,
    I32Rotr_RSR,
    I32Rotr_RSS,
    I32Rotr_RSI,
    I32Rotr_RIR,
    I32Rotr_RIS,
    I64Rotr_RRS,
    I64Rotr_RRI,
    I64Rotr_RSR,
    I64Rotr_RSS,
    I64Rotr_RSI,
    I64Rotr_RIR,
    I64Rotr_RIS,
    F32Sub_RRS,
    F32Sub_RRI,
    F32Sub_RSR,
    F32Sub_RSS,
    F32Sub_RSI,
    F32Sub_RIR,
    F32Sub_RIS,
    F64Sub_RRS,
    F64Sub_RRI,
    F64Sub_RSR,
    F64Sub_RSS,
    F64Sub_RSI,
    F64Sub_RIR,
    F64Sub_RIS,
    F32Div_RRS,
    F32Div_RRI,
    F32Div_RSR,
    F32Div_RSS,
    F32Div_RSI,
    F32Div_RIR,
    F32Div_RIS,
    F64Div_RRS,
    F64Div_RRI,
    F64Div_RSR,
    F64Div_RSS,
    F64Div_RSI,
    F64Div_RIR,
    F64Div_RIS,
    F32Copysign_RRS,
    F32Copysign_RRI,
    F32Copysign_RSR,
    F32Copysign_RSS,
    F32Copysign_RSI,
    F32Copysign_RIR,
    F32Copysign_RIS,
    F64Copysign_RRS,
    F64Copysign_RRI,
    F64Copysign_RSR,
    F64Copysign_RSS,
    F64Copysign_RSI,
    F64Copysign_RIR,
    F64Copysign_RIS,
    I32Load_RR,
    I32Load_RS,
    I32Load_RI,
    I32LoadMem0_RR,
    I32LoadMem0_RS,
    I32LoadMem0_RI,
    I32LoadMem0_SR,
    I32LoadMem0_SS,
    I32LoadMem0_SI,
    I64Load_RR,
    I64Load_RS,
    I64Load_RI,
    I64LoadMem0_RR,
    I64LoadMem0_RS,
    I64LoadMem0_RI,
    I64LoadMem0_SR,
    I64LoadMem0_SS,
    I64LoadMem0_SI,
    F32Load_RR,
    F32Load_RS,
    F32Load_RI,
    F32LoadMem0_RR,
    F32LoadMem0_RS,
    F32LoadMem0_RI,
    F32LoadMem0_SR,
    F32LoadMem0_SS,
    F32LoadMem0_SI,
    F64Load_RR,
    F64Load_RS,
    F64Load_RI,
    F64LoadMem0_RR,
    F64LoadMem0_RS,
    F64LoadMem0_RI,
    F64LoadMem0_SR,
    F64LoadMem0_SS,
    F64LoadMem0_SI,
    I32Load8S_RR,
    I32Load8S_RS,
    I32Load8S_RI,
    I32Load8SMem0_RR,
    I32Load8SMem0_RS,
    I32Load8SMem0_RI,
    I32Load8SMem0_SR,
    I32Load8SMem0_SS,
    I32Load8SMem0_SI,
    I64Load8S_RR,
    I64Load8S_RS,
    I64Load8S_RI,
    I64Load8SMem0_RR,
    I64Load8SMem0_RS,
    I64Load8SMem0_RI,
    I64Load8SMem0_SR,
    I64Load8SMem0_SS,
    I64Load8SMem0_SI,
    I32Load8U_RR,
    I32Load8U_RS,
    I32Load8U_RI,
    I32Load8UMem0_RR,
    I32Load8UMem0_RS,
    I32Load8UMem0_RI,
    I32Load8UMem0_SR,
    I32Load8UMem0_SS,
    I32Load8UMem0_SI,
    I64Load8U_RR,
    I64Load8U_RS,
    I64Load8U_RI,
    I64Load8UMem0_RR,
    I64Load8UMem0_RS,
    I64Load8UMem0_RI,
    I64Load8UMem0_SR,
    I64Load8UMem0_SS,
    I64Load8UMem0_SI,
    I32Load16S_RR,
    I32Load16S_RS,
    I32Load16S_RI,
    I32Load16SMem0_RR,
    I32Load16SMem0_RS,
    I32Load16SMem0_RI,
    I32Load16SMem0_SR,
    I32Load16SMem0_SS,
    I32Load16SMem0_SI,
    I64Load16S_RR,
    I64Load16S_RS,
    I64Load16S_RI,
    I64Load16SMem0_RR,
    I64Load16SMem0_RS,
    I64Load16SMem0_RI,
    I64Load16SMem0_SR,
    I64Load16SMem0_SS,
    I64Load16SMem0_SI,
    I32Load16U_RR,
    I32Load16U_RS,
    I32Load16U_RI,
    I32Load16UMem0_RR,
    I32Load16UMem0_RS,
    I32Load16UMem0_RI,
    I32Load16UMem0_SR,
    I32Load16UMem0_SS,
    I32Load16UMem0_SI,
    I64Load16U_RR,
    I64Load16U_RS,
    I64Load16U_RI,
    I64Load16UMem0_RR,
    I64Load16UMem0_RS,
    I64Load16UMem0_RI,
    I64Load16UMem0_SR,
    I64Load16UMem0_SS,
    I64Load16UMem0_SI,
    I64Load32S_RR,
    I64Load32S_RS,
    I64Load32S_RI,
    I64Load32SMem0_RR,
    I64Load32SMem0_RS,
    I64Load32SMem0_RI,
    I64Load32SMem0_SR,
    I64Load32SMem0_SS,
    I64Load32SMem0_SI,
    I64Load32U_RR,
    I64Load32U_RS,
    I64Load32U_RI,
    I64Load32UMem0_RR,
    I64Load32UMem0_RS,
    I64Load32UMem0_RI,
    I64Load32UMem0_SR,
    I64Load32UMem0_SS,
    I64Load32UMem0_SI,
    I32Store_RS,
    I32Store_RI,
    I32Store_SR,
    I32Store_SS,
    I32Store_SI,
    I32Store_IR,
    I32Store_IS,
    I32Store_II,
    I32StoreMem0_RS,
    I32StoreMem0_RI,
    I32StoreMem0_SR,
    I32StoreMem0_SS,
    I32StoreMem0_SI,
    I32StoreMem0_IR,
    I32StoreMem0_IS,
    I32StoreMem0_II,
    I64Store_RS,
    I64Store_RI,
    I64Store_SR,
    I64Store_SS,
    I64Store_SI,
    I64Store_IR,
    I64Store_IS,
    I64Store_II,
    I64StoreMem0_RS,
    I64StoreMem0_RI,
    I64StoreMem0_SR,
    I64StoreMem0_SS,
    I64StoreMem0_SI,
    I64StoreMem0_IR,
    I64StoreMem0_IS,
    I64StoreMem0_II,
    F32Store_RR,
    F32Store_RS,
    F32Store_RI,
    F32Store_SR,
    F32Store_SS,
    F32Store_SI,
    F32Store_IR,
    F32Store_IS,
    F32Store_II,
    F32StoreMem0_RR,
    F32StoreMem0_RS,
    F32StoreMem0_RI,
    F32StoreMem0_SR,
    F32StoreMem0_SS,
    F32StoreMem0_SI,
    F32StoreMem0_IR,
    F32StoreMem0_IS,
    F32StoreMem0_II,
    F64Store_RR,
    F64Store_RS,
    F64Store_RI,
    F64Store_SR,
    F64Store_SS,
    F64Store_SI,
    F64Store_IR,
    F64Store_IS,
    F64Store_II,
    F64StoreMem0_RR,
    F64StoreMem0_RS,
    F64StoreMem0_RI,
    F64StoreMem0_SR,
    F64StoreMem0_SS,
    F64StoreMem0_SI,
    F64StoreMem0_IR,
    F64StoreMem0_IS,
    F64StoreMem0_II,
    I32Store8_RS,
    I32Store8_RI,
    I32Store8_SR,
    I32Store8_SS,
    I32Store8_SI,
    I32Store8_IR,
    I32Store8_IS,
    I32Store8_II,
    I32Store8Mem0_RS,
    I32Store8Mem0_RI,
    I32Store8Mem0_SR,
    I32Store8Mem0_SS,
    I32Store8Mem0_SI,
    I32Store8Mem0_IR,
    I32Store8Mem0_IS,
    I32Store8Mem0_II,
    I64Store8_RS,
    I64Store8_RI,
    I64Store8_SR,
    I64Store8_SS,
    I64Store8_SI,
    I64Store8_IR,
    I64Store8_IS,
    I64Store8_II,
    I64Store8Mem0_RS,
    I64Store8Mem0_RI,
    I64Store8Mem0_SR,
    I64Store8Mem0_SS,
    I64Store8Mem0_SI,
    I64Store8Mem0_IR,
    I64Store8Mem0_IS,
    I64Store8Mem0_II,
    I32Store16_RS,
    I32Store16_RI,
    I32Store16_SR,
    I32Store16_SS,
    I32Store16_SI,
    I32Store16_IR,
    I32Store16_IS,
    I32Store16_II,
    I32Store16Mem0_RS,
    I32Store16Mem0_RI,
    I32Store16Mem0_SR,
    I32Store16Mem0_SS,
    I32Store16Mem0_SI,
    I32Store16Mem0_IR,
    I32Store16Mem0_IS,
    I32Store16Mem0_II,
    I64Store16_RS,
    I64Store16_RI,
    I64Store16_SR,
    I64Store16_SS,
    I64Store16_SI,
    I64Store16_IR,
    I64Store16_IS,
    I64Store16_II,
    I64Store16Mem0_RS,
    I64Store16Mem0_RI,
    I64Store16Mem0_SR,
    I64Store16Mem0_SS,
    I64Store16Mem0_SI,
    I64Store16Mem0_IR,
    I64Store16Mem0_IS,
    I64Store16Mem0_II,
    I64Store32_RS,
    I64Store32_RI,
    I64Store32_SR,
    I64Store32_SS,
    I64Store32_SI,
    I64Store32_IR,
    I64Store32_IS,
    I64Store32_II,
    I64Store32Mem0_RS,
    I64Store32Mem0_RI,
    I64Store32Mem0_SR,
    I64Store32Mem0_SS,
    I64Store32Mem0_SI,
    I64Store32Mem0_IR,
    I64Store32Mem0_IS,
    I64Store32Mem0_II,
    Select,
    SelectI32_RSSS,
    SelectI32_RSSI,
    SelectI32_RSIS,
    SelectI32_RSII,
    SelectI64_RRSS,
    SelectI64_RRSI,
    SelectI64_RRIS,
    SelectI64_RRII,
    SelectI64_RSRS,
    SelectI64_RSRI,
    SelectI64_RSSR,
    SelectI64_RSSS,
    SelectI64_RSSI,
    SelectI64_RSIR,
    SelectI64_RSIS,
    SelectI64_RSII,
    SelectF32_RRSS,
    SelectF32_RRSI,
    SelectF32_RRIS,
    SelectF32_RRII,
    SelectF32_RSRS,
    SelectF32_RSRI,
    SelectF32_RSSR,
    SelectF32_RSSS,
    SelectF32_RSSI,
    SelectF32_RSIR,
    SelectF32_RSIS,
    SelectF32_RSII,
    SelectF64_RRSS,
    SelectF64_RRSI,
    SelectF64_RRIS,
    SelectF64_RRII,
    SelectF64_RSRS,
    SelectF64_RSRI,
    SelectF64_RSSR,
    SelectF64_RSSS,
    SelectF64_RSSI,
    SelectF64_RSIR,
    SelectF64_RSIS,
    SelectF64_RSII,
    TableSize_R,
    TableSize_S,
    TableGet_RR,
    TableGet_RS,
    TableGet_RI,
    TableSet_RS,
    TableSet_RI,
    TableSet_SR,
    TableSet_SS,
    TableSet_SI,
    TableSet_IR,
    TableSet_IS,
    TableSet_II,
    TableGrow,
    TableCopy,
    TableFill,
    TableInit,
    MemorySize_R,
    MemorySize_S,
    MemoryGrow,
    MemoryCopy,
    MemoryFill,
    MemoryInit,
    CallInternal,
    ReturnCallInternal,
    CallImported,
    ReturnCallImported,
    CallIndirect_R,
    CallIndirect_S,
    CallIndirect_I,
    ReturnCallIndirect_R,
    ReturnCallIndirect_S,
    ReturnCallIndirect_I,
}
impl Copy for OpCode {}
impl Clone for OpCode {
    fn clone(&self) -> Self {
        *self
    }
}
