# arch_sec_papers

# 2022

* MICRO 2022

* ISCA 2022
  
  * **Axiomatic Hardware-Software Contracts for Security**
  * **PPMLAC: High Performance Chipset Architecture for Secure Multi-Party Computation**
  * **INSPIRE: In-Storage Private Information Retrieval via Protocol and Architecture Co-design**
  * **SoftVN: Efficient Memory Protection via Software-Provided Version Numbers**
  * **CraterLake: A Hardware Accelerator for Efficient Unbounded Computation on Encrypted Data**
  * [**PS-ORAM: Efficient Crash Consistency Support for Oblivious RAM on NVM**](https://arxiv.org/pdf/2011.03669.pdf)
  * [**There's Always a Bigger Fish: A Clarifying Analysis of a Machine-Learning-Assisted Side-Channel Attack**](https://people.csail.mit.edu/mengjia/data/Bigger_Fish_ISCA_2022.pdf)
  * **MOESI-prime: Preventing Coherence-Induced Hammering in Commodity Workloads**
  * [**PACMAN: Attacking ARM Pointer Authentication with Speculative Execution**](https://pacmanattack.com/paper.pdf)
    * [website](https://pacmanattack.com/)
  * [**MGX: Near-Zero Overhead Memory Protection for Data-Intensive Accelerators**](https://arxiv.org/pdf/2004.09679.pdf)
  * **Hydra: Enabling Low-Overhead Mitigation of Row-Hammer at Ultra-Low Thresholds via Hybrid Tracking**
  * [**BTS: An Accelerator for Bootstrappable Fully Homomorphic Encryption**](https://arxiv.org/pdf/2112.15479.pdf)

* HPCA 2022
  
  * [**Leaky Frontends: Security Vulnerabilities in Processor Frontends**](https://arxiv.org/pdf/2105.12224.pdf)
    * [codes](https://caslab.csl.yale.edu/code/leaky-frontends/)
  * [**DPrime+DAbort: A High-Precision and Timer-Free Directory-Based Side-Channel Attack in Non-Inclusive Cache Hierarchies using Intel TSX**](https://ieeexplore.ieee.org/document/9773224)
  * [**Abusing Cache Line Dirty States to Leak Information in Commercial Processors**](https://arxiv.org/abs/2104.08559)
    * [codes](https://github.com/Yujie-Cui/WB-channels)
  * [**unXpec: Breaking Undo-Based Safe Speculation**](https://list.zju.edu.cn/kaibu/unxpec.pdf)
    * [codes](https://github.com/RISEGp/unXpec)
    * [slides](https://list.zju.edu.cn/kaibu/unxpec.pptx)
  * [**Adaptive Security Support for Heterogeneous Memory on GPUs**](https://people.engr.ncsu.edu/hzhou/HPCA22_SHM.pdf)
  * [**TNPU: Supporting Trusted Execution with Tree-Less Integrity Protection for Neural Processing Unit**](https://myshlee417.github.io/files/tnpu_hpca_2022.pdf)
    * [slides](https://myshlee417.github.io/files/tnpu_slide_hpca_2022.pdf)
  * [**SecNDP: Secure Near-Data Processing with Untrusted Memory**](https://hsienhsinlee.github.io/MARS/pub/hpca2022-1.pdf)
  * [**HyBP: Hybrid Isolation-Randomization Secure Branch Predictor**](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9773264)
  * [**IR-ORAM: Path Access Type Based Memory Intensity Reduction for Path-ORAM**](https://mehrnoosh.net/publication/IR-ORAM-HPCA'22.pdf)
  * [**SafeGuard: Reducing the Security Risk from Row-Hammer via Low-Cost Integrity Protection**](https://memlab.ece.gatech.edu/papers/HPCA_2022_1.pdf)

* ASPLOS 2022
  
  * [**Pinned Loads: Taming Speculative Loads in Secure Processors**](https://iacoma.cs.uiuc.edu/iacoma-papers/asplos22_2.pdf)
    * [codes](https://github.com/zzrcxb/PinnedLoads)
  * [**DAGguise: Mitigating Memory Timing Side Channels**](https://people.csail.mit.edu/mengjia/data/DAGguise_ASPLOS22.pdf)
    * [codes](https://github.com/CSAIL-Arch-Sec/DAGguise)
    * [slides](https://people.csail.mit.edu/mengjia/data/DAGguise_presentation.pdf)
  * [**SRAM Has No Chill: Exploiting Power Domain Separation to Steal On-chip Secrets**](http://static1.1.sqspcdn.com/static/f/543048/28505993/1646325160627/VoltBoot_ASPLOS_2022.pdf?token=RW5qYuOJXe9ll%2BucFGJh80SP5F8%3D)
  * [**Randomized Row-Swap: Mitigating Row Hammer by Breaking Spatial Correlation Between Aggressor and Victim Rows**](https://memlab.ece.gatech.edu/papers/ASPLOS_2022_3.pdf)
    * [slides](https://gururaj-s.github.io/assets/slides/ASPLOS22_Saileshwar_slides.pdf)
  * [**ShEF: Shielded Enclaves for Cloud FPGAs**](https://arxiv.org/pdf/2103.03500.pdf)
  * [**Invisible Bits: Hiding Secret Messages in SRAMâ€™s Analog Domain**](https://dl.acm.org/doi/pdf/10.1145/3503222.3507756)

* S&P 2022
  
  * [**MeshUp: Stateless Cache Side-channel Attack on CPU Mesh**](https://cpb-us-e2.wpmucdn.com/faculty.sites.uci.edu/dist/5/764/files/2022/01/oakland22.pdf)
    * [codes](https://github.com/stefan1wan/MeshUp)
  * [**Graphics Peeping Unit: Exploiting EM Side-Channel Information of GPUs to Eavesdrop on Your Neighbors**](http://fan-yao.com/paper/2022_SP_EM.pdf)
  * [**SpecHammer: Combining Spectre and Rowhammer for New Speculative Attacks**](https://rtcl.eecs.umich.edu/rtclweb/assets/publications/2022/oakland22-tobah.pdf)
  * [**Spook.js: Attacking Chrome Strict Site Isolation via Speculative Execution**](https://www.spookjs.com/files/spook-js.pdf)

* SEC 2022
  
  * [**Double Trouble: Combined Heterogeneous Attacks on Non-Inclusive Cache Hierarchies**](https://www.usenix.org/system/files/sec22fall_purnal.pdf)
    * [codes](https://github.com/KULeuven-COSIC/Double-Trouble)
  * [**SecSMT: Securing SMT Processors against Contention-Based Covert Channels**](https://www.usenix.org/system/files/sec22summer_taram.pdf)
  * [**AMD Prefetch Attacks through Power and Time**](https://www.usenix.org/system/files/sec22summer_lipp.pdf)
  * [**Rapid Prototyping for Microarchitectural Attacks**](https://www.usenix.org/system/files/sec22summer_easdon.pdf)

* NDSS 2022
  
  * [**Remote Memory-Deduplication Attacks**](https://arxiv.org/pdf/2111.08553.pdf)
  * [**Chunked-Cache: On-Demand and Scalable Cache Isolation for Security Architectures**](https://arxiv.org/pdf/2110.08139.pdf)
  * [**KASPER: Scanning for Generalized Transient Execution Gadgets in the Linux**](https://download.vusec.net/papers/kasper_ndss22.pdf)

# 2021

* CCS 2021
  
  * [**Prime+Scope: Overcoming the Observer Effect for High-Precision Cache Contention Attacks**](https://www.esat.kuleuven.be/cosic/publications/article-3405.pdf)
  * [**Exorcising Spectres with Secure Compilers**](https://publications.cispa.saarland/3501/1/fp034-patrignaniA.pdf)
  * [**CROSSLINE: Breaking ``Security-by-Crash'' based Memory Isolation in AMD SEV**](https://arxiv.org/pdf/2008.00146.pdf)
  * [**SmashEx: Smashing SGX Enclaves Using Exceptions**](https://n.ethz.ch/~sshivaji/publications/smashex_ccs21.pdf)

* S&P 2021
  
  * [**Randomized Last-Level Caches Are Still Vulnerable to Cache Side-Channel Attacks! But We Can Fix It**](https://arxiv.org/pdf/2008.01957.pdf)
