#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Sep 28 13:41:52 2022
# Process ID: 7680
# Current directory: D:/intelligent_traffic_light/optimized_intellight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2076 D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight_v2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_v2_intellight_0_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_intellight_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference intellight_v2_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:user:intellight:1.0 - intellight_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Successfully read diagram <intellight_v2> from block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_CU_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_v2_MII_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MII_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_v2_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_QA_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_v2_RD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_RD_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_v2_SD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_SD_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_v2_PG_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_PG_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:user:intellight:1.0 - intellight_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Successfully read diagram <intellight> from block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-3420] Updated intellight_QA_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_RD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-3420] Updated intellight_RD_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_MII_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-3420] Updated intellight_MII_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-3420] Updated intellight_CU_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_SD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-3420] Updated intellight_SD_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference intellight_PG_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-3420] Updated intellight_PG_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference simulate_QA_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Successfully read diagram <simulate> from block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd>
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-3420] Updated simulate_QA_0_2 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference simulate_RD_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-3420] Updated simulate_RD_0_2 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference simulate_MII_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-3420] Updated simulate_MII_0_2 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference simulate_CU_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-3420] Updated simulate_CU_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference simulate_SD_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-3420] Updated simulate_SD_0_2 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.812 ; gain = 0.000
update_module_reference simulate_PG_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-3420] Updated simulate_PG_0_2 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.812 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 13:49:36 2022...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
