# RISC-V Instruction Set

[TOC]



## Res
ðŸ  https://riscv.org
ðŸ“‚ https://riscv.org/technical/specifications/

ðŸ“‚ https://msyksphinz-self.github.io/riscv-isadoc/html/index.html
RISC-V Instruction Set Specifications

ðŸ” https://marks.page/riscv/
This document contains a brief listing of instructions and pseudocode for the RISC-V â€œIâ€Â _(Integer)_Â and â€œMâ€Â _(Multiply-Divide)_Â extensions. TheÂ [RISC-V Assembler Reference](https://marks.page/riscv/asm)Â contains information on programming in assembly language for RISC-V. For detailed information on the instruction set refer to theÂ [RISC-V ISA Specification](https://riscv.org/specifications/). This project is a continuation of previous work byÂ [michaeljclark](https://github.com/michaeljclark).


### Related Topics
â†— [RISC-V ISA Based ASM](../../../../../ðŸ‘©â€ðŸ’»%20Computer%20Languages%20&%20Programming%20Methodology/ASM%20(Assembly%20Languages)/RISC-V%20ISA%20Based%20ASM/RISC-V%20ISA%20Based%20ASM.md)



## Intro
> ðŸ”— https://en.wikipedia.org/wiki/RISC-V

**RISC-V** (pronounced "risk-five") is an **open standard instruction set architecture (ISA)** based on established **reduced instruction set computer (RISC)** principles. The project began in 2010 at the University of California, Berkeley, transferred to the RISC-V Foundation in 2015, and on to RISC-V International, a Swiss non-profit entity, in November 2019. Like several other RISC ISAs, including Amber (ARMv2), OpenPOWER, OpenSPARC / LEON, and OpenRISC, RISC-V is offered under royalty-free open-source licenses. The documents defining the RISC-V instruction set architecture (ISA) are offered under the BSD License.

Mainline support for RISC-V ISA was added to the Linux 5.17 kernel, in 2022, along with its toolchain. In July 2023, RISC-V, in its 64-bit variant called riscv64, was included as an official architecture of Linux distribution Debian, in its unstable version. The goal of this project was "to have Debian ready to install and run on systems implementing a variant of the RISC-V ISA."

RISC-V International members, like SiFive, Andes Technology, Alibaba's Damo Academy, Raspberry Pi, or Akeana, are offering or have announced commercial Systems On a Chip (SoC) that incorporate one or more RISC-V compatible CPU cores.



## Ref
