Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 79a0e152eff54071b2d500b810e8723e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CSSTE_behav xil_defaultlib.CSSTE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_operation' [C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.SCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.MUX2T1_64
Compiling module xil_defaultlib.P2S
Compiling module unisims_ver.INV
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.OR4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.OR3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.OR2
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.HexTo8SEG
Compiling module xil_defaultlib.SSeg_map
Compiling module xil_defaultlib.SSeg7_Dev
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.VgaController
Compiling module xil_defaultlib.VgaDisplay
Compiling module xil_defaultlib.Hex2Ascii
Compiling module xil_defaultlib.VgaDebugger
Compiling module xil_defaultlib.VGA
Compiling module xil_defaultlib.CSSTE
Compiling module xil_defaultlib.glbl
Built simulation snapshot CSSTE_behav
