

================================================================
== Vitis HLS Report for 'cnn_Pipeline_VITIS_LOOP_21_224'
================================================================
* Date:           Tue Jan 28 03:38:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_2  |       14|       14|         2|          1|          1|    14|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn.cpp:21]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln21 = store i5 0, i5 %j" [cnn.cpp:21]   --->   Operation 7 'store' 'store_ln21' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.24"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_18 = load i5 %j" [cnn.cpp:21]   --->   Operation 9 'load' 'j_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.82ns)   --->   "%icmp_ln21 = icmp_ult  i5 %j_18, i5 28" [cnn.cpp:21]   --->   Operation 10 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc12.24.exitStub, void %for.inc.24.split" [cnn.cpp:21]   --->   Operation 11 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_111_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 21, i5 %j_18" [cnn.cpp:23]   --->   Operation 12 'bitconcatenate' 'tmp_111_cast' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %tmp_111_cast" [cnn.cpp:23]   --->   Operation 13 'zext' 'zext_ln23' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln23" [cnn.cpp:23]   --->   Operation 14 'getelementptr' 'input_r_addr' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%add_ln21 = add i5 %j_18, i5 2" [cnn.cpp:21]   --->   Operation 15 'add' 'add_ln21' <Predicate = (icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln21 = or i5 %j_18, i5 1" [cnn.cpp:21]   --->   Operation 16 'or' 'or_ln21' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_112_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 21, i5 %or_ln21" [cnn.cpp:23]   --->   Operation 17 'bitconcatenate' 'tmp_112_cast' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i10 %tmp_112_cast" [cnn.cpp:23]   --->   Operation 18 'zext' 'zext_ln23_29' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_r_addr_10 = getelementptr i16 %input_r, i64 0, i64 %zext_ln23_29" [cnn.cpp:23]   --->   Operation 19 'getelementptr' 'input_r_addr_10' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.29ns)   --->   "%input_r_load = load i10 %input_r_addr" [cnn.cpp:23]   --->   Operation 20 'load' 'input_r_load' <Predicate = (icmp_ln21)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%input_r_load_10 = load i10 %input_r_addr_10" [cnn.cpp:23]   --->   Operation 21 'load' 'input_r_load_10' <Predicate = (icmp_ln21)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 22 [1/1] (0.89ns)   --->   "%switch_ln23 = switch i5 %j_18, void %arrayidx1114.24.1.case.28, i5 0, void %arrayidx1114.24.1.case.2, i5 2, void %arrayidx1114.24.1.case.4, i5 4, void %arrayidx1114.24.1.case.6, i5 6, void %arrayidx1114.24.1.case.8, i5 8, void %arrayidx1114.24.1.case.10, i5 10, void %arrayidx1114.24.1.case.12, i5 12, void %arrayidx1114.24.1.case.14, i5 14, void %arrayidx1114.24.1.case.16, i5 16, void %arrayidx1114.24.1.case.18, i5 18, void %arrayidx1114.24.1.case.20, i5 20, void %arrayidx1114.24.1.case.22, i5 22, void %arrayidx1114.24.1.case.24, i5 24, void %arrayidx1114.24.1.case.26" [cnn.cpp:23]   --->   Operation 22 'switch' 'switch_ln23' <Predicate = (icmp_ln21)> <Delay = 0.89>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln21 = store i5 %add_ln21, i5 %j" [cnn.cpp:21]   --->   Operation 23 'store' 'store_ln21' <Predicate = (icmp_ln21)> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc.24" [cnn.cpp:21]   --->   Operation 24 'br' 'br_ln21' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%local_input_31_addr = getelementptr i16 %local_input_31, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 25 'getelementptr' 'local_input_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%local_input_32_addr = getelementptr i16 %local_input_32, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 26 'getelementptr' 'local_input_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%local_input_33_addr = getelementptr i16 %local_input_33, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 27 'getelementptr' 'local_input_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%local_input_34_addr = getelementptr i16 %local_input_34, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 28 'getelementptr' 'local_input_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%local_input_35_addr = getelementptr i16 %local_input_35, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 29 'getelementptr' 'local_input_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%local_input_36_addr = getelementptr i16 %local_input_36, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 30 'getelementptr' 'local_input_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%local_input_37_addr = getelementptr i16 %local_input_37, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 31 'getelementptr' 'local_input_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%local_input_38_addr = getelementptr i16 %local_input_38, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 32 'getelementptr' 'local_input_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%local_input_39_addr = getelementptr i16 %local_input_39, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 33 'getelementptr' 'local_input_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%local_input_40_addr = getelementptr i16 %local_input_40, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 34 'getelementptr' 'local_input_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%local_input_41_addr = getelementptr i16 %local_input_41, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 35 'getelementptr' 'local_input_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%local_input_42_addr = getelementptr i16 %local_input_42, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 36 'getelementptr' 'local_input_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_input_43_addr = getelementptr i16 %local_input_43, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 37 'getelementptr' 'local_input_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_input_44_addr = getelementptr i16 %local_input_44, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 38 'getelementptr' 'local_input_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%local_input_45_addr = getelementptr i16 %local_input_45, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 39 'getelementptr' 'local_input_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%local_input_46_addr = getelementptr i16 %local_input_46, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 40 'getelementptr' 'local_input_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%local_input_47_addr = getelementptr i16 %local_input_47, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 41 'getelementptr' 'local_input_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%local_input_48_addr = getelementptr i16 %local_input_48, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 42 'getelementptr' 'local_input_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%local_input_49_addr = getelementptr i16 %local_input_49, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 43 'getelementptr' 'local_input_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%local_input_50_addr = getelementptr i16 %local_input_50, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 44 'getelementptr' 'local_input_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%local_input_51_addr = getelementptr i16 %local_input_51, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 45 'getelementptr' 'local_input_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%local_input_52_addr = getelementptr i16 %local_input_52, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 46 'getelementptr' 'local_input_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%local_input_53_addr = getelementptr i16 %local_input_53, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 47 'getelementptr' 'local_input_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%local_input_54_addr = getelementptr i16 %local_input_54, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 48 'getelementptr' 'local_input_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%local_input_55_addr = getelementptr i16 %local_input_55, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 49 'getelementptr' 'local_input_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%local_input_56_addr = getelementptr i16 %local_input_56, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 50 'getelementptr' 'local_input_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%local_input_57_addr = getelementptr i16 %local_input_57, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 51 'getelementptr' 'local_input_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%local_input_58_addr = getelementptr i16 %local_input_58, i64 0, i64 8" [cnn.cpp:21]   --->   Operation 52 'getelementptr' 'local_input_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cnn.cpp:21]   --->   Operation 53 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [cnn.cpp:21]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [cnn.cpp:21]   --->   Operation 55 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (1.29ns)   --->   "%input_r_load = load i10 %input_r_addr" [cnn.cpp:23]   --->   Operation 56 'load' 'input_r_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_2 : Operation 57 [1/2] (1.29ns)   --->   "%input_r_load_10 = load i10 %input_r_addr_10" [cnn.cpp:23]   --->   Operation 57 'load' 'input_r_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_2 : Operation 58 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_55_addr" [cnn.cpp:23]   --->   Operation 58 'store' 'store_ln23' <Predicate = (j_18 == 24)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 59 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_56_addr" [cnn.cpp:23]   --->   Operation 59 'store' 'store_ln23' <Predicate = (j_18 == 24)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 60 'br' 'br_ln23' <Predicate = (j_18 == 24)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_53_addr" [cnn.cpp:23]   --->   Operation 61 'store' 'store_ln23' <Predicate = (j_18 == 22)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 62 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_54_addr" [cnn.cpp:23]   --->   Operation 62 'store' 'store_ln23' <Predicate = (j_18 == 22)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 63 'br' 'br_ln23' <Predicate = (j_18 == 22)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_51_addr" [cnn.cpp:23]   --->   Operation 64 'store' 'store_ln23' <Predicate = (j_18 == 20)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 65 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_52_addr" [cnn.cpp:23]   --->   Operation 65 'store' 'store_ln23' <Predicate = (j_18 == 20)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 66 'br' 'br_ln23' <Predicate = (j_18 == 20)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_49_addr" [cnn.cpp:23]   --->   Operation 67 'store' 'store_ln23' <Predicate = (j_18 == 18)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 68 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_50_addr" [cnn.cpp:23]   --->   Operation 68 'store' 'store_ln23' <Predicate = (j_18 == 18)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 69 'br' 'br_ln23' <Predicate = (j_18 == 18)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_47_addr" [cnn.cpp:23]   --->   Operation 70 'store' 'store_ln23' <Predicate = (j_18 == 16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 71 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_48_addr" [cnn.cpp:23]   --->   Operation 71 'store' 'store_ln23' <Predicate = (j_18 == 16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 72 'br' 'br_ln23' <Predicate = (j_18 == 16)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_45_addr" [cnn.cpp:23]   --->   Operation 73 'store' 'store_ln23' <Predicate = (j_18 == 14)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 74 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_46_addr" [cnn.cpp:23]   --->   Operation 74 'store' 'store_ln23' <Predicate = (j_18 == 14)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 75 'br' 'br_ln23' <Predicate = (j_18 == 14)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_43_addr" [cnn.cpp:23]   --->   Operation 76 'store' 'store_ln23' <Predicate = (j_18 == 12)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 77 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_44_addr" [cnn.cpp:23]   --->   Operation 77 'store' 'store_ln23' <Predicate = (j_18 == 12)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 78 'br' 'br_ln23' <Predicate = (j_18 == 12)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_41_addr" [cnn.cpp:23]   --->   Operation 79 'store' 'store_ln23' <Predicate = (j_18 == 10)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 80 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_42_addr" [cnn.cpp:23]   --->   Operation 80 'store' 'store_ln23' <Predicate = (j_18 == 10)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 81 'br' 'br_ln23' <Predicate = (j_18 == 10)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_39_addr" [cnn.cpp:23]   --->   Operation 82 'store' 'store_ln23' <Predicate = (j_18 == 8)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 83 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_40_addr" [cnn.cpp:23]   --->   Operation 83 'store' 'store_ln23' <Predicate = (j_18 == 8)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 84 'br' 'br_ln23' <Predicate = (j_18 == 8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_37_addr" [cnn.cpp:23]   --->   Operation 85 'store' 'store_ln23' <Predicate = (j_18 == 6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 86 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_38_addr" [cnn.cpp:23]   --->   Operation 86 'store' 'store_ln23' <Predicate = (j_18 == 6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 87 'br' 'br_ln23' <Predicate = (j_18 == 6)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_35_addr" [cnn.cpp:23]   --->   Operation 88 'store' 'store_ln23' <Predicate = (j_18 == 4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 89 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_36_addr" [cnn.cpp:23]   --->   Operation 89 'store' 'store_ln23' <Predicate = (j_18 == 4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 90 'br' 'br_ln23' <Predicate = (j_18 == 4)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_33_addr" [cnn.cpp:23]   --->   Operation 91 'store' 'store_ln23' <Predicate = (j_18 == 2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 92 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_34_addr" [cnn.cpp:23]   --->   Operation 92 'store' 'store_ln23' <Predicate = (j_18 == 2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 93 'br' 'br_ln23' <Predicate = (j_18 == 2)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_31_addr" [cnn.cpp:23]   --->   Operation 94 'store' 'store_ln23' <Predicate = (j_18 == 0)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 95 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_32_addr" [cnn.cpp:23]   --->   Operation 95 'store' 'store_ln23' <Predicate = (j_18 == 0)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 96 'br' 'br_ln23' <Predicate = (j_18 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load, i4 %local_input_57_addr" [cnn.cpp:23]   --->   Operation 97 'store' 'store_ln23' <Predicate = (j_18 != 0 & j_18 != 2 & j_18 != 4 & j_18 != 6 & j_18 != 8 & j_18 != 10 & j_18 != 12 & j_18 != 14 & j_18 != 16 & j_18 != 18 & j_18 != 20 & j_18 != 22 & j_18 != 24)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 98 [1/1] (0.73ns)   --->   "%store_ln23 = store i16 %input_r_load_10, i4 %local_input_58_addr" [cnn.cpp:23]   --->   Operation 98 'store' 'store_ln23' <Predicate = (j_18 != 0 & j_18 != 2 & j_18 != 4 & j_18 != 6 & j_18 != 8 & j_18 != 10 & j_18 != 12 & j_18 != 14 & j_18 != 16 & j_18 != 18 & j_18 != 20 & j_18 != 22 & j_18 != 24)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1114.24.1.exit" [cnn.cpp:23]   --->   Operation 99 'br' 'br_ln23' <Predicate = (j_18 != 0 & j_18 != 2 & j_18 != 4 & j_18 != 6 & j_18 != 8 & j_18 != 10 & j_18 != 12 & j_18 != 14 & j_18 != 16 & j_18 != 18 & j_18 != 20 & j_18 != 22 & j_18 != 24)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.757ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', cnn.cpp:21) of constant 0 on local variable 'j', cnn.cpp:21 [32]  (0.460 ns)
	'load' operation 5 bit ('j', cnn.cpp:21) on local variable 'j', cnn.cpp:21 [35]  (0.000 ns)
	'getelementptr' operation 10 bit ('input_r_addr', cnn.cpp:23) [69]  (0.000 ns)
	'load' operation 16 bit ('input_r_load', cnn.cpp:23) on array 'input_r' [78]  (1.297 ns)

 <State 2>: 2.027ns
The critical path consists of the following:
	'load' operation 16 bit ('input_r_load', cnn.cpp:23) on array 'input_r' [78]  (1.297 ns)
	'store' operation 0 bit ('store_ln23', cnn.cpp:23) of variable 'input_r_load', cnn.cpp:23 on array 'local_input_53' [86]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
