{
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port clk_240mhz -pg 1 -y 710 -defaultsOSRD
preplace port axi_c2c_v7_to_zynq_link_status -pg 1 -y 640 -defaultsOSRD
preplace port BRAM_CTRL_INPUT_RAM_0 -pg 1 -y 60 -defaultsOSRD
preplace port BRAM_CTRL_INPUT_RAM_1 -pg 1 -y 300 -defaultsOSRD
preplace port clk_50mhz -pg 1 -y 970 -defaultsOSRD
preplace port axi_c2c_v7_to_zynq_clk -pg 1 -y 600 -defaultsOSRD
preplace port BRAM_CTRL_INPUT_RAM_2 -pg 1 -y 440 -defaultsOSRD
preplace port clk_200_diff_in -pg 1 -y 640 -defaultsOSRD
preplace port BRAM_CTRL_OUTPUT_RAM_0 -pg 1 -y 780 -defaultsOSRD
preplace port BRAM_CTRL_REG_FILE -pg 1 -y 180 -defaultsOSRD
preplace port axi_c2c_zynq_to_v7_clk -pg 1 -y 720 -defaultsOSRD
preplace port BRAM_CTRL_OUTPUT_RAM_1 -pg 1 -y 900 -defaultsOSRD
preplace port axi_c2c_zynq_to_v7_reset -pg 1 -y 480 -defaultsOSRD
preplace portBus axi_c2c_zynq_to_v7_data -pg 1 -y 740 -defaultsOSRD
preplace portBus axi_c2c_v7_to_zynq_data -pg 1 -y 620 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 3 -y 1070 -defaultsOSRD
preplace inst axi_bram_ctrl_reg_file -pg 1 -lvl 3 -y 180 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 500 -defaultsOSRD
preplace inst axi_bram_ctrl_input_ram_0 -pg 1 -lvl 3 -y 60 -defaultsOSRD
preplace inst axi_bram_ctrl_input_ram_1 -pg 1 -lvl 3 -y 300 -defaultsOSRD
preplace inst axi_bram_ctrl_input_ram_2 -pg 1 -lvl 3 -y 440 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 280 -defaultsOSRD
preplace inst axi_bram_ctrl_output_ram_0 -pg 1 -lvl 3 -y 780 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 640 -defaultsOSRD
preplace inst axi_bram_ctrl_output_ram_1 -pg 1 -lvl 3 -y 900 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 3 -y 600 -defaultsOSRD
preplace netloc axi_chip2chip_0_m_axi_lite 1 1 3 410 520 760J 370 1240
preplace netloc clk_wiz_0_locked 1 0 3 10 410 380J 550 690
preplace netloc axi_bram_ctrl_1_BRAM_PORTA2 1 3 1 NJ
preplace netloc axi_bram_ctrl_input_ram_2_BRAM_PORTA 1 3 1 N
preplace netloc axi_bram_ctrl_output_ram_1_BRAM_PORTA 1 3 1 N
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 690
preplace netloc axi_chip2chip_0_axi_c2c_link_status_out 1 3 1 NJ
preplace netloc ARESETN_1 1 1 2 400 530 720
preplace netloc axi_bram_ctrl_output_ram_0_BRAM_PORTA 1 3 1 N
preplace netloc m_aresetn_1 1 0 1 NJ
preplace netloc clk_200_diff_in_1 1 0 2 NJ 640 NJ
preplace netloc vio_0_probe_out0 1 1 2 390 540 750
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 770
preplace netloc axi_c2c_zynq_to_v7_clk_1 1 0 3 NJ 720 360J 730 790J
preplace netloc axi_bram_ctrl_input_ram_1_BRAM_PORTA 1 3 1 N
preplace netloc clk_wiz_0_clk_out1 1 2 1 N
preplace netloc axi_c2c_zynq_to_v7_data_1 1 0 3 NJ 740 NJ 740 800J
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 730
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 740
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 710
preplace netloc clk_wiz_0_clk_out3 1 0 4 20 970 370 970 780 970 NJ
preplace netloc axi_chip2chip_0_axi_c2c_selio_tx_data_out 1 3 1 NJ
preplace netloc axi_interconnect_0_M06_AXI 1 2 1 710
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 NJ
preplace netloc clk_wiz_0_clk_out4 1 2 2 700J 710 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 N
preplace netloc axi_chip2chip_0_axi_c2c_selio_tx_clk_out 1 3 1 NJ
levelinfo -pg 1 -10 190 550 1020 1260 -top 0 -bot 1160
",
}
0