// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_161_55 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        temp_153,
        temp_152,
        temp_151,
        temp_150,
        temp_149,
        temp_148,
        temp_147,
        temp_146,
        empty,
        k_18,
        mux_case_0189107,
        mux_case_1190111,
        mux_case_2191115,
        mux_case_3192119,
        mux_case_4193123,
        mux_case_5194127,
        temp_170_out,
        temp_170_out_ap_vld,
        temp_169_out,
        temp_169_out_ap_vld,
        temp_168_out,
        temp_168_out_ap_vld,
        temp_167_out,
        temp_167_out_ap_vld,
        temp_166_out,
        temp_166_out_ap_vld,
        temp_165_out,
        temp_165_out_ap_vld,
        temp_164_out,
        temp_164_out_ap_vld,
        temp_163_out,
        temp_163_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] temp_153;
input  [31:0] temp_152;
input  [31:0] temp_151;
input  [31:0] temp_150;
input  [31:0] temp_149;
input  [31:0] temp_148;
input  [31:0] temp_147;
input  [31:0] temp_146;
input  [2:0] empty;
input  [31:0] k_18;
input  [31:0] mux_case_0189107;
input  [31:0] mux_case_1190111;
input  [31:0] mux_case_2191115;
input  [31:0] mux_case_3192119;
input  [31:0] mux_case_4193123;
input  [31:0] mux_case_5194127;
output  [31:0] temp_170_out;
output   temp_170_out_ap_vld;
output  [31:0] temp_169_out;
output   temp_169_out_ap_vld;
output  [31:0] temp_168_out;
output   temp_168_out_ap_vld;
output  [31:0] temp_167_out;
output   temp_167_out_ap_vld;
output  [31:0] temp_166_out;
output   temp_166_out_ap_vld;
output  [31:0] temp_165_out;
output   temp_165_out_ap_vld;
output  [31:0] temp_164_out;
output   temp_164_out_ap_vld;
output  [31:0] temp_163_out;
output   temp_163_out_ap_vld;

reg ap_idle;
reg temp_170_out_ap_vld;
reg temp_169_out_ap_vld;
reg temp_168_out_ap_vld;
reg temp_167_out_ap_vld;
reg temp_166_out_ap_vld;
reg temp_165_out_ap_vld;
reg temp_164_out_ap_vld;
reg temp_163_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln161_fu_331_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] k_fu_86;
wire   [31:0] k_2_fu_376_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [2:0] j_fu_90;
wire   [2:0] add_ln163_fu_344_p2;
reg   [31:0] temp_fu_94;
wire   [31:0] temp_16_fu_350_p15;
wire   [2:0] trunc_ln147_fu_340_p1;
reg   [31:0] temp_9_fu_98;
reg   [31:0] temp_10_fu_102;
reg   [31:0] temp_11_fu_106;
reg   [31:0] temp_12_fu_110;
reg   [31:0] temp_13_fu_114;
reg   [31:0] temp_14_fu_118;
reg   [31:0] temp_15_fu_122;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] temp_16_fu_350_p13;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_263;
reg    ap_condition_266;
reg    ap_condition_269;
reg    ap_condition_272;
reg    ap_condition_275;
reg    ap_condition_278;
reg    ap_condition_281;
reg    ap_condition_284;
wire   [2:0] temp_16_fu_350_p1;
wire   [2:0] temp_16_fu_350_p3;
wire   [2:0] temp_16_fu_350_p5;
wire   [2:0] temp_16_fu_350_p7;
wire  signed [2:0] temp_16_fu_350_p9;
wire  signed [2:0] temp_16_fu_350_p11;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 k_fu_86 = 32'd0;
#0 j_fu_90 = 3'd0;
#0 temp_fu_94 = 32'd0;
#0 temp_9_fu_98 = 32'd0;
#0 temp_10_fu_102 = 32'd0;
#0 temp_11_fu_106 = 32'd0;
#0 temp_12_fu_110 = 32'd0;
#0 temp_13_fu_114 = 32'd0;
#0 temp_14_fu_118 = 32'd0;
#0 temp_15_fu_122 = 32'd0;
#0 ap_done_reg = 1'b0;
end

myproject_sparsemux_13_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_13_3_32_1_1_U1005(
    .din0(mux_case_0189107),
    .din1(mux_case_1190111),
    .din2(mux_case_2191115),
    .din3(mux_case_3192119),
    .din4(mux_case_4193123),
    .din5(mux_case_5194127),
    .def(temp_16_fu_350_p13),
    .sel(j_fu_90),
    .dout(temp_16_fu_350_p15)
);

myproject_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_90 <= empty;
        end else if (((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j_fu_90 <= add_ln163_fu_344_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_fu_86 <= k_18;
        end else if (((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_fu_86 <= k_2_fu_376_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_10_fu_102 <= temp_148;
        end else if ((1'b1 == ap_condition_263)) begin
            temp_10_fu_102 <= temp_16_fu_350_p15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_11_fu_106 <= temp_149;
        end else if ((1'b1 == ap_condition_266)) begin
            temp_11_fu_106 <= temp_16_fu_350_p15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_12_fu_110 <= temp_150;
        end else if ((1'b1 == ap_condition_269)) begin
            temp_12_fu_110 <= temp_16_fu_350_p15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_13_fu_114 <= temp_151;
        end else if ((1'b1 == ap_condition_272)) begin
            temp_13_fu_114 <= temp_16_fu_350_p15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_14_fu_118 <= temp_152;
        end else if ((1'b1 == ap_condition_275)) begin
            temp_14_fu_118 <= temp_16_fu_350_p15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_15_fu_122 <= temp_153;
        end else if ((1'b1 == ap_condition_278)) begin
            temp_15_fu_122 <= temp_16_fu_350_p15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_9_fu_98 <= temp_147;
        end else if ((1'b1 == ap_condition_281)) begin
            temp_9_fu_98 <= temp_16_fu_350_p15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_fu_94 <= temp_146;
        end else if ((1'b1 == ap_condition_284)) begin
            temp_fu_94 <= temp_16_fu_350_p15;
        end
    end
end

always @ (*) begin
    if (((icmp_ln161_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_163_out_ap_vld = 1'b1;
    end else begin
        temp_163_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_164_out_ap_vld = 1'b1;
    end else begin
        temp_164_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_165_out_ap_vld = 1'b1;
    end else begin
        temp_165_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_166_out_ap_vld = 1'b1;
    end else begin
        temp_166_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_167_out_ap_vld = 1'b1;
    end else begin
        temp_167_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_168_out_ap_vld = 1'b1;
    end else begin
        temp_168_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_169_out_ap_vld = 1'b1;
    end else begin
        temp_169_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_170_out_ap_vld = 1'b1;
    end else begin
        temp_170_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln163_fu_344_p2 = (j_fu_90 + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_263 = ((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln147_fu_340_p1 == 3'd2));
end

always @ (*) begin
    ap_condition_266 = ((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln147_fu_340_p1 == 3'd3));
end

always @ (*) begin
    ap_condition_269 = ((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln147_fu_340_p1 == 3'd4));
end

always @ (*) begin
    ap_condition_272 = ((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln147_fu_340_p1 == 3'd5));
end

always @ (*) begin
    ap_condition_275 = ((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln147_fu_340_p1 == 3'd6));
end

always @ (*) begin
    ap_condition_278 = ((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln147_fu_340_p1 == 3'd7));
end

always @ (*) begin
    ap_condition_281 = ((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln147_fu_340_p1 == 3'd1));
end

always @ (*) begin
    ap_condition_284 = ((icmp_ln161_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln147_fu_340_p1 == 3'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign icmp_ln161_fu_331_p2 = ((j_fu_90 > 3'd5) ? 1'b1 : 1'b0);

assign k_2_fu_376_p2 = (k_fu_86 + 32'd1);

assign temp_163_out = temp_fu_94;

assign temp_164_out = temp_9_fu_98;

assign temp_165_out = temp_10_fu_102;

assign temp_166_out = temp_11_fu_106;

assign temp_167_out = temp_12_fu_110;

assign temp_168_out = temp_13_fu_114;

assign temp_169_out = temp_14_fu_118;

assign temp_16_fu_350_p13 = 'bx;

assign temp_170_out = temp_15_fu_122;

assign trunc_ln147_fu_340_p1 = k_fu_86[2:0];

endmodule //myproject_merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_161_55
