LeonardoSpectrum Level 3 - 2012b.6 (Release Production Release, compiled Aug  8 2012 at 15:10:47)
Copyright 1990-2010 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2010 Compuware Corporation

--
-- Welcome to LeonardoSpectrum Level 3
-- Run By Vini@TEXUGO-NEGRO
-- Run Started On Thu Jun 02 11:37:53 Hora oficial do Brasil 2022
--
Reading library file `C:\MGC\LeoSpec\LS2012b_6\\lib\tsmc035_typ.syn`...
Library version = 3.0 Release : Patch (a) : 09/13/04
Delays assume: Process=typical Temp= 27.0 C  Voltage=3.30 V  
Info: setting encoding to auto
Info, Working Directory is now 'C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file C:\MGC\LeoSpec\LS2012b_6\\data\standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/wisdom_package.vhd into library work
-- Reading file C:\MGC\LeoSpec\LS2012b_6\\data\std_1164.vhd for unit STD_LOGIC_1164
-- Loading package std_logic_1164 into library IEEE
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/wisdom_package.vhd",line 6: Info, Enumerated type SPEED with 4 elements encoded as binary.
Encodings for SPEED values
        value    SPEED[1-0]
===========================
          ONE_X  00
          TWO_X  01
         FOUR_X  10
        EIGHT_X  11

"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/wisdom_package.vhd",line 14: Info, Enumerated type CONTROL_SELECT with 2 elements encoded as binary.
Encodings for CONTROL_SELECT values
   value    CONTROL_SELECT[0]
=============================
     INIT_CONTR  0
     GURU_CONTR  1

"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/wisdom_package.vhd",line 20: Info, Enumerated type RB_SEL with 5 elements encoded as onehot.
Encodings for RB_SEL values
        value    RB_SEL[4-0]
============================
       INIT_OUT  ----1
       GURU_OUT  ---1-
  GURU_PREV_OUT  --1--
       DISC_OUT  -1---
  DISC_PREV_OUT  1----

"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/wisdom_package.vhd",line 29: Info, Enumerated type CODE with 4 elements encoded as binary.
Encodings for CODE values
        value    CODE[1-0]
==========================
          BLANK  00
           GURU  01
           DISC  10
            DUO  11

-- Loading package wisdom_package into library work
-- Reading vhdl file C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/counter_trigger.vhd into library work
-- Reading file C:\MGC\LeoSpec\LS2012b_6\\data\numeric_std.vhd for unit NUMERIC_STD
-- Loading package NUMERIC_STD into library IEEE
-- Loading entity counter_trigger into library work
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/counter_trigger.vhd",line 43: Info, Enumerated type STATE_CNT with 2 elements encoded as binary.
Encodings for STATE_CNT values
   value    STATE_CNT[0]
========================
           IDLE  0
          COUNT  1

-- Loading architecture arch of counter_trigger into library work
-- Reading vhdl file C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_guru.vhd into library work
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file C:\MGC\LeoSpec\LS2012b_6\\data\syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file C:\MGC\LeoSpec\LS2012b_6\\data\syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Loading entity fsm_guru into library work
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_guru.vhd",line 38: Info, Enumerated type STATE_TYPE_MAIN with 11 elements encoded as onehot.
Encodings for STATE_TYPE_MAIN values
        value    STATE_TYPE_MAIN[10-0]
======================================
  START_WALKING  ----------1
           RAND  ---------1-
     WRITE_RAND  --------1--
WAIT_COUNT_GURU  -------1---
           INCR  ------1----
CHECK_SAME_ADDR  -----1-----
      WRITE_DUO  ----1------
     WRITE_GURU  ---1-------
     CHECK_LAST  --1--------
           LAST  -1---------
     CLEAR_PREV  1----------

-- Loading architecture arch of fsm_guru into library work
-- Reading vhdl file C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_init.vhd into library work
-- Loading entity fsm_init into library work
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_init.vhd",line 35: Info, Enumerated type STATE_TYPE_INIT with 4 elements encoded as binary.
Encodings for STATE_TYPE_INIT values
        value    STATE_TYPE_INIT[1-0]
=====================================
           IDLE  00
           ZERO  01
       MEM_WALK  10
           DONE  11

-- Loading architecture arch of fsm_init into library work
-- Reading vhdl file C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_main.vhd into library work
-- Loading entity fsm_main into library work
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_main.vhd",line 43: Info, Enumerated type STATE_TYPE_MAIN with 6 elements encoded as onehot.
Encodings for STATE_TYPE_MAIN values
        value    STATE_TYPE_MAIN[5-0]
=====================================
INIT_ACTIVATION  -----1
STEP_ACTIVATION  ----1-
      CHECK_END  ---1--
      HIT_POINT  --1---
    CNT_PREPARE  -1----
      CNT_START  1-----

-- Loading architecture arch of fsm_main into library work
-- Reading vhdl file C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/base_control.vhd into library work
-- Loading entity base_control into library work
-- Loading architecture arch of base_control into library work
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/base_control.vhd",line 124: Warning, signal go_guru_s is never used.
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/base_control.vhd",line 124: Warning, signal go_guru_s is never assigned a value.
-- Compiling root entity base_control(arch)
-- Compiling entity fsm_main(arch)
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_main.vhd",line 90: Info, others clause is never selected for synthesis.
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_main.vhd",line 157: Info, others clause is never selected for synthesis.
-- Compiling entity counter_trigger_500(arch)
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/counter_trigger.vhd",line 40: Warning, initial value for cnt_s is ignored for synthesis.
-- Compiling entity fsm_init(arch)
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_init.vhd",line 66: Info, others clause is never selected for synthesis.
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_init.vhd",line 127: Info, others clause is never selected for synthesis.
-- Compiling entity fsm_guru(arch)
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_guru.vhd",line 95: Info, others clause is never selected for synthesis.
"C:/Users/Vinícius/Desktop/USP/PSI3451_wang/aula_9/base_control_2/fonte/fsm_guru.vhd",line 237: Info, others clause is never selected for synthesis.
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.fsm_main.arch
-- Start pre-optimization for design .work.counter_trigger_500.arch
"C:\MGC\LeoSpec\LS2012b_6\\data\numeric_std.vhd", line 1241:Info, Inferred counter instance 'cnt_s' of type 'counter_up_sclear_clock_32'
-- Start pre-optimization for design .work.fsm_init.arch_unfold_1611
-- Start pre-optimization for design .work.fsm_guru.arch_unfold_1626
-- Start pre-optimization for design .work.base_control.arch
-- Start pre-optimization for design .work.fsm_main.arch
-- Start pre-optimization for design .work.counter_trigger_500.arch
-- Start pre-optimization for design .work.fsm_init.arch_unfold_1611
-- Start pre-optimization for design .work.fsm_guru.arch_unfold_1626
-- Start pre-optimization for design .work.base_control.arch
Info: setting register2register to 5.000000
Info: setting input2register to 5.000000
Info: setting register2output to 5.000000
Info, Instances dissolved by autodissolve in View .work.base_control.arch
 main (fsm_main)
 init (fsm_init)
NO wire table is found
-- Optimizing netlist .work.counter_trigger_500.arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.fsm_guru.arch_unfold_1626
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.base_control.arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Re-checking DRC after adjustments
-- Start timing optimization for design .work.counter_trigger_500.arch
Starting Timing Characterization...
Starting Timing Analysis...
NO wire table is found
Timing analysis done, time = 0 CPU secs.
Timing characterization done, time = 0 CPU secs.

Initial Timing Optimization Statistics:
---------------------------------------

	Most Critical Slack    :       -3.6
	Sum of Negative Slacks :      -63.7
	Area                   :      308.3

                                                             
Final Timing Optimization Statistics:
-------------------------------------

	Most Critical Slack    :        0.0
	Sum of Negative Slacks :        0.0
	Area                   :      406.7

	Total time taken : 0 cpu secs
Re-checking DRC after adjustments
-- Start timing optimization for design .work.fsm_guru.arch_unfold_1626
Starting Timing Characterization...
Starting Timing Analysis...
NO wire table is found
Timing analysis done, time = 0 CPU secs.
Timing characterization done, time = 0 CPU secs.
Info: setting propagate_clock_delay to TRUE
NO wire table is found
