{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.01531",
   "Default View_TopLeft":"804,-274",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -50 -y 140 -defaultsOSRD
preplace port port-id_tx_mclk -pg 1 -lvl 9 -x 3040 -y 430 -defaultsOSRD
preplace port port-id_tx_lrck -pg 1 -lvl 9 -x 3040 -y 460 -defaultsOSRD
preplace port port-id_tx_sclk -pg 1 -lvl 9 -x 3040 -y 490 -defaultsOSRD
preplace port port-id_tx_data -pg 1 -lvl 9 -x 3040 -y 520 -defaultsOSRD
preplace port port-id_rx_mclk -pg 1 -lvl 9 -x 3040 -y 550 -defaultsOSRD
preplace port port-id_rx_lrck -pg 1 -lvl 9 -x 3040 -y 580 -defaultsOSRD
preplace port port-id_rx_sclk -pg 1 -lvl 9 -x 3040 -y 610 -defaultsOSRD
preplace port port-id_rx_data -pg 1 -lvl 0 -x -50 -y 540 -defaultsOSRD
preplace portBus btn -pg 1 -lvl 0 -x -50 -y 80 -defaultsOSRD
preplace inst axis_i2s2_0 -pg 1 -lvl 5 -x 1580 -y 480 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 140 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 3 -x 720 -y 90 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 4 -x 1170 -y 330 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 3 -x 720 -y 320 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 3 -x 720 -y 220 -defaultsOSRD
preplace inst phase_provider_0 -pg 1 -lvl 2 -x 370 -y 90 -defaultsOSRD
preplace inst axis_dwidth_converter_1 -pg 1 -lvl 6 -x 1970 -y 190 -defaultsOSRD
preplace inst cmpy_0 -pg 1 -lvl 7 -x 2530 -y 230 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 140
preplace netloc clk_wiz_0_clk_out1 1 1 6 250 20 510 0 980 460 1380 310 1800 310 2170
preplace netloc Net 1 3 3 970 450 1350J 250 N
preplace netloc xlconstant_2_dout 1 3 1 930J 320n
preplace netloc axis_i2s2_0_tx_mclk 1 5 4 NJ 460 N 460 N 460 2890
preplace netloc axis_i2s2_0_tx_lrck 1 5 4 NJ 480 N 480 N 480 2900
preplace netloc axis_i2s2_0_tx_sclk 1 5 4 NJ 500 N 500 N 500 2890
preplace netloc axis_i2s2_0_tx_sdout 1 5 4 NJ 520 N 520 N 520 N
preplace netloc axis_i2s2_0_rx_mclk 1 5 4 NJ 540 N 540 N 540 2900
preplace netloc axis_i2s2_0_rx_lrck 1 5 4 NJ 560 N 560 N 560 2900
preplace netloc axis_i2s2_0_rx_sclk 1 5 4 NJ 580 N 580 N 580 2890
preplace netloc rx_sdin_0_1 1 0 5 NJ 540 NJ 540 NJ 540 NJ 540 NJ
preplace netloc axis_dwidth_converter_0_m_axis_tlast 1 4 1 1340 370n
preplace netloc axis_dwidth_converter_0_m_axis_tvalid 1 4 1 1370 310n
preplace netloc axis_dwidth_converter_0_m_axis_tdata 1 4 1 1390 350n
preplace netloc axis_i2s2_0_tx_axis_s_ready 1 4 2 1360J 320 1760
preplace netloc phase_provider_0_phase 1 2 1 N 80
preplace netloc phase_provider_0_valid 1 2 1 N 100
preplace netloc btn_0_1 1 0 2 NJ 80 NJ
preplace netloc axis_dwidth_converter_1_s_axis_tready 1 4 2 1400 170 NJ
preplace netloc axis_i2s2_0_rx_axis_m_valid 1 5 1 1770 150n
preplace netloc axis_i2s2_0_rx_axis_m_last 1 5 1 1790 210n
preplace netloc axis_i2s2_0_rx_axis_m_data 1 5 1 1780 190n
preplace netloc axis_dwidth_converter_1_m_axis_tdata 1 6 1 2160 190n
preplace netloc axis_dwidth_converter_1_m_axis_tvalid 1 6 1 2150 190n
preplace netloc dds_compiler_0_m_axis_data_tdata 1 3 4 930J 60 NJ 60 NJ 60 2170
preplace netloc dds_compiler_0_m_axis_data_tvalid 1 3 4 1000J 70 NJ 70 NJ 70 2140
preplace netloc cmpy_0_m_axis_dout_tdata 1 3 5 1000 640 NJ 640 NJ 640 NJ 640 2740
preplace netloc cmpy_0_m_axis_dout_tvalid 1 3 5 990 650 NJ 650 NJ 650 NJ 650 2730
levelinfo -pg 1 -50 110 370 720 1170 1580 1970 2530 2870 3040
pagesize -pg 1 -db -bbox -sgen -160 -210 3140 670
"
}
{
   "da_clkrst_cnt":"1"
}
