Analysis & Synthesis report for top
Wed Apr 01 15:41:09 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Apr 01 15:41:09 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; hello_world                                 ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256I7G    ;                    ;
; Top-level entity name                                            ; hello_world        ; top                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 01 15:40:39 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "nios_setup.qsys"
Info (12250): 2020.04.01.15:40:59 Progress: Loading C10LP_NiosII_hello_world/nios_setup.qsys
Info (12250): 2020.04.01.15:41:00 Progress: Reading input file
Info (12250): 2020.04.01.15:41:00 Progress: Adding Button [altera_avalon_pio 18.1]
Info (12250): 2020.04.01.15:41:01 Progress: Parameterizing module Button
Info (12250): 2020.04.01.15:41:01 Progress: Adding DATA_OUT [altera_avalon_pio 18.1]
Info (12250): 2020.04.01.15:41:01 Progress: Parameterizing module DATA_OUT
Info (12250): 2020.04.01.15:41:01 Progress: Adding MATLAB_as_AXI_Master_0 [MATLAB_as_AXI_Master 1.1]
Warning (12251): MATLAB_as_AXI_Master_0: Component type MATLAB_as_AXI_Master is not in the library
Info (12250): 2020.04.01.15:41:01 Progress: Parameterizing module MATLAB_as_AXI_Master_0
Info (12250): 2020.04.01.15:41:01 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2020.04.01.15:41:02 Progress: Parameterizing module clk_0
Info (12250): 2020.04.01.15:41:02 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2020.04.01.15:41:02 Progress: Parameterizing module jtag_uart
Info (12250): 2020.04.01.15:41:02 Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Info (12250): 2020.04.01.15:41:02 Progress: Parameterizing module onchip_memory
Info (12250): 2020.04.01.15:41:02 Progress: Building connections
Info (12250): 2020.04.01.15:41:02 Progress: Parameterizing connections
Info (12250): 2020.04.01.15:41:02 Progress: Validating
Info (12250): 2020.04.01.15:41:03 Progress: Done reading input file
Info (12250): Nios_setup.DATA_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error (12252): Nios_setup.MATLAB_as_AXI_Master_0: Component MATLAB_as_AXI_Master 1.1 not found or could not be instantiated
Info (12250): Nios_setup.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning (12251): Nios_setup.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Error (12252): Nios_setup.MATLAB_as_AXI_Master_0.axm_m0: Data width must be of power of two and between 8 and 4096  
Info (12250): Nios_setup: Generating nios_setup "nios_setup" for QUARTUS_SYNTH
Info (12250): Exception in thread "main" java.lang.NullPointerException
Info (12250):     at com.altera.sopcmodel.transforms.avalon.DomainUtils.getSymmetryCheckerForPoint(DomainUtils.java:193)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.DomainUtils.isSymmetric(DomainUtils.java:176)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.checkValidDomain(InitialInterconnectTransform.java:126)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.doExecute(InitialInterconnectTransform.java:92)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.mm.MMTransform.doExecute(MMTransform.java:106)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.AvalonTransform.doExecute(AvalonTransform.java:45)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleUtils.doTransform(EnsembleUtils.java:1357)
Info (12250):     at com.altera.sopc.generator.EnsembleGenerationFileSet2.attemptTransform(EnsembleGenerationFileSet2.java:90)
Info (12250):     at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:51)
Info (12250):     at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)
Info (12250):     at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)
Info (12250):     at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981)
Info (12249): Finished elaborating Platform Designer system entity "nios_setup.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file nios_setup/synthesis/nios_setup.vhd
    Info (12022): Found design unit 1: nios_setup-rtl File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd Line: 18
    Info (12023): Found entity 1: nios_setup File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_setup_mm_interconnect_0 File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_setup_mm_interconnect_0_rsp_mux File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_setup_mm_interconnect_0_rsp_demux File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_setup_mm_interconnect_0_cmd_mux File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_setup_mm_interconnect_0_cmd_demux File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_setup_mm_interconnect_0_router_002_default_decode File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_setup_mm_interconnect_0_router_002 File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_setup_mm_interconnect_0_router_default_decode File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_setup_mm_interconnect_0_router File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv
    Info (12023): Found entity 1: altera_merlin_axi_translator File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_onchip_memory.v
    Info (12023): Found entity 1: nios_setup_onchip_memory File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/nios_setup_jtag_uart.v
    Info (12023): Found entity 1: nios_setup_jtag_uart_sim_scfifo_w File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v Line: 21
    Info (12023): Found entity 2: nios_setup_jtag_uart_scfifo_w File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v Line: 78
    Info (12023): Found entity 3: nios_setup_jtag_uart_sim_scfifo_r File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v Line: 164
    Info (12023): Found entity 4: nios_setup_jtag_uart_scfifo_r File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v Line: 243
    Info (12023): Found entity 5: nios_setup_jtag_uart File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v Line: 331
Info (12021): Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/hdlverifier_axi_master.sv
    Info (12023): Found entity 1: hdlverifier_axi_master File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv Line: 3
    Info (12023): Found entity 2: jtag_master_dcram File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv Line: 516
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/hdlverifier_jtag_core.v
    Info (12023): Found entity 1: hdlverifier_jtag_core File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v
    Info (12023): Found entity 1: hdlverifier_jtag_vendor_ip1 File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_data_out.v
    Info (12023): Found entity 1: nios_setup_DATA_OUT File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_button.v
    Info (12023): Found entity 1: nios_setup_Button File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_Button.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file hello_world.vhd
    Info (12022): Found design unit 1: hello_world-hello_world_arch File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd Line: 32
    Info (12023): Found entity 1: hello_world File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd Line: 10
Info (12127): Elaborating entity "hello_world" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at hello_world.vhd(48): object "LED_BUFFER" assigned a value but never read File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at hello_world.vhd(58): object "run_mode" assigned a value but never read File: C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd Line: 58
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings
    Error: Peak virtual memory: 4800 megabytes
    Error: Processing ended: Wed Apr 01 15:41:09 2020
    Error: Elapsed time: 00:00:30
    Error: Total CPU time (on all processors): 00:01:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.map.smsg.


