// Seed: 1557811597
module module_0 (
    input tri id_0,
    input wor id_1
);
  assign id_3 = id_3;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri id_3,
    input tri0 module_1,
    output tri id_5,
    input tri1 id_6,
    input wire id_7,
    input wire id_8,
    output uwire id_9,
    output wor id_10
);
  assign id_1 = 1;
  assign id_9 = 1 & id_7;
  module_0(
      id_7, id_6
  );
endmodule
