

================================================================
== Vitis HLS Report for 'inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3'
================================================================
* Date:           Fri Jan  6 21:26:01 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        ultrasound_accelerator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  18.087 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  35840003|  35840003|  1.792 sec|  1.792 sec|  35840003|  35840003|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |                     Loop Name                     |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3  |  35840001|  35840001|         3|          1|          1|  35840000|       yes|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 6 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv_output, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_15, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_14, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_13, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_12, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_11, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_10, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_9, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_8, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_7, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_6, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_5, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_4, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_3, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_2, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_1, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_0, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_biases_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_15_load"   --->   Operation 30 'read' 'conv_biases_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_biases_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_14_load"   --->   Operation 31 'read' 'conv_biases_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_biases_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_13_load"   --->   Operation 32 'read' 'conv_biases_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_biases_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_12_load"   --->   Operation 33 'read' 'conv_biases_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_biases_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_11_load"   --->   Operation 34 'read' 'conv_biases_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_biases_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_10_load"   --->   Operation 35 'read' 'conv_biases_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_biases_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_9_load"   --->   Operation 36 'read' 'conv_biases_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_biases_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_8_load"   --->   Operation 37 'read' 'conv_biases_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_biases_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_7_load"   --->   Operation 38 'read' 'conv_biases_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_biases_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_6_load"   --->   Operation 39 'read' 'conv_biases_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_biases_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_5_load"   --->   Operation 40 'read' 'conv_biases_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_biases_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_4_load"   --->   Operation 41 'read' 'conv_biases_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_biases_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_3_load"   --->   Operation 42 'read' 'conv_biases_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_biases_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_2_load"   --->   Operation 43 'read' 'conv_biases_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_biases_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_1_load"   --->   Operation 44 'read' 'conv_biases_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_biases_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_0_load"   --->   Operation 45 'read' 'conv_biases_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i26 0, i26 %indvar_flatten12"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.7>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i26 %indvar_flatten12" [HLS_CNN.cpp:22]   --->   Operation 53 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.45ns)   --->   "%icmp_ln22 = icmp_eq  i26 %indvar_flatten12_load, i26 35840000" [HLS_CNN.cpp:22]   --->   Operation 55 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.37ns)   --->   "%add_ln22 = add i26 %indvar_flatten12_load, i26 1" [HLS_CNN.cpp:22]   --->   Operation 56 'add' 'add_ln22' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc24.i, void %_Z6conv1dRN3hls6streamI6ap_intILi16EELi0EEES4_PA128_KiPS5_.exit.exitStub" [HLS_CNN.cpp:22]   --->   Operation 57 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [HLS_CNN.cpp:25]   --->   Operation 58 'load' 'j_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [HLS_CNN.cpp:22]   --->   Operation 59 'load' 'k_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i13 %indvar_flatten" [HLS_CNN.cpp:23]   --->   Operation 60 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_load = load i16 %i" [HLS_CNN.cpp:22]   --->   Operation 61 'load' 'i_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.09ns)   --->   "%icmp_ln23 = icmp_eq  i13 %indvar_flatten_load_1, i13 2048" [HLS_CNN.cpp:23]   --->   Operation 62 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.21ns)   --->   "%select_ln22 = select i1 %icmp_ln23, i5 0, i5 %k_load" [HLS_CNN.cpp:22]   --->   Operation 63 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln23, i1 1" [HLS_CNN.cpp:22]   --->   Operation 64 'xor' 'xor_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.55ns)   --->   "%icmp_ln25 = icmp_eq  i8 %j_load, i8 128" [HLS_CNN.cpp:25]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %icmp_ln25, i1 %xor_ln22" [HLS_CNN.cpp:22]   --->   Operation 66 'and' 'and_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.07ns)   --->   "%add_ln22_1 = add i16 %i_load, i16 2" [HLS_CNN.cpp:22]   --->   Operation 67 'add' 'add_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.80ns)   --->   "%select_ln22_1 = select i1 %icmp_ln23, i16 %add_ln22_1, i16 %i_load" [HLS_CNN.cpp:22]   --->   Operation 68 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %select_ln22, i5 1" [HLS_CNN.cpp:23]   --->   Operation 69 'add' 'add_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln23 = or i1 %and_ln22, i1 %icmp_ln23" [HLS_CNN.cpp:23]   --->   Operation 70 'or' 'or_ln23' <Predicate = (!icmp_ln22)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.24ns)   --->   "%select_ln23 = select i1 %or_ln23, i8 0, i8 %j_load" [HLS_CNN.cpp:23]   --->   Operation 71 'select' 'select_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.21ns)   --->   "%select_ln23_2 = select i1 %and_ln22, i5 %add_ln23, i5 %select_ln22" [HLS_CNN.cpp:23]   --->   Operation 72 'select' 'select_ln23_2' <Predicate = (!icmp_ln22)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %select_ln23" [HLS_CNN.cpp:23]   --->   Operation 73 'zext' 'j_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%shl_ln26 = shl i8 %select_ln23, i8 1" [HLS_CNN.cpp:26]   --->   Operation 74 'shl' 'shl_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%zext_ln27 = zext i8 %shl_ln26" [HLS_CNN.cpp:27]   --->   Operation 75 'zext' 'zext_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln27 = add i16 %zext_ln27, i16 %select_ln22_1" [HLS_CNN.cpp:27]   --->   Operation 76 'add' 'add_ln27' <Predicate = (!icmp_ln22)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.42ns)   --->   "%icmp_ln27 = icmp_ult  i16 %add_ln27, i16 35000" [HLS_CNN.cpp:27]   --->   Operation 77 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln22)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %if.else.i, void %if.then.i" [HLS_CNN.cpp:27]   --->   Operation 78 'br' 'br_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr i32 %conv_weights_0, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 79 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load i7 %conv_weights_0_addr" [HLS_CNN.cpp:28]   --->   Operation 80 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr i32 %conv_weights_1, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 81 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load i7 %conv_weights_1_addr" [HLS_CNN.cpp:28]   --->   Operation 82 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr i32 %conv_weights_2, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 83 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load i7 %conv_weights_2_addr" [HLS_CNN.cpp:28]   --->   Operation 84 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%conv_weights_3_addr = getelementptr i32 %conv_weights_3, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 85 'getelementptr' 'conv_weights_3_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%conv_weights_3_load = load i7 %conv_weights_3_addr" [HLS_CNN.cpp:28]   --->   Operation 86 'load' 'conv_weights_3_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%conv_weights_4_addr = getelementptr i32 %conv_weights_4, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 87 'getelementptr' 'conv_weights_4_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%conv_weights_4_load = load i7 %conv_weights_4_addr" [HLS_CNN.cpp:28]   --->   Operation 88 'load' 'conv_weights_4_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%conv_weights_5_addr = getelementptr i32 %conv_weights_5, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 89 'getelementptr' 'conv_weights_5_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_weights_5_load = load i7 %conv_weights_5_addr" [HLS_CNN.cpp:28]   --->   Operation 90 'load' 'conv_weights_5_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%conv_weights_6_addr = getelementptr i32 %conv_weights_6, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 91 'getelementptr' 'conv_weights_6_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%conv_weights_6_load = load i7 %conv_weights_6_addr" [HLS_CNN.cpp:28]   --->   Operation 92 'load' 'conv_weights_6_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%conv_weights_7_addr = getelementptr i32 %conv_weights_7, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 93 'getelementptr' 'conv_weights_7_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%conv_weights_7_load = load i7 %conv_weights_7_addr" [HLS_CNN.cpp:28]   --->   Operation 94 'load' 'conv_weights_7_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%conv_weights_8_addr = getelementptr i32 %conv_weights_8, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 95 'getelementptr' 'conv_weights_8_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%conv_weights_8_load = load i7 %conv_weights_8_addr" [HLS_CNN.cpp:28]   --->   Operation 96 'load' 'conv_weights_8_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_weights_9_addr = getelementptr i32 %conv_weights_9, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 97 'getelementptr' 'conv_weights_9_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%conv_weights_9_load = load i7 %conv_weights_9_addr" [HLS_CNN.cpp:28]   --->   Operation 98 'load' 'conv_weights_9_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%conv_weights_10_addr = getelementptr i32 %conv_weights_10, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 99 'getelementptr' 'conv_weights_10_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%conv_weights_10_load = load i7 %conv_weights_10_addr" [HLS_CNN.cpp:28]   --->   Operation 100 'load' 'conv_weights_10_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%conv_weights_11_addr = getelementptr i32 %conv_weights_11, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 101 'getelementptr' 'conv_weights_11_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%conv_weights_11_load = load i7 %conv_weights_11_addr" [HLS_CNN.cpp:28]   --->   Operation 102 'load' 'conv_weights_11_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%conv_weights_12_addr = getelementptr i32 %conv_weights_12, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 103 'getelementptr' 'conv_weights_12_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%conv_weights_12_load = load i7 %conv_weights_12_addr" [HLS_CNN.cpp:28]   --->   Operation 104 'load' 'conv_weights_12_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%conv_weights_13_addr = getelementptr i32 %conv_weights_13, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 105 'getelementptr' 'conv_weights_13_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%conv_weights_13_load = load i7 %conv_weights_13_addr" [HLS_CNN.cpp:28]   --->   Operation 106 'load' 'conv_weights_13_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%conv_weights_14_addr = getelementptr i32 %conv_weights_14, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 107 'getelementptr' 'conv_weights_14_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%conv_weights_14_load = load i7 %conv_weights_14_addr" [HLS_CNN.cpp:28]   --->   Operation 108 'load' 'conv_weights_14_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%conv_weights_15_addr = getelementptr i32 %conv_weights_15, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 109 'getelementptr' 'conv_weights_15_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%conv_weights_15_load = load i7 %conv_weights_15_addr" [HLS_CNN.cpp:28]   --->   Operation 110 'load' 'conv_weights_15_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln25 = add i8 %select_ln23, i8 1" [HLS_CNN.cpp:25]   --->   Operation 111 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.55ns)   --->   "%ifzero = icmp_eq  i8 %add_ln25, i8 128" [HLS_CNN.cpp:25]   --->   Operation 112 'icmp' 'ifzero' <Predicate = (!icmp_ln22)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %ifzero, void %ifFalse, void %ifTrue" [HLS_CNN.cpp:25]   --->   Operation 113 'br' 'br_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (2.06ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %conv_biases_0_load_read, i32 %conv_biases_1_load_read, i32 %conv_biases_2_load_read, i32 %conv_biases_3_load_read, i32 %conv_biases_4_load_read, i32 %conv_biases_5_load_read, i32 %conv_biases_6_load_read, i32 %conv_biases_7_load_read, i32 %conv_biases_8_load_read, i32 %conv_biases_9_load_read, i32 %conv_biases_10_load_read, i32 %conv_biases_11_load_read, i32 %conv_biases_12_load_read, i32 %conv_biases_13_load_read, i32 %conv_biases_14_load_read, i32 %conv_biases_15_load_read, i5 %select_ln23_2" [HLS_CNN.cpp:33]   --->   Operation 114 'mux' 'tmp' <Predicate = (!icmp_ln22 & ifzero)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %tmp" [HLS_CNN.cpp:33]   --->   Operation 115 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln22 & ifzero)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [HLS_CNN.cpp:23]   --->   Operation 116 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.67ns)   --->   "%add_ln23_1 = add i13 %indvar_flatten_load, i13 1" [HLS_CNN.cpp:23]   --->   Operation 117 'add' 'add_ln23_1' <Predicate = (!icmp_ln22)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.69ns)   --->   "%select_ln23_3 = select i1 %icmp_ln23, i13 1, i13 %add_ln23_1" [HLS_CNN.cpp:23]   --->   Operation 118 'select' 'select_ln23_3' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln22 = store i26 %add_ln22, i26 %indvar_flatten12" [HLS_CNN.cpp:22]   --->   Operation 119 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %select_ln22_1, i16 %i" [HLS_CNN.cpp:22]   --->   Operation 120 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln23 = store i13 %select_ln23_3, i13 %indvar_flatten" [HLS_CNN.cpp:23]   --->   Operation 121 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 %select_ln23_2, i5 %k" [HLS_CNN.cpp:23]   --->   Operation 122 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln25 = store i8 %add_ln25, i8 %j" [HLS_CNN.cpp:25]   --->   Operation 123 'store' 'store_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 18.0>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [HLS_CNN.cpp:23]   --->   Operation 125 'load' 'sum_load' <Predicate = (!or_ln23)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 35840000, i64 35840000, i64 35840000"   --->   Operation 127 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 128 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_2_VITIS_LOOP_25_3_str"   --->   Operation 129 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.69ns)   --->   "%select_ln23_1 = select i1 %or_ln23, i32 0, i32 %sum_load" [HLS_CNN.cpp:23]   --->   Operation 130 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [HLS_CNN.cpp:24]   --->   Operation 132 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (3.47ns)   --->   "%p_017 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %input_r" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'p_017' <Predicate = (!icmp_ln27)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 134 [1/1] (1.70ns)   --->   "%store_ln23 = store i32 %select_ln23_1, i32 %sum" [HLS_CNN.cpp:23]   --->   Operation 134 'store' 'store_ln23' <Predicate = (!icmp_ln27)> <Delay = 1.70>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 136 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load i7 %conv_weights_0_addr" [HLS_CNN.cpp:28]   --->   Operation 136 'load' 'conv_weights_0_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load i7 %conv_weights_1_addr" [HLS_CNN.cpp:28]   --->   Operation 137 'load' 'conv_weights_1_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load i7 %conv_weights_2_addr" [HLS_CNN.cpp:28]   --->   Operation 138 'load' 'conv_weights_2_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%conv_weights_3_load = load i7 %conv_weights_3_addr" [HLS_CNN.cpp:28]   --->   Operation 139 'load' 'conv_weights_3_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 140 [1/2] (3.25ns)   --->   "%conv_weights_4_load = load i7 %conv_weights_4_addr" [HLS_CNN.cpp:28]   --->   Operation 140 'load' 'conv_weights_4_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 141 [1/2] (3.25ns)   --->   "%conv_weights_5_load = load i7 %conv_weights_5_addr" [HLS_CNN.cpp:28]   --->   Operation 141 'load' 'conv_weights_5_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 142 [1/2] (3.25ns)   --->   "%conv_weights_6_load = load i7 %conv_weights_6_addr" [HLS_CNN.cpp:28]   --->   Operation 142 'load' 'conv_weights_6_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 143 [1/2] (3.25ns)   --->   "%conv_weights_7_load = load i7 %conv_weights_7_addr" [HLS_CNN.cpp:28]   --->   Operation 143 'load' 'conv_weights_7_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 144 [1/2] (3.25ns)   --->   "%conv_weights_8_load = load i7 %conv_weights_8_addr" [HLS_CNN.cpp:28]   --->   Operation 144 'load' 'conv_weights_8_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 145 [1/2] (3.25ns)   --->   "%conv_weights_9_load = load i7 %conv_weights_9_addr" [HLS_CNN.cpp:28]   --->   Operation 145 'load' 'conv_weights_9_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 146 [1/2] (3.25ns)   --->   "%conv_weights_10_load = load i7 %conv_weights_10_addr" [HLS_CNN.cpp:28]   --->   Operation 146 'load' 'conv_weights_10_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 147 [1/2] (3.25ns)   --->   "%conv_weights_11_load = load i7 %conv_weights_11_addr" [HLS_CNN.cpp:28]   --->   Operation 147 'load' 'conv_weights_11_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 148 [1/2] (3.25ns)   --->   "%conv_weights_12_load = load i7 %conv_weights_12_addr" [HLS_CNN.cpp:28]   --->   Operation 148 'load' 'conv_weights_12_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 149 [1/2] (3.25ns)   --->   "%conv_weights_13_load = load i7 %conv_weights_13_addr" [HLS_CNN.cpp:28]   --->   Operation 149 'load' 'conv_weights_13_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 150 [1/2] (3.25ns)   --->   "%conv_weights_14_load = load i7 %conv_weights_14_addr" [HLS_CNN.cpp:28]   --->   Operation 150 'load' 'conv_weights_14_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 151 [1/2] (3.25ns)   --->   "%conv_weights_15_load = load i7 %conv_weights_15_addr" [HLS_CNN.cpp:28]   --->   Operation 151 'load' 'conv_weights_15_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 152 [1/1] (2.06ns)   --->   "%i_op_assign = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %conv_weights_0_load, i32 %conv_weights_1_load, i32 %conv_weights_2_load, i32 %conv_weights_3_load, i32 %conv_weights_4_load, i32 %conv_weights_5_load, i32 %conv_weights_6_load, i32 %conv_weights_7_load, i32 %conv_weights_8_load, i32 %conv_weights_9_load, i32 %conv_weights_10_load, i32 %conv_weights_11_load, i32 %conv_weights_12_load, i32 %conv_weights_13_load, i32 %conv_weights_14_load, i32 %conv_weights_15_load, i5 %select_ln23_2" [HLS_CNN.cpp:28]   --->   Operation 152 'mux' 'i_op_assign' <Predicate = (icmp_ln27)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (3.47ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %input_r" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'read' 'tmp_V' <Predicate = (icmp_ln27)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %tmp_V" [HLS_CNN.cpp:28]   --->   Operation 154 'sext' 'sext_ln28' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (8.51ns)   --->   "%mul_ln28 = mul i32 %i_op_assign, i32 %sext_ln28" [HLS_CNN.cpp:28]   --->   Operation 155 'mul' 'mul_ln28' <Predicate = (icmp_ln27)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (2.55ns)   --->   "%sum_2 = add i32 %mul_ln28, i32 %select_ln23_1" [HLS_CNN.cpp:28]   --->   Operation 156 'add' 'sum_2' <Predicate = (icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.70ns)   --->   "%store_ln29 = store i32 %sum_2, i32 %sum" [HLS_CNN.cpp:29]   --->   Operation 157 'store' 'store_ln29' <Predicate = (icmp_ln27)> <Delay = 1.70>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.i" [HLS_CNN.cpp:29]   --->   Operation 158 'br' 'br_ln29' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.71>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [HLS_CNN.cpp:33]   --->   Operation 159 'load' 'sum_load_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %sum_load_1" [HLS_CNN.cpp:33]   --->   Operation 160 'trunc' 'trunc_ln33' <Predicate = (ifzero)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (2.07ns)   --->   "%add_ln260 = add i16 %trunc_ln33_1, i16 %trunc_ln33"   --->   Operation 161 'add' 'add_ln260' <Predicate = (ifzero)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %conv_output, i16 %add_ln260" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 162 'write' 'write_ln174' <Predicate = (ifzero)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 163 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	'alloca' operation ('sum') [35]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'sum' [80]  (1.71 ns)

 <State 2>: 10.8ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load_1', HLS_CNN.cpp:23) on local variable 'indvar_flatten' [92]  (0 ns)
	'icmp' operation ('icmp_ln23', HLS_CNN.cpp:23) [96]  (2.1 ns)
	'xor' operation ('xor_ln22', HLS_CNN.cpp:22) [99]  (0 ns)
	'and' operation ('and_ln22', HLS_CNN.cpp:22) [101]  (0.978 ns)
	'or' operation ('or_ln23', HLS_CNN.cpp:23) [106]  (0.978 ns)
	'select' operation ('select_ln23', HLS_CNN.cpp:23) [107]  (1.25 ns)
	'shl' operation ('shl_ln26', HLS_CNN.cpp:26) [113]  (0 ns)
	'add' operation ('add_ln27', HLS_CNN.cpp:27) [115]  (2.08 ns)
	'icmp' operation ('icmp_ln27', HLS_CNN.cpp:27) [116]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 18.1ns
The critical path consists of the following:
	'load' operation ('conv_weights_0_load', HLS_CNN.cpp:28) on array 'conv_weights_0' [124]  (3.25 ns)
	'mux' operation ('i_op', HLS_CNN.cpp:28) [155]  (2.06 ns)
	'mul' operation ('mul_ln28', HLS_CNN.cpp:28) [158]  (8.51 ns)
	'add' operation ('sum', HLS_CNN.cpp:28) [159]  (2.55 ns)
	'store' operation ('store_ln29', HLS_CNN.cpp:29) of variable 'sum', HLS_CNN.cpp:28 on local variable 'sum' [160]  (1.71 ns)

 <State 4>: 5.71ns
The critical path consists of the following:
	'load' operation ('sum_load_1', HLS_CNN.cpp:33) on local variable 'sum' [167]  (0 ns)
	'add' operation ('add_ln260') [171]  (2.08 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [172]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
