INFO: [v++ 82-10520] No user clocking directives found, hence PL frequency is being inferred from the platform. 150.000000Mhz will be used as PL frequency
  **** HLS Build v2024.2 5238294
WARNING: [HLS 200-2059] The 'syn.output.format' name is deprecated, use 'package.output.format' instead /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(17)
INFO: [HLS 200-2005] Using work_dir /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/Hardware 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-2059] The 'syn.output.format' name is deprecated, use 'package.output.format' instead /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(17)
WARNING: [HLS 200-2001] file not found './src/IDCT2.cpp' see [hls] from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(18)
WARNING: [HLS 200-2001] file not found './src/transform_coeffs.h' see [hls] from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(19)
INFO: [HLS 200-1465] Applying ini 'syn.file=./src/IDCT2.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(18)
WARNING: [HLS 200-40] Cannot find design file './src/IDCT2.cpp'
INFO: [HLS 200-1465] Applying ini 'syn.file=./src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(19)
WARNING: [HLS 200-40] Cannot find design file './src/transform_coeffs.h'
INFO: [HLS 200-1465] Applying ini 'syn.top=IDCT2' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(20)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(16)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'freqhz=200MHz' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(14)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(15)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.6ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=rtl' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(17)
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/Hardware/hls/config.cmdline(2)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=150.000000Mhz' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/Hardware/hls/config.cmdline(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
WARNING: [HLS 200-40] Cannot find source file src/transform_coeffs.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file src/IDCT2.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.97 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.08 seconds; current allocated memory: 909.488 MB.
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (:0)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 909.488 MB.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
ERROR: Error in linking the design.
INFO: [HLS 200-112] Total CPU user time: 1.98 seconds. Total CPU system time: 0.24 seconds. Total elapsed time: 2.09 seconds; peak allocated memory: 909.504 MB.
