EN adder_top NULL C:/Users/Ivan/Documents/FPGA/Pract_01/Adder_top.vhd sub00/vhpl02 1669760097
AR adder_top behavioral C:/Users/Ivan/Documents/FPGA/Pract_01/Adder_top.vhd sub00/vhpl03 1669760098
EN bitadder NULL C:/Users/Ivan/Documents/FPGA/Pract_01/bitAdder.vhd sub00/vhpl00 1669760095
AR bitadder structural C:/Users/Ivan/Documents/FPGA/Pract_01/bitAdder.vhd sub00/vhpl01 1669760096
