`timescale 1ns/1ps

module Test;

reg clk;
reg rst;

MIPS mips(.clk(clk),.rst(rst));

initial
begin
        clk<=0;
        rst<=1;
        #10;
end

always@(*)
begin
        #5
        clk=~clk;
        rst=0;
end

endmodule

