<stg><name>top</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="1"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="8" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !879

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !885

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !891

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !897

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !903

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !909

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:6  call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !913

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:7  call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !917

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
._crit_edge:8  call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !921

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !925

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
._crit_edge:10  call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !929

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
._crit_edge:11  call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !933

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:12  %norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)

]]></Node>
<StgValue><ssdm name="norm_mode_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:13  %width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)

]]></Node>
<StgValue><ssdm name="width_mode_V_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:14  %dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)

]]></Node>
<StgValue><ssdm name="dmem_mode_V_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:15  %layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)

]]></Node>
<StgValue><ssdm name="layer_mode_V_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:16  %n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)

]]></Node>
<StgValue><ssdm name="n_outputs_V_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:17  %dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dmem_o_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:18  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:19  %layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="layer_type_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3">
<![CDATA[
._crit_edge:20  %trunc_ln792 = trunc i3 %layer_mode_V_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln792"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:21  %p_Result_s = xor i1 %trunc_ln792, true

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge:22  %p_Val2_s = load i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="16">
<![CDATA[
._crit_edge:23  %trunc_ln700 = trunc i16 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="trunc_ln700"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge:24  %o_index_V_load = load i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name="o_index_V_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:25  %t_V = and i1 %trunc_ln700, %p_Result_s

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge:26  %zext_ln764 = zext i1 %t_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln764"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:27  %t_V_1 = select i1 %trunc_ln792, i16 0, i16 %o_index_V_load

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:28  %r_V_2 = xor i1 %dmem_mode_V_read, true

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
._crit_edge:29  %shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge:30  %zext_ln775 = zext i3 %shl_ln to i16

]]></Node>
<StgValue><ssdm name="zext_ln775"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge:31  %zext_ln775_1 = zext i3 %shl_ln to i5

]]></Node>
<StgValue><ssdm name="zext_ln775_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:32  %words_per_image_V = shl i5 1, %zext_ln775_1

]]></Node>
<StgValue><ssdm name="words_per_image_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:33  %icmp_ln879 = icmp eq i2 %layer_type_V, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge:34  %zext_ln879 = zext i5 %words_per_image_V to i10

]]></Node>
<StgValue><ssdm name="zext_ln879"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:35  %icmp_ln879_1 = icmp eq i2 %layer_type_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:36  br label %0

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %p_0700_0 = phi i16 [ 0, %._crit_edge ], [ %select_ln790, %6 ]

]]></Node>
<StgValue><ssdm name="p_0700_0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %p_0868_0 = phi i10 [ 0, %._crit_edge ], [ %select_ln790_1, %6 ]

]]></Node>
<StgValue><ssdm name="p_0868_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2  %p_0218_0 = phi i7 [ 0, %._crit_edge ], [ %i_V_2, %6 ]

]]></Node>
<StgValue><ssdm name="p_0218_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="7">
<![CDATA[
:3  %ret_V_4 = trunc i7 %p_0218_0 to i1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="7">
<![CDATA[
:4  %ret_V_2 = trunc i7 %p_0218_0 to i6

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %icmp_ln887 = icmp eq i7 %p_0218_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %i_V_2 = add i7 1, %p_0218_0

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln887, label %.preheader1441.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str44) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln778"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879, label %_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879_1, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln785"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %ret_V_6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %p_0218_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln544_3 = zext i7 %p_0218_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="dmem_i_V_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="11">
<![CDATA[
:7  %dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="7">
<![CDATA[
:3  %zext_ln544_2 = zext i7 %p_0218_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="dmem_i_V_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="11">
<![CDATA[
:5  %dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:0  %ret_V_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0700_0, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="15">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:1  %ret_V_5 = zext i15 %ret_V_9 to i16

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:2  %r_V = shl i16 %ret_V_5, %zext_ln775

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="16">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:3  %trunc_ln887_3 = trunc i16 %r_V to i14

]]></Node>
<StgValue><ssdm name="trunc_ln887_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="7">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:12  %zext_ln544 = zext i7 %p_0218_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:13  %dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="dmem_i_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="11">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:14  %dmem_i_V_load = load i64* %dmem_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader1441.preheader:0  br label %.preheader1441

]]></Node>
<StgValue><ssdm name="br_ln798"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="6">
<![CDATA[
:1  %ret_V_3 = zext i6 %ret_V_6 to i7

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="3" op_4_bw="7">
<![CDATA[
:2  %tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7(i1 %dmem_mode_V_read, i1 %ret_V_4, i3 0, i7 %ret_V_3)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln180_2 = zext i12 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dmem_V_addr_2 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_2

]]></Node>
<StgValue><ssdm name="dmem_V_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="11">
<![CDATA[
:7  %dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
:8  store i64 %dmem_i_V_load_2, i64* %dmem_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln788"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="5" op_3_bw="6">
<![CDATA[
:0  %tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i5.i6(i1 %dmem_mode_V_read, i5 0, i6 %ret_V_2)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="12">
<![CDATA[
:1  %zext_ln180_1 = zext i12 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dmem_V_addr_1 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="dmem_V_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="11">
<![CDATA[
:5  %dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
:6  store i64 %dmem_i_V_load_1, i64* %dmem_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln786"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></Node>
<StgValue><ssdm name="br_ln786"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="10">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:4  %zext_ln887 = zext i10 %p_0868_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln887"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:5  %add_ln887 = add i14 %trunc_ln887_3, %zext_ln887

]]></Node>
<StgValue><ssdm name="add_ln887"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="16">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:6  %trunc_ln887_4 = trunc i16 %p_0700_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln887_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="10">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:7  %tmp = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %dmem_mode_V_read, i1 %trunc_ln887_4, i10 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="12">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:8  %zext_ln180 = zext i12 %tmp to i14

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:9  %add_ln180 = add i14 %add_ln887, %zext_ln180

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="14">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:10  %zext_ln180_4 = zext i14 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:11  %dmem_V_addr = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_4

]]></Node>
<StgValue><ssdm name="dmem_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="11">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:14  %dmem_i_V_load = load i64* %dmem_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:15  store i64 %dmem_i_V_load, i64* %dmem_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln783"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit:16  br label %6

]]></Node>
<StgValue><ssdm name="br_ln784"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %img_off_V = add i10 %p_0868_0, 1

]]></Node>
<StgValue><ssdm name="img_off_V"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln879_2 = icmp eq i10 %img_off_V, %zext_ln879

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %img_idx_V = add i16 %p_0700_0, 1

]]></Node>
<StgValue><ssdm name="img_idx_V"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %select_ln790 = select i1 %icmp_ln879_2, i16 %img_idx_V, i16 %p_0700_0

]]></Node>
<StgValue><ssdm name="select_ln790"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:4  %select_ln790_1 = select i1 %icmp_ln879_2, i10 0, i10 %img_off_V

]]></Node>
<StgValue><ssdm name="select_ln790_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader1441:0  %p_0481_0 = phi i13 [ %i_V, %7 ], [ 0, %.preheader1441.preheader ]

]]></Node>
<StgValue><ssdm name="p_0481_0"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="13">
<![CDATA[
.preheader1441:1  %ret_V = trunc i13 %p_0481_0 to i1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1441:2  %icmp_ln887_1 = icmp eq i13 %p_0481_0, -3510

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1441:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1441:4  %i_V = add i13 1, %p_0481_0

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1441:5  br i1 %icmp_ln887_1, label %.preheader.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln798"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_4 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_0481_0, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="12">
<![CDATA[
:2  %zext_ln1372 = zext i12 %tmp_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1372"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:3  %select_ln180 = select i1 %ret_V, i13 2341, i13 0

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln180_1 = add i13 %zext_ln1372, %select_ln180

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="13">
<![CDATA[
:7  %zext_ln544_1 = zext i13 %p_0481_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="wt_i_V_addr"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="13">
<![CDATA[
:9  %wt_i_V_load = load i64* %wt_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_i_V_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str45) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln798"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="13">
<![CDATA[
:5  %zext_ln180_5 = zext i13 %add_ln180_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_5"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %wt_mem_V_addr = getelementptr [4682 x i64]* @wt_mem_V, i64 0, i64 %zext_ln180_5

]]></Node>
<StgValue><ssdm name="wt_mem_V_addr"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="13">
<![CDATA[
:9  %wt_i_V_load = load i64* %wt_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_i_V_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="13">
<![CDATA[
:10  store i64 %wt_i_V_load, i64* %wt_mem_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln800"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader1441

]]></Node>
<StgValue><ssdm name="br_ln798"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %p_0584_0 = phi i7 [ %i_V_1, %8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_0584_0"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln887_2 = icmp eq i7 %p_0584_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln887_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i_V_1 = add i7 %p_0584_0, 1

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln887_2, label %9, label %8

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln544_4 = zext i7 %p_0584_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_4"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %zext_ln544_4

]]></Node>
<StgValue><ssdm name="kh_i_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="6">
<![CDATA[
:3  %kh_i_V_load = load i64* %kh_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_i_V_load"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879_1, label %._crit_edge1459, label %10

]]></Node>
<StgValue><ssdm name="br_ln810"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879, label %._crit_edge1460_ifconv, label %11

]]></Node>
<StgValue><ssdm name="br_ln827"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2" op_5_bw="1" op_6_bw="1" op_7_bw="16">
<![CDATA[
:0  call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)

]]></Node>
<StgValue><ssdm name="call_ln862"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge1460_ifconv:1  %kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="1"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1459:0  %add_ln700 = add i16 %zext_ln764, %n_outputs_V_read

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="1"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1459:1  br label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln826"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str46) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln805"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="6">
<![CDATA[
:3  %kh_i_V_load = load i64* %kh_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_i_V_load"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %zext_ln544_4

]]></Node>
<StgValue><ssdm name="kh_mem_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
:5  store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln807"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="147" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2" op_5_bw="1" op_6_bw="1" op_7_bw="16">
<![CDATA[
:0  call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)

]]></Node>
<StgValue><ssdm name="call_ln862"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="149" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge1460_ifconv:1  %kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1460_ifconv:2  %xor_ln879 = xor i1 %trunc_ln700, true

]]></Node>
<StgValue><ssdm name="xor_ln879"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1460_ifconv:3  %or_ln879 = or i1 %trunc_ln792, %xor_ln879

]]></Node>
<StgValue><ssdm name="or_ln879"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
._crit_edge1460_ifconv:4  %tmp_V = trunc i64 %kh_word_V to i16

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1460_ifconv:5  %tmp_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1460_ifconv:6  %tmp_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1460_ifconv:7  %select_ln879 = select i1 %or_ln879, i16 %tmp_V, i16 %tmp_V_2

]]></Node>
<StgValue><ssdm name="select_ln879"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1460_ifconv:8  %nc_V = select i1 %t_V, i16 %tmp_V_1, i16 %select_ln879

]]></Node>
<StgValue><ssdm name="nc_V"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="16" op_7_bw="2" op_8_bw="2" op_9_bw="64">
<![CDATA[
._crit_edge1460_ifconv:9  call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)

]]></Node>
<StgValue><ssdm name="call_ln845"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge1460_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str50) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln832"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="16" op_7_bw="2" op_8_bw="2" op_9_bw="64">
<![CDATA[
._crit_edge1460_ifconv:9  call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)

]]></Node>
<StgValue><ssdm name="call_ln845"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1460_ifconv:10  %select_ln700 = select i1 %t_V, i16 2, i16 1

]]></Node>
<StgValue><ssdm name="select_ln700"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1460_ifconv:11  br label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
.loopexit_ifconv:0  %kh_index_V_new_1 = phi i16 [ %add_ln700, %._crit_edge1459 ], [ %select_ln700, %._crit_edge1460_ifconv ], [ %zext_ln764, %11 ]

]]></Node>
<StgValue><ssdm name="kh_index_V_new_1"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
.loopexit_ifconv:1  %n_outputs_V_pn = phi i16 [ %n_outputs_V_read, %._crit_edge1459 ], [ 1, %._crit_edge1460_ifconv ], [ %n_outputs_V_read, %11 ]

]]></Node>
<StgValue><ssdm name="n_outputs_V_pn"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit_ifconv:2  %add_ln700_6 = add i16 %t_V_1, %n_outputs_V_pn

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
.loopexit_ifconv:3  %tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %r_V_2, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="12">
<![CDATA[
.loopexit_ifconv:4  %zext_ln180_3 = zext i12 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_3"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:5  %dmem_V_addr_3 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_3

]]></Node>
<StgValue><ssdm name="dmem_V_addr_3"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.loopexit_ifconv:6  store i16 %add_ln700_6, i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln766"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.loopexit_ifconv:7  store i16 %kh_index_V_new_1, i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln765"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit_ifconv:8  %dmem_V_load = load i64* %dmem_V_addr_3, align 16

]]></Node>
<StgValue><ssdm name="dmem_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="171" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit_ifconv:8  %dmem_V_load = load i64* %dmem_V_addr_3, align 16

]]></Node>
<StgValue><ssdm name="dmem_V_load"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.loopexit_ifconv:9  store i64 %dmem_V_load, i64* %dmem_o_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln879"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0">
<![CDATA[
.loopexit_ifconv:10  ret void

]]></Node>
<StgValue><ssdm name="ret_ln889"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="199" name="wt_i_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="wt_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="200" name="kh_i_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kh_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="dmem_i_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="dmem_o_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_o_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="n_inputs_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_inputs_V"/></StgValue>
</port>
<port id="204" name="n_outputs_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_outputs_V"/></StgValue>
</port>
<port id="205" name="input_words_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_words_V"/></StgValue>
</port>
<port id="206" name="output_words_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_words_V"/></StgValue>
</port>
<port id="207" name="layer_mode_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="layer_mode_V"/></StgValue>
</port>
<port id="208" name="dmem_mode_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dmem_mode_V"/></StgValue>
</port>
<port id="209" name="width_mode_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="width_mode_V"/></StgValue>
</port>
<port id="210" name="norm_mode_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_mode_V"/></StgValue>
</port>
<port id="211" name="kh_index_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="kh_index_V"/></StgValue>
</port>
<port id="212" name="o_index_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="o_index_V"/></StgValue>
</port>
<port id="213" name="dmem_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="wt_mem_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="kh_mem_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="outword_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="outword_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="218" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="13">
</dataflow>
<dataflow id="219" from="wt_i_V" to="specbitsmap_ln0" fromId="199" toId="13">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="14">
</dataflow>
<dataflow id="221" from="kh_i_V" to="specbitsmap_ln0" fromId="200" toId="14">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="15">
</dataflow>
<dataflow id="223" from="dmem_i_V" to="specbitsmap_ln0" fromId="201" toId="15">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="16">
</dataflow>
<dataflow id="225" from="dmem_o_V" to="specbitsmap_ln0" fromId="202" toId="16">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="17">
</dataflow>
<dataflow id="227" from="n_inputs_V" to="specbitsmap_ln0" fromId="203" toId="17">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="18">
</dataflow>
<dataflow id="229" from="n_outputs_V" to="specbitsmap_ln0" fromId="204" toId="18">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="19">
</dataflow>
<dataflow id="231" from="input_words_V" to="specbitsmap_ln0" fromId="205" toId="19">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="20">
</dataflow>
<dataflow id="233" from="output_words_V" to="specbitsmap_ln0" fromId="206" toId="20">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="21">
</dataflow>
<dataflow id="235" from="layer_mode_V" to="specbitsmap_ln0" fromId="207" toId="21">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="22">
</dataflow>
<dataflow id="237" from="dmem_mode_V" to="specbitsmap_ln0" fromId="208" toId="22">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="23">
</dataflow>
<dataflow id="239" from="width_mode_V" to="specbitsmap_ln0" fromId="209" toId="23">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="24">
</dataflow>
<dataflow id="241" from="norm_mode_V" to="specbitsmap_ln0" fromId="210" toId="24">
</dataflow>
<dataflow id="243" from="_ssdm_op_Read.ap_auto.i2" to="norm_mode_V_read" fromId="242" toId="25">
</dataflow>
<dataflow id="244" from="norm_mode_V" to="norm_mode_V_read" fromId="210" toId="25">
</dataflow>
<dataflow id="245" from="_ssdm_op_Read.ap_auto.i2" to="width_mode_V_read" fromId="242" toId="26">
</dataflow>
<dataflow id="246" from="width_mode_V" to="width_mode_V_read" fromId="209" toId="26">
</dataflow>
<dataflow id="248" from="_ssdm_op_Read.ap_auto.i1" to="dmem_mode_V_read" fromId="247" toId="27">
</dataflow>
<dataflow id="249" from="dmem_mode_V" to="dmem_mode_V_read" fromId="208" toId="27">
</dataflow>
<dataflow id="251" from="_ssdm_op_Read.ap_auto.i3" to="layer_mode_V_read" fromId="250" toId="28">
</dataflow>
<dataflow id="252" from="layer_mode_V" to="layer_mode_V_read" fromId="207" toId="28">
</dataflow>
<dataflow id="254" from="_ssdm_op_Read.ap_auto.i16" to="n_outputs_V_read" fromId="253" toId="29">
</dataflow>
<dataflow id="255" from="n_outputs_V" to="n_outputs_V_read" fromId="204" toId="29">
</dataflow>
<dataflow id="256" from="dmem_o_V" to="dmem_o_V_addr" fromId="202" toId="30">
</dataflow>
<dataflow id="258" from="StgValue_257" to="dmem_o_V_addr" fromId="257" toId="30">
</dataflow>
<dataflow id="259" from="StgValue_257" to="dmem_o_V_addr" fromId="257" toId="30">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="260" toId="31">
</dataflow>
<dataflow id="263" from="top_str" to="spectopmodule_ln0" fromId="262" toId="31">
</dataflow>
<dataflow id="265" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="layer_type_V" fromId="264" toId="32">
</dataflow>
<dataflow id="266" from="layer_mode_V_read" to="layer_type_V" fromId="28" toId="32">
</dataflow>
<dataflow id="268" from="StgValue_267" to="layer_type_V" fromId="267" toId="32">
</dataflow>
<dataflow id="270" from="StgValue_269" to="layer_type_V" fromId="269" toId="32">
</dataflow>
<dataflow id="271" from="layer_mode_V_read" to="trunc_ln792" fromId="28" toId="33">
</dataflow>
<dataflow id="272" from="trunc_ln792" to="p_Result_s" fromId="33" toId="34">
</dataflow>
<dataflow id="274" from="StgValue_273" to="p_Result_s" fromId="273" toId="34">
</dataflow>
<dataflow id="275" from="kh_index_V" to="p_Val2_s" fromId="211" toId="35">
</dataflow>
<dataflow id="276" from="p_Val2_s" to="trunc_ln700" fromId="35" toId="36">
</dataflow>
<dataflow id="277" from="o_index_V" to="o_index_V_load" fromId="212" toId="37">
</dataflow>
<dataflow id="278" from="trunc_ln700" to="t_V" fromId="36" toId="38">
</dataflow>
<dataflow id="279" from="p_Result_s" to="t_V" fromId="34" toId="38">
</dataflow>
<dataflow id="280" from="t_V" to="zext_ln764" fromId="38" toId="39">
</dataflow>
<dataflow id="281" from="trunc_ln792" to="t_V_1" fromId="33" toId="40">
</dataflow>
<dataflow id="283" from="StgValue_282" to="t_V_1" fromId="282" toId="40">
</dataflow>
<dataflow id="284" from="o_index_V_load" to="t_V_1" fromId="37" toId="40">
</dataflow>
<dataflow id="285" from="dmem_mode_V_read" to="r_V_2" fromId="27" toId="41">
</dataflow>
<dataflow id="286" from="StgValue_273" to="r_V_2" fromId="273" toId="41">
</dataflow>
<dataflow id="288" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="shl_ln" fromId="287" toId="42">
</dataflow>
<dataflow id="289" from="width_mode_V_read" to="shl_ln" fromId="26" toId="42">
</dataflow>
<dataflow id="291" from="StgValue_290" to="shl_ln" fromId="290" toId="42">
</dataflow>
<dataflow id="292" from="shl_ln" to="zext_ln775" fromId="42" toId="43">
</dataflow>
<dataflow id="293" from="shl_ln" to="zext_ln775_1" fromId="42" toId="44">
</dataflow>
<dataflow id="295" from="StgValue_294" to="words_per_image_V" fromId="294" toId="45">
</dataflow>
<dataflow id="296" from="zext_ln775_1" to="words_per_image_V" fromId="44" toId="45">
</dataflow>
<dataflow id="297" from="layer_type_V" to="icmp_ln879" fromId="32" toId="46">
</dataflow>
<dataflow id="299" from="StgValue_298" to="icmp_ln879" fromId="298" toId="46">
</dataflow>
<dataflow id="300" from="words_per_image_V" to="zext_ln879" fromId="45" toId="47">
</dataflow>
<dataflow id="301" from="layer_type_V" to="icmp_ln879_1" fromId="32" toId="48">
</dataflow>
<dataflow id="303" from="StgValue_302" to="icmp_ln879_1" fromId="302" toId="48">
</dataflow>
<dataflow id="304" from="StgValue_282" to="p_0700_0" fromId="282" toId="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="305" from="br_ln778" to="p_0700_0" fromId="49" toId="50">
</dataflow>
<dataflow id="306" from="select_ln790" to="p_0700_0" fromId="105" toId="50">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="307" from="br_ln778" to="p_0700_0" fromId="107" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="309" from="StgValue_308" to="p_0868_0" fromId="308" toId="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="310" from="br_ln778" to="p_0868_0" fromId="49" toId="51">
</dataflow>
<dataflow id="311" from="select_ln790_1" to="p_0868_0" fromId="106" toId="51">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="312" from="br_ln778" to="p_0868_0" fromId="107" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="314" from="StgValue_313" to="p_0218_0" fromId="313" toId="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="315" from="br_ln778" to="p_0218_0" fromId="49" toId="52">
</dataflow>
<dataflow id="316" from="i_V_2" to="p_0218_0" fromId="57" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="317" from="br_ln778" to="p_0218_0" fromId="107" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="318" from="p_0218_0" to="ret_V_4" fromId="52" toId="53">
</dataflow>
<dataflow id="319" from="p_0218_0" to="ret_V_2" fromId="52" toId="54">
</dataflow>
<dataflow id="320" from="p_0218_0" to="icmp_ln887" fromId="52" toId="55">
</dataflow>
<dataflow id="322" from="StgValue_321" to="icmp_ln887" fromId="321" toId="55">
</dataflow>
<dataflow id="324" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="323" toId="56">
</dataflow>
<dataflow id="326" from="StgValue_325" to="empty" fromId="325" toId="56">
</dataflow>
<dataflow id="327" from="StgValue_325" to="empty" fromId="325" toId="56">
</dataflow>
<dataflow id="328" from="StgValue_325" to="empty" fromId="325" toId="56">
</dataflow>
<dataflow id="330" from="StgValue_329" to="i_V_2" fromId="329" toId="57">
</dataflow>
<dataflow id="331" from="p_0218_0" to="i_V_2" fromId="52" toId="57">
</dataflow>
<dataflow id="332" from="icmp_ln887" to="br_ln778" fromId="55" toId="58">
</dataflow>
<dataflow id="334" from="_ssdm_op_SpecLoopName" to="specloopname_ln778" fromId="333" toId="59">
</dataflow>
<dataflow id="336" from="p_str44" to="specloopname_ln778" fromId="335" toId="59">
</dataflow>
<dataflow id="337" from="icmp_ln879" to="br_ln780" fromId="46" toId="60">
</dataflow>
<dataflow id="338" from="icmp_ln879_1" to="br_ln785" fromId="48" toId="61">
</dataflow>
<dataflow id="340" from="_ssdm_op_PartSelect.i6.i7.i32.i32" to="ret_V_6" fromId="339" toId="62">
</dataflow>
<dataflow id="341" from="p_0218_0" to="ret_V_6" fromId="52" toId="62">
</dataflow>
<dataflow id="342" from="StgValue_267" to="ret_V_6" fromId="267" toId="62">
</dataflow>
<dataflow id="344" from="StgValue_343" to="ret_V_6" fromId="343" toId="62">
</dataflow>
<dataflow id="345" from="p_0218_0" to="zext_ln544_3" fromId="52" toId="63">
</dataflow>
<dataflow id="346" from="dmem_i_V" to="dmem_i_V_addr_2" fromId="201" toId="64">
</dataflow>
<dataflow id="347" from="StgValue_257" to="dmem_i_V_addr_2" fromId="257" toId="64">
</dataflow>
<dataflow id="348" from="zext_ln544_3" to="dmem_i_V_addr_2" fromId="63" toId="64">
</dataflow>
<dataflow id="349" from="dmem_i_V_addr_2" to="dmem_i_V_load_2" fromId="64" toId="65">
</dataflow>
<dataflow id="350" from="p_0218_0" to="zext_ln544_2" fromId="52" toId="66">
</dataflow>
<dataflow id="351" from="dmem_i_V" to="dmem_i_V_addr_1" fromId="201" toId="67">
</dataflow>
<dataflow id="352" from="StgValue_257" to="dmem_i_V_addr_1" fromId="257" toId="67">
</dataflow>
<dataflow id="353" from="zext_ln544_2" to="dmem_i_V_addr_1" fromId="66" toId="67">
</dataflow>
<dataflow id="354" from="dmem_i_V_addr_1" to="dmem_i_V_load_1" fromId="67" toId="68">
</dataflow>
<dataflow id="356" from="_ssdm_op_PartSelect.i15.i16.i32.i32" to="ret_V_9" fromId="355" toId="69">
</dataflow>
<dataflow id="357" from="p_0700_0" to="ret_V_9" fromId="50" toId="69">
</dataflow>
<dataflow id="358" from="StgValue_267" to="ret_V_9" fromId="267" toId="69">
</dataflow>
<dataflow id="360" from="StgValue_359" to="ret_V_9" fromId="359" toId="69">
</dataflow>
<dataflow id="361" from="ret_V_9" to="ret_V_5" fromId="69" toId="70">
</dataflow>
<dataflow id="362" from="ret_V_5" to="r_V" fromId="70" toId="71">
</dataflow>
<dataflow id="363" from="zext_ln775" to="r_V" fromId="43" toId="71">
</dataflow>
<dataflow id="364" from="r_V" to="trunc_ln887_3" fromId="71" toId="72">
</dataflow>
<dataflow id="365" from="p_0218_0" to="zext_ln544" fromId="52" toId="73">
</dataflow>
<dataflow id="366" from="dmem_i_V" to="dmem_i_V_addr" fromId="201" toId="74">
</dataflow>
<dataflow id="367" from="StgValue_257" to="dmem_i_V_addr" fromId="257" toId="74">
</dataflow>
<dataflow id="368" from="zext_ln544" to="dmem_i_V_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="369" from="dmem_i_V_addr" to="dmem_i_V_load" fromId="74" toId="75">
</dataflow>
<dataflow id="370" from="ret_V_6" to="ret_V_3" fromId="62" toId="77">
</dataflow>
<dataflow id="372" from="_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7" to="tmp_2" fromId="371" toId="78">
</dataflow>
<dataflow id="373" from="dmem_mode_V_read" to="tmp_2" fromId="27" toId="78">
</dataflow>
<dataflow id="374" from="ret_V_4" to="tmp_2" fromId="53" toId="78">
</dataflow>
<dataflow id="376" from="StgValue_375" to="tmp_2" fromId="375" toId="78">
</dataflow>
<dataflow id="377" from="ret_V_3" to="tmp_2" fromId="77" toId="78">
</dataflow>
<dataflow id="378" from="tmp_2" to="zext_ln180_2" fromId="78" toId="79">
</dataflow>
<dataflow id="379" from="dmem_V" to="dmem_V_addr_2" fromId="213" toId="80">
</dataflow>
<dataflow id="380" from="StgValue_257" to="dmem_V_addr_2" fromId="257" toId="80">
</dataflow>
<dataflow id="381" from="zext_ln180_2" to="dmem_V_addr_2" fromId="79" toId="80">
</dataflow>
<dataflow id="382" from="dmem_i_V_addr_2" to="dmem_i_V_load_2" fromId="64" toId="81">
</dataflow>
<dataflow id="383" from="dmem_i_V_load_2" to="store_ln788" fromId="81" toId="82">
</dataflow>
<dataflow id="384" from="dmem_V_addr_2" to="store_ln788" fromId="80" toId="82">
</dataflow>
<dataflow id="386" from="_ssdm_op_BitConcatenate.i12.i1.i5.i6" to="tmp_1" fromId="385" toId="84">
</dataflow>
<dataflow id="387" from="dmem_mode_V_read" to="tmp_1" fromId="27" toId="84">
</dataflow>
<dataflow id="389" from="StgValue_388" to="tmp_1" fromId="388" toId="84">
</dataflow>
<dataflow id="390" from="ret_V_2" to="tmp_1" fromId="54" toId="84">
</dataflow>
<dataflow id="391" from="tmp_1" to="zext_ln180_1" fromId="84" toId="85">
</dataflow>
<dataflow id="392" from="dmem_V" to="dmem_V_addr_1" fromId="213" toId="86">
</dataflow>
<dataflow id="393" from="StgValue_257" to="dmem_V_addr_1" fromId="257" toId="86">
</dataflow>
<dataflow id="394" from="zext_ln180_1" to="dmem_V_addr_1" fromId="85" toId="86">
</dataflow>
<dataflow id="395" from="dmem_i_V_addr_1" to="dmem_i_V_load_1" fromId="67" toId="87">
</dataflow>
<dataflow id="396" from="dmem_i_V_load_1" to="store_ln786" fromId="87" toId="88">
</dataflow>
<dataflow id="397" from="dmem_V_addr_1" to="store_ln786" fromId="86" toId="88">
</dataflow>
<dataflow id="398" from="p_0868_0" to="zext_ln887" fromId="51" toId="91">
</dataflow>
<dataflow id="399" from="trunc_ln887_3" to="add_ln887" fromId="72" toId="92">
</dataflow>
<dataflow id="400" from="zext_ln887" to="add_ln887" fromId="91" toId="92">
</dataflow>
<dataflow id="401" from="p_0700_0" to="trunc_ln887_4" fromId="50" toId="93">
</dataflow>
<dataflow id="403" from="_ssdm_op_BitConcatenate.i12.i1.i1.i10" to="tmp" fromId="402" toId="94">
</dataflow>
<dataflow id="404" from="dmem_mode_V_read" to="tmp" fromId="27" toId="94">
</dataflow>
<dataflow id="405" from="trunc_ln887_4" to="tmp" fromId="93" toId="94">
</dataflow>
<dataflow id="406" from="StgValue_308" to="tmp" fromId="308" toId="94">
</dataflow>
<dataflow id="407" from="tmp" to="zext_ln180" fromId="94" toId="95">
</dataflow>
<dataflow id="408" from="add_ln887" to="add_ln180" fromId="92" toId="96">
</dataflow>
<dataflow id="409" from="zext_ln180" to="add_ln180" fromId="95" toId="96">
</dataflow>
<dataflow id="410" from="add_ln180" to="zext_ln180_4" fromId="96" toId="97">
</dataflow>
<dataflow id="411" from="dmem_V" to="dmem_V_addr" fromId="213" toId="98">
</dataflow>
<dataflow id="412" from="StgValue_257" to="dmem_V_addr" fromId="257" toId="98">
</dataflow>
<dataflow id="413" from="zext_ln180_4" to="dmem_V_addr" fromId="97" toId="98">
</dataflow>
<dataflow id="414" from="dmem_i_V_addr" to="dmem_i_V_load" fromId="74" toId="99">
</dataflow>
<dataflow id="415" from="dmem_i_V_load" to="store_ln783" fromId="99" toId="100">
</dataflow>
<dataflow id="416" from="dmem_V_addr" to="store_ln783" fromId="98" toId="100">
</dataflow>
<dataflow id="417" from="p_0868_0" to="img_off_V" fromId="51" toId="102">
</dataflow>
<dataflow id="419" from="StgValue_418" to="img_off_V" fromId="418" toId="102">
</dataflow>
<dataflow id="420" from="img_off_V" to="icmp_ln879_2" fromId="102" toId="103">
</dataflow>
<dataflow id="421" from="zext_ln879" to="icmp_ln879_2" fromId="47" toId="103">
</dataflow>
<dataflow id="422" from="p_0700_0" to="img_idx_V" fromId="50" toId="104">
</dataflow>
<dataflow id="424" from="StgValue_423" to="img_idx_V" fromId="423" toId="104">
</dataflow>
<dataflow id="425" from="icmp_ln879_2" to="select_ln790" fromId="103" toId="105">
</dataflow>
<dataflow id="426" from="img_idx_V" to="select_ln790" fromId="104" toId="105">
</dataflow>
<dataflow id="427" from="p_0700_0" to="select_ln790" fromId="50" toId="105">
</dataflow>
<dataflow id="428" from="icmp_ln879_2" to="select_ln790_1" fromId="103" toId="106">
</dataflow>
<dataflow id="429" from="StgValue_308" to="select_ln790_1" fromId="308" toId="106">
</dataflow>
<dataflow id="430" from="img_off_V" to="select_ln790_1" fromId="102" toId="106">
</dataflow>
<dataflow id="431" from="i_V" to="p_0481_0" fromId="112" toId="108">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="432" from="br_ln798" to="p_0481_0" fromId="127" toId="108">
<BackEdge/>
</dataflow>
<dataflow id="434" from="StgValue_433" to="p_0481_0" fromId="433" toId="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="435" from="br_ln798" to="p_0481_0" fromId="76" toId="108">
</dataflow>
<dataflow id="436" from="p_0481_0" to="ret_V" fromId="108" toId="109">
</dataflow>
<dataflow id="437" from="p_0481_0" to="icmp_ln887_1" fromId="108" toId="110">
</dataflow>
<dataflow id="439" from="StgValue_438" to="icmp_ln887_1" fromId="438" toId="110">
</dataflow>
<dataflow id="440" from="_ssdm_op_SpecLoopTripCount" to="empty_26" fromId="323" toId="111">
</dataflow>
<dataflow id="442" from="StgValue_441" to="empty_26" fromId="441" toId="111">
</dataflow>
<dataflow id="443" from="StgValue_441" to="empty_26" fromId="441" toId="111">
</dataflow>
<dataflow id="444" from="StgValue_441" to="empty_26" fromId="441" toId="111">
</dataflow>
<dataflow id="446" from="StgValue_445" to="i_V" fromId="445" toId="112">
</dataflow>
<dataflow id="447" from="p_0481_0" to="i_V" fromId="108" toId="112">
</dataflow>
<dataflow id="448" from="icmp_ln887_1" to="br_ln798" fromId="110" toId="113">
</dataflow>
<dataflow id="450" from="_ssdm_op_PartSelect.i12.i13.i32.i32" to="tmp_4" fromId="449" toId="114">
</dataflow>
<dataflow id="451" from="p_0481_0" to="tmp_4" fromId="108" toId="114">
</dataflow>
<dataflow id="452" from="StgValue_267" to="tmp_4" fromId="267" toId="114">
</dataflow>
<dataflow id="454" from="StgValue_453" to="tmp_4" fromId="453" toId="114">
</dataflow>
<dataflow id="455" from="tmp_4" to="zext_ln1372" fromId="114" toId="115">
</dataflow>
<dataflow id="456" from="ret_V" to="select_ln180" fromId="109" toId="116">
</dataflow>
<dataflow id="458" from="StgValue_457" to="select_ln180" fromId="457" toId="116">
</dataflow>
<dataflow id="459" from="StgValue_433" to="select_ln180" fromId="433" toId="116">
</dataflow>
<dataflow id="460" from="zext_ln1372" to="add_ln180_1" fromId="115" toId="117">
</dataflow>
<dataflow id="461" from="select_ln180" to="add_ln180_1" fromId="116" toId="117">
</dataflow>
<dataflow id="462" from="p_0481_0" to="zext_ln544_1" fromId="108" toId="118">
</dataflow>
<dataflow id="463" from="wt_i_V" to="wt_i_V_addr" fromId="199" toId="119">
</dataflow>
<dataflow id="464" from="StgValue_257" to="wt_i_V_addr" fromId="257" toId="119">
</dataflow>
<dataflow id="465" from="zext_ln544_1" to="wt_i_V_addr" fromId="118" toId="119">
</dataflow>
<dataflow id="466" from="wt_i_V_addr" to="wt_i_V_load" fromId="119" toId="120">
</dataflow>
<dataflow id="467" from="_ssdm_op_SpecLoopName" to="specloopname_ln798" fromId="333" toId="122">
</dataflow>
<dataflow id="469" from="p_str45" to="specloopname_ln798" fromId="468" toId="122">
</dataflow>
<dataflow id="470" from="add_ln180_1" to="zext_ln180_5" fromId="117" toId="123">
</dataflow>
<dataflow id="471" from="wt_mem_V" to="wt_mem_V_addr" fromId="214" toId="124">
</dataflow>
<dataflow id="472" from="StgValue_257" to="wt_mem_V_addr" fromId="257" toId="124">
</dataflow>
<dataflow id="473" from="zext_ln180_5" to="wt_mem_V_addr" fromId="123" toId="124">
</dataflow>
<dataflow id="474" from="wt_i_V_addr" to="wt_i_V_load" fromId="119" toId="125">
</dataflow>
<dataflow id="475" from="wt_i_V_load" to="store_ln800" fromId="125" toId="126">
</dataflow>
<dataflow id="476" from="wt_mem_V_addr" to="store_ln800" fromId="124" toId="126">
</dataflow>
<dataflow id="477" from="i_V_1" to="p_0584_0" fromId="131" toId="128">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="478" from="br_ln805" to="p_0584_0" fromId="146" toId="128">
<BackEdge/>
</dataflow>
<dataflow id="479" from="StgValue_313" to="p_0584_0" fromId="313" toId="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="480" from="br_ln805" to="p_0584_0" fromId="121" toId="128">
</dataflow>
<dataflow id="481" from="p_0584_0" to="icmp_ln887_2" fromId="128" toId="129">
</dataflow>
<dataflow id="482" from="StgValue_321" to="icmp_ln887_2" fromId="321" toId="129">
</dataflow>
<dataflow id="483" from="_ssdm_op_SpecLoopTripCount" to="empty_27" fromId="323" toId="130">
</dataflow>
<dataflow id="484" from="StgValue_325" to="empty_27" fromId="325" toId="130">
</dataflow>
<dataflow id="485" from="StgValue_325" to="empty_27" fromId="325" toId="130">
</dataflow>
<dataflow id="486" from="StgValue_325" to="empty_27" fromId="325" toId="130">
</dataflow>
<dataflow id="487" from="p_0584_0" to="i_V_1" fromId="128" toId="131">
</dataflow>
<dataflow id="488" from="StgValue_329" to="i_V_1" fromId="329" toId="131">
</dataflow>
<dataflow id="489" from="icmp_ln887_2" to="br_ln805" fromId="129" toId="132">
</dataflow>
<dataflow id="490" from="p_0584_0" to="zext_ln544_4" fromId="128" toId="133">
</dataflow>
<dataflow id="491" from="kh_i_V" to="kh_i_V_addr" fromId="200" toId="134">
</dataflow>
<dataflow id="492" from="StgValue_257" to="kh_i_V_addr" fromId="257" toId="134">
</dataflow>
<dataflow id="493" from="zext_ln544_4" to="kh_i_V_addr" fromId="133" toId="134">
</dataflow>
<dataflow id="494" from="kh_i_V_addr" to="kh_i_V_load" fromId="134" toId="135">
</dataflow>
<dataflow id="495" from="icmp_ln879_1" to="br_ln810" fromId="48" toId="136">
</dataflow>
<dataflow id="496" from="icmp_ln879" to="br_ln827" fromId="46" toId="137">
</dataflow>
<dataflow id="498" from="bin_dense" to="call_ln862" fromId="497" toId="138">
</dataflow>
<dataflow id="499" from="wt_mem_V" to="call_ln862" fromId="214" toId="138">
</dataflow>
<dataflow id="500" from="kh_mem_V" to="call_ln862" fromId="215" toId="138">
</dataflow>
<dataflow id="501" from="dmem_V" to="call_ln862" fromId="213" toId="138">
</dataflow>
<dataflow id="502" from="layer_type_V" to="call_ln862" fromId="32" toId="138">
</dataflow>
<dataflow id="503" from="dmem_mode_V_read" to="call_ln862" fromId="27" toId="138">
</dataflow>
<dataflow id="504" from="r_V_2" to="call_ln862" fromId="41" toId="138">
</dataflow>
<dataflow id="505" from="t_V_1" to="call_ln862" fromId="40" toId="138">
</dataflow>
<dataflow id="507" from="StgValue_506" to="kh_word_V" fromId="506" toId="139">
</dataflow>
<dataflow id="508" from="zext_ln764" to="add_ln700" fromId="39" toId="140">
</dataflow>
<dataflow id="509" from="n_outputs_V_read" to="add_ln700" fromId="29" toId="140">
</dataflow>
<dataflow id="510" from="_ssdm_op_SpecLoopName" to="specloopname_ln805" fromId="333" toId="142">
</dataflow>
<dataflow id="512" from="p_str46" to="specloopname_ln805" fromId="511" toId="142">
</dataflow>
<dataflow id="513" from="kh_i_V_addr" to="kh_i_V_load" fromId="134" toId="143">
</dataflow>
<dataflow id="514" from="kh_mem_V" to="kh_mem_V_addr" fromId="215" toId="144">
</dataflow>
<dataflow id="515" from="StgValue_257" to="kh_mem_V_addr" fromId="257" toId="144">
</dataflow>
<dataflow id="516" from="zext_ln544_4" to="kh_mem_V_addr" fromId="133" toId="144">
</dataflow>
<dataflow id="517" from="kh_i_V_load" to="store_ln807" fromId="143" toId="145">
</dataflow>
<dataflow id="518" from="kh_mem_V_addr" to="store_ln807" fromId="144" toId="145">
</dataflow>
<dataflow id="519" from="bin_dense" to="call_ln862" fromId="497" toId="147">
</dataflow>
<dataflow id="520" from="wt_mem_V" to="call_ln862" fromId="214" toId="147">
</dataflow>
<dataflow id="521" from="kh_mem_V" to="call_ln862" fromId="215" toId="147">
</dataflow>
<dataflow id="522" from="dmem_V" to="call_ln862" fromId="213" toId="147">
</dataflow>
<dataflow id="523" from="layer_type_V" to="call_ln862" fromId="32" toId="147">
</dataflow>
<dataflow id="524" from="dmem_mode_V_read" to="call_ln862" fromId="27" toId="147">
</dataflow>
<dataflow id="525" from="r_V_2" to="call_ln862" fromId="41" toId="147">
</dataflow>
<dataflow id="526" from="t_V_1" to="call_ln862" fromId="40" toId="147">
</dataflow>
<dataflow id="527" from="StgValue_506" to="kh_word_V" fromId="506" toId="149">
</dataflow>
<dataflow id="528" from="trunc_ln700" to="xor_ln879" fromId="36" toId="150">
</dataflow>
<dataflow id="529" from="StgValue_273" to="xor_ln879" fromId="273" toId="150">
</dataflow>
<dataflow id="530" from="trunc_ln792" to="or_ln879" fromId="33" toId="151">
</dataflow>
<dataflow id="531" from="xor_ln879" to="or_ln879" fromId="150" toId="151">
</dataflow>
<dataflow id="532" from="kh_word_V" to="tmp_V" fromId="149" toId="152">
</dataflow>
<dataflow id="534" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="tmp_V_1" fromId="533" toId="153">
</dataflow>
<dataflow id="535" from="kh_word_V" to="tmp_V_1" fromId="149" toId="153">
</dataflow>
<dataflow id="537" from="StgValue_536" to="tmp_V_1" fromId="536" toId="153">
</dataflow>
<dataflow id="539" from="StgValue_538" to="tmp_V_1" fromId="538" toId="153">
</dataflow>
<dataflow id="540" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="tmp_V_2" fromId="533" toId="154">
</dataflow>
<dataflow id="541" from="kh_word_V" to="tmp_V_2" fromId="149" toId="154">
</dataflow>
<dataflow id="543" from="StgValue_542" to="tmp_V_2" fromId="542" toId="154">
</dataflow>
<dataflow id="545" from="StgValue_544" to="tmp_V_2" fromId="544" toId="154">
</dataflow>
<dataflow id="546" from="or_ln879" to="select_ln879" fromId="151" toId="155">
</dataflow>
<dataflow id="547" from="tmp_V" to="select_ln879" fromId="152" toId="155">
</dataflow>
<dataflow id="548" from="tmp_V_2" to="select_ln879" fromId="154" toId="155">
</dataflow>
<dataflow id="549" from="t_V" to="nc_V" fromId="38" toId="156">
</dataflow>
<dataflow id="550" from="tmp_V_1" to="nc_V" fromId="153" toId="156">
</dataflow>
<dataflow id="551" from="select_ln879" to="nc_V" fromId="155" toId="156">
</dataflow>
<dataflow id="553" from="bin_conv" to="call_ln845" fromId="552" toId="157">
</dataflow>
<dataflow id="554" from="wt_mem_V" to="call_ln845" fromId="214" toId="157">
</dataflow>
<dataflow id="555" from="nc_V" to="call_ln845" fromId="156" toId="157">
</dataflow>
<dataflow id="556" from="dmem_V" to="call_ln845" fromId="213" toId="157">
</dataflow>
<dataflow id="557" from="dmem_mode_V_read" to="call_ln845" fromId="27" toId="157">
</dataflow>
<dataflow id="558" from="r_V_2" to="call_ln845" fromId="41" toId="157">
</dataflow>
<dataflow id="559" from="t_V_1" to="call_ln845" fromId="40" toId="157">
</dataflow>
<dataflow id="560" from="width_mode_V_read" to="call_ln845" fromId="26" toId="157">
</dataflow>
<dataflow id="561" from="norm_mode_V_read" to="call_ln845" fromId="25" toId="157">
</dataflow>
<dataflow id="562" from="outword_V" to="call_ln845" fromId="216" toId="157">
</dataflow>
<dataflow id="563" from="_ssdm_op_SpecLoopName" to="specloopname_ln832" fromId="333" toId="158">
</dataflow>
<dataflow id="565" from="p_str50" to="specloopname_ln832" fromId="564" toId="158">
</dataflow>
<dataflow id="566" from="bin_conv" to="call_ln845" fromId="552" toId="159">
</dataflow>
<dataflow id="567" from="wt_mem_V" to="call_ln845" fromId="214" toId="159">
</dataflow>
<dataflow id="568" from="nc_V" to="call_ln845" fromId="156" toId="159">
</dataflow>
<dataflow id="569" from="dmem_V" to="call_ln845" fromId="213" toId="159">
</dataflow>
<dataflow id="570" from="dmem_mode_V_read" to="call_ln845" fromId="27" toId="159">
</dataflow>
<dataflow id="571" from="r_V_2" to="call_ln845" fromId="41" toId="159">
</dataflow>
<dataflow id="572" from="t_V_1" to="call_ln845" fromId="40" toId="159">
</dataflow>
<dataflow id="573" from="width_mode_V_read" to="call_ln845" fromId="26" toId="159">
</dataflow>
<dataflow id="574" from="norm_mode_V_read" to="call_ln845" fromId="25" toId="159">
</dataflow>
<dataflow id="575" from="outword_V" to="call_ln845" fromId="216" toId="159">
</dataflow>
<dataflow id="576" from="t_V" to="select_ln700" fromId="38" toId="160">
</dataflow>
<dataflow id="578" from="StgValue_577" to="select_ln700" fromId="577" toId="160">
</dataflow>
<dataflow id="579" from="StgValue_423" to="select_ln700" fromId="423" toId="160">
</dataflow>
<dataflow id="580" from="add_ln700" to="kh_index_V_new_1" fromId="140" toId="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="1"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="581" from="br_ln826" to="kh_index_V_new_1" fromId="141" toId="162">
</dataflow>
<dataflow id="582" from="select_ln700" to="kh_index_V_new_1" fromId="160" toId="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="583" from="br_ln0" to="kh_index_V_new_1" fromId="161" toId="162">
</dataflow>
<dataflow id="584" from="zext_ln764" to="kh_index_V_new_1" fromId="39" toId="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="585" from="br_ln0" to="kh_index_V_new_1" fromId="148" toId="162">
</dataflow>
<dataflow id="586" from="n_outputs_V_read" to="n_outputs_V_pn" fromId="29" toId="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="1"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="587" from="br_ln826" to="n_outputs_V_pn" fromId="141" toId="163">
</dataflow>
<dataflow id="588" from="StgValue_423" to="n_outputs_V_pn" fromId="423" toId="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="589" from="br_ln0" to="n_outputs_V_pn" fromId="161" toId="163">
</dataflow>
<dataflow id="590" from="n_outputs_V_read" to="n_outputs_V_pn" fromId="29" toId="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="591" from="br_ln0" to="n_outputs_V_pn" fromId="148" toId="163">
</dataflow>
<dataflow id="592" from="t_V_1" to="add_ln700_6" fromId="40" toId="164">
</dataflow>
<dataflow id="593" from="n_outputs_V_pn" to="add_ln700_6" fromId="163" toId="164">
</dataflow>
<dataflow id="595" from="_ssdm_op_BitConcatenate.i12.i1.i11" to="tmp_3" fromId="594" toId="165">
</dataflow>
<dataflow id="596" from="r_V_2" to="tmp_3" fromId="41" toId="165">
</dataflow>
<dataflow id="598" from="StgValue_597" to="tmp_3" fromId="597" toId="165">
</dataflow>
<dataflow id="599" from="tmp_3" to="zext_ln180_3" fromId="165" toId="166">
</dataflow>
<dataflow id="600" from="dmem_V" to="dmem_V_addr_3" fromId="213" toId="167">
</dataflow>
<dataflow id="601" from="StgValue_257" to="dmem_V_addr_3" fromId="257" toId="167">
</dataflow>
<dataflow id="602" from="zext_ln180_3" to="dmem_V_addr_3" fromId="166" toId="167">
</dataflow>
<dataflow id="603" from="add_ln700_6" to="store_ln766" fromId="164" toId="168">
</dataflow>
<dataflow id="604" from="o_index_V" to="store_ln766" fromId="212" toId="168">
</dataflow>
<dataflow id="605" from="kh_index_V_new_1" to="store_ln765" fromId="162" toId="169">
</dataflow>
<dataflow id="606" from="kh_index_V" to="store_ln765" fromId="211" toId="169">
</dataflow>
<dataflow id="607" from="dmem_V_addr_3" to="dmem_V_load" fromId="167" toId="170">
</dataflow>
<dataflow id="608" from="dmem_V_addr_3" to="dmem_V_load" fromId="167" toId="171">
</dataflow>
<dataflow id="609" from="dmem_V_load" to="store_ln879" fromId="171" toId="172">
</dataflow>
<dataflow id="610" from="dmem_o_V_addr" to="store_ln879" fromId="30" toId="172">
</dataflow>
<dataflow id="611" from="icmp_ln887" to="StgValue_2" fromId="55" toId="2">
</dataflow>
<dataflow id="612" from="icmp_ln879" to="StgValue_2" fromId="46" toId="2">
</dataflow>
<dataflow id="613" from="icmp_ln879_1" to="StgValue_2" fromId="48" toId="2">
</dataflow>
<dataflow id="614" from="icmp_ln879" to="StgValue_3" fromId="46" toId="3">
</dataflow>
<dataflow id="615" from="icmp_ln879_1" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="616" from="icmp_ln887_1" to="StgValue_4" fromId="110" toId="4">
</dataflow>
<dataflow id="617" from="icmp_ln887_2" to="StgValue_6" fromId="129" toId="6">
</dataflow>
<dataflow id="618" from="icmp_ln879_1" to="StgValue_6" fromId="48" toId="6">
</dataflow>
<dataflow id="619" from="icmp_ln879" to="StgValue_6" fromId="46" toId="6">
</dataflow>
<dataflow id="620" from="t_V" to="StgValue_9" fromId="38" toId="9">
</dataflow>
<dataflow id="621" from="icmp_ln879" to="StgValue_10" fromId="46" toId="10">
</dataflow>
<dataflow id="622" from="icmp_ln879_1" to="StgValue_10" fromId="48" toId="10">
</dataflow>
</dataflows>


</stg>
