// Seed: 1477865931
module module_0;
  logic id_1, id_2[-1 : -1];
  initial assign id_2 = -1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_1 ();
  wire id_1, id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4 = id_1;
endmodule
module module_3 (
    output logic id_0,
    output logic id_1,
    input  wire  id_2,
    input  wand  id_3
    , id_5
);
  initial begin : LABEL_0
    @(posedge -1 or negedge 1) if (-1) id_0 = id_3;
  end
  initial id_1 = id_2;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  localparam id_6 = -1;
  wire [-1 : -1] id_7;
  parameter id_8 = id_6;
endmodule
