
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.90000000000000000000;
2.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32  483459.0      1.45    4391.6  114980.5                          
    0:01:32  483459.0      1.45    4391.6  114980.5                          
    0:01:32  484060.7      1.45    4391.6  114561.0                          
    0:01:32  484654.4      1.45    4391.5  114141.5                          
    0:01:33  485248.1      1.45    4391.5  113722.0                          
    0:01:33  485841.8      1.45    4391.5  113302.5                          
    0:01:33  486435.5      1.45    4391.5  112883.0                          
    0:01:33  487029.2      1.45    4391.5  112463.5                          
    0:01:34  487622.9      1.45    4391.4  112044.0                          
    0:01:34  488216.7      1.45    4391.4  111624.5                          
    0:01:34  488810.4      1.45    4391.4  111205.0                          
    0:01:35  489404.1      1.45    4391.4  110785.5                          
    0:01:36  490215.7      1.45    3722.6   92172.9                          
    0:01:37  491041.3      1.45    2995.6   72298.4                          
    0:01:38  491830.5      1.45    2325.0   53636.1                          
    0:01:39  492654.1      1.45    1599.3   33953.8                          
    0:01:41  493455.8      1.45     927.5   14884.7                          
    0:02:37  509421.9      1.00     575.8     528.0                          
    0:02:39  509396.4      1.00     575.8     528.0                          
    0:02:39  509396.4      1.00     575.8     528.0                          
    0:02:40  509396.9      1.00     575.8     528.0                          
    0:02:42  509396.9      1.00     575.8     528.0                          
    0:03:21  445163.0      1.05     552.8     528.0                          
    0:03:25  445128.1      1.03     539.8     528.0                          
    0:03:30  445124.1      1.00     537.9     525.6                          
    0:03:33  445127.1      0.99     534.7     511.0                          
    0:03:47  445130.5      0.99     531.0     498.8                          
    0:03:48  445133.7      0.98     527.5     484.2                          
    0:03:49  445137.4      0.97     524.2     472.0                          
    0:03:51  445147.5      0.96     522.0     467.2                          
    0:03:52  445155.5      0.96     520.9     462.3                          
    0:03:53  445159.0      0.96     520.4     462.3                          
    0:03:55  445167.0      0.96     520.0     459.9                          
    0:03:56  445170.4      0.96     519.6     457.4                          
    0:03:57  445176.0      0.96     519.0     457.4                          
    0:03:58  445180.3      0.96     518.5     455.0                          
    0:04:00  445187.7      0.96     518.2     452.6                          
    0:04:01  445187.4      0.96     518.2     452.6                          
    0:04:01  445187.4      0.96     518.2     452.6                          
    0:04:03  445224.9      0.96     517.8     374.7                          
    0:04:04  445257.4      0.96     517.7     296.8                          
    0:04:06  445283.5      0.96     517.5     219.0                          
    0:04:07  445307.4      0.96     517.3     141.1                          
    0:04:08  445326.3      0.96     517.3      63.3                          
    0:04:10  445348.6      0.96     517.3       0.0                          
    0:04:11  445348.6      0.96     517.3       0.0                          
    0:04:11  445348.6      0.96     517.3       0.0                          
    0:04:11  445348.6      0.96     517.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:11  445348.6      0.96     517.3       0.0                          
    0:04:11  445371.0      0.94     515.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:11  445400.8      0.93     512.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:11  445419.1      0.93     511.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445443.6      0.93     510.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445464.3      0.92     509.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445520.5      0.92     504.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  445580.3      0.92     498.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  445636.2      0.92     493.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  445696.0      0.92     487.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  445751.9      0.92     481.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  445811.7      0.92     475.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  445846.8      0.92     473.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445862.3      0.92     472.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445880.4      0.91     470.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445903.5      0.91     469.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445921.1      0.91     467.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445944.7      0.90     466.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:13  445973.7      0.90     465.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:13  445995.8      0.90     464.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446012.8      0.90     463.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:14  446041.8      0.89     462.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:14  446073.5      0.89     461.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446087.6      0.89     460.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:14  446100.1      0.89     460.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446147.2      0.89     456.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  446201.2      0.89     451.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  446247.7      0.89     447.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  446301.7      0.89     442.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  446348.3      0.89     438.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  446374.6      0.88     436.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446388.2      0.88     436.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446399.1      0.88     436.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446424.1      0.88     434.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:15  446441.6      0.87     434.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:15  446465.3      0.87     432.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:15  446494.8      0.87     431.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446513.7      0.86     431.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:15  446524.4      0.86     430.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:15  446554.7      0.86     429.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:15  446575.2      0.86     428.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446617.7      0.86     427.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446617.7      0.86     427.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446648.6      0.86     426.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446672.2      0.86     425.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446692.5      0.85     424.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446704.7      0.85     424.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446735.3      0.85     423.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446759.0      0.85     422.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446770.4      0.84     421.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446789.0      0.84     420.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:17  446811.4      0.84     420.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446826.3      0.84     419.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446850.2      0.84     418.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446868.0      0.83     417.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:17  446884.2      0.83     416.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  446907.9      0.83     414.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  446931.6      0.83     413.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  446955.3      0.83     411.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  446966.4      0.83     410.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446986.1      0.83     409.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446996.8      0.83     409.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:18  447008.5      0.83     408.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:18  447026.6      0.82     408.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447036.1      0.82     407.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447057.9      0.81     406.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447066.2      0.81     406.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447081.9      0.81     405.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447109.0      0.81     404.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447128.4      0.80     403.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447136.7      0.80     403.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447163.8      0.80     402.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447174.5      0.80     401.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447192.3      0.79     400.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447200.5      0.79     400.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447214.4      0.79     399.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447234.8      0.79     398.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447261.7      0.79     397.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  447288.6      0.79     395.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  447305.6      0.79     394.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447316.5      0.79     394.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447330.6      0.78     393.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447345.0      0.78     393.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447351.9      0.78     392.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447359.6      0.78     392.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447359.6      0.78     392.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447388.1      0.78     391.6      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  447425.8      0.78     390.3      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  447463.6      0.78     389.0     121.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  447501.4      0.78     387.7     169.5 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  447525.3      0.78     386.8     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447538.1      0.78     386.3     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447545.8      0.77     386.1     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447558.6      0.77     385.6     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447594.7      0.77     383.3     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  447652.2      0.77     379.0     193.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  447691.6      0.77     376.4     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447694.8      0.77     376.3     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447717.1      0.77     375.7     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447732.3      0.77     375.2     193.7 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447752.2      0.77     374.6     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447760.2      0.76     374.4     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:22  447778.3      0.76     373.9     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:22  447811.5      0.76     372.9     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447823.2      0.76     372.5     193.7 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:22  447842.4      0.76     371.9     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:22  447853.0      0.76     371.5     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447867.4      0.76     370.8     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:22  447883.3      0.76     370.2     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:23  447897.7      0.75     369.6     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:23  447918.2      0.75     369.0     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:23  447933.4      0.75     368.5     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447950.9      0.75     368.0     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:23  447955.2      0.75     367.8     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447965.3      0.75     367.4     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447965.8      0.75     367.4     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447981.0      0.75     366.9     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447999.9      0.75     365.9     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448016.6      0.75     364.6     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:23  448027.3      0.75     364.4     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448034.2      0.75     364.0     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448047.7      0.75     363.5     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448055.4      0.75     363.3     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448072.7      0.75     363.1     242.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448092.4      0.74     362.8     290.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448095.6      0.74     362.7     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448124.3      0.74     360.6     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448185.0      0.74     357.4     290.6 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448198.3      0.74     356.5     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448219.8      0.74     355.1     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448241.4      0.74     353.8     290.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448252.0      0.74     353.3     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:04:25  448264.8      0.73     352.3     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448270.4      0.73     352.0     290.6 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448277.6      0.73     351.9     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448293.3      0.73     351.5     290.6 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448306.3      0.73     351.0     290.6 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448306.3      0.72     351.0     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448314.0      0.72     350.6     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448322.0      0.72     350.2     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448331.8      0.72     350.0     290.6 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448359.0      0.72     348.7     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448378.1      0.72     347.7     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448397.3      0.72     346.7     290.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448416.4      0.72     345.7     290.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448423.3      0.72     345.5     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:26  448435.3      0.72     345.0     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448453.4      0.71     343.9     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448471.7      0.71     343.3     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448517.2      0.71     340.0     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448539.6      0.71     338.6     290.6 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:26  448557.9      0.71     338.0     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448576.8      0.71     337.3     339.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448578.7      0.71     337.2     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448593.6      0.71     336.8     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448617.2      0.71     336.3     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448626.8      0.71     335.8     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448636.9      0.71     335.1     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448651.6      0.71     334.2     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448662.7      0.71     333.8     339.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448688.8      0.70     332.3     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448721.2      0.70     330.4     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448730.0      0.70     330.1     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448745.2      0.70     329.5     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448745.2      0.70     329.5     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448765.4      0.70     328.3     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  448782.7      0.70     328.0     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448797.1      0.70     327.2     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  448806.4      0.70     326.6     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  448820.7      0.70     326.0     363.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  448830.0      0.70     325.4     363.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  448835.6      0.70     325.2     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448838.8      0.70     325.0     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448846.5      0.70     324.9     363.3 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448862.0      0.70     324.5     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448872.6      0.70     324.0     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448896.5      0.70     322.8     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448897.6      0.70     322.5     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  448902.1      0.69     322.3     363.3 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:29  448907.4      0.69     322.1     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:29  448914.4      0.69     321.9     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:29  448928.7      0.69     321.5     363.3 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:29  448940.2      0.69     320.8     363.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  448944.2      0.69     320.6     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:29  448954.5      0.69     320.4     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:29  448972.6      0.69     320.0     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449000.5      0.69     319.0     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449010.9      0.69     318.7     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449024.8      0.69     318.3     363.3 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449053.2      0.69     316.4     363.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449070.5      0.69     316.0     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449087.3      0.69     314.9     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449104.3      0.69     314.6     363.3 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449124.8      0.69     314.1     363.3 path/path/path/genblk1.add_in_reg[39]/D
    0:04:30  449129.3      0.68     313.7     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449143.4      0.68     313.2     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449157.2      0.68     312.4     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449172.1      0.68     311.7     363.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449179.8      0.68     311.4     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449179.6      0.68     311.4     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449200.3      0.68     310.8     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449204.0      0.67     310.6     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449212.0      0.67     310.2     363.3 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449227.2      0.67     309.7     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449240.2      0.67     309.3     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449250.6      0.67     309.2     363.3 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449271.1      0.67     308.2     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449297.9      0.67     306.6     363.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449313.1      0.67     306.1     363.3 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449321.6      0.66     306.0     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449334.1      0.66     305.0     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449335.2      0.66     304.8     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449354.6      0.66     303.6     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449371.9      0.66     302.7     363.3 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449371.9      0.66     302.6     363.3 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449371.9      0.66     302.6     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449377.5      0.66     302.3     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449383.1      0.66     301.9     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449397.9      0.66     301.1     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449421.1      0.66     300.3     387.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449443.2      0.66     299.9     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449476.7      0.66     298.1     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449491.0      0.66     297.6     411.7 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:32  449506.2      0.66     297.2     411.7 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:33  449525.9      0.66     295.8     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449549.6      0.66     294.4     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449566.1      0.66     293.8     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449575.4      0.65     293.3     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449575.1      0.65     293.2     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449589.7      0.65     292.4     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449606.0      0.65     291.8     411.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449632.8      0.65     290.7     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449640.5      0.65     290.5     411.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449662.6      0.65     288.9     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449669.5      0.65     288.2     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449674.1      0.65     288.0     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449676.5      0.65     287.9     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449682.8      0.65     287.7     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449701.7      0.65     287.2     411.7 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449704.1      0.65     287.1     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449712.6      0.65     286.9     411.7 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449723.3      0.65     286.7     411.7 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449740.0      0.65     285.8     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449740.6      0.65     285.7     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449740.6      0.64     285.7     411.7 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449740.8      0.64     285.7     411.7 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449748.8      0.64     285.4     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449753.9      0.64     285.3     411.7 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449753.9      0.64     285.2     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449754.9      0.64     285.1     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449765.8      0.64     284.4     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  449767.7      0.64     284.3     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:35  449786.0      0.64     283.9     411.7 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:35  449788.2      0.64     283.9     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:35  449790.8      0.64     283.8     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449809.5      0.64     283.3     411.7 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449820.4      0.64     282.8     411.7 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449836.8      0.64     282.3     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449848.3      0.64     282.0     411.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449865.6      0.64     281.6     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449865.6      0.64     281.6     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449870.1      0.64     281.5     411.7 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449878.3      0.64     281.3     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449878.3      0.64     281.2     411.7 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449878.3      0.63     281.2     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449889.3      0.63     280.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449889.8      0.63     280.7     411.7 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449906.5      0.63     280.4     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:37  449930.7      0.63     278.9     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  449940.3      0.63     278.2     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:37  449957.1      0.63     277.5     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  449962.7      0.63     277.3     411.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:37  449964.8      0.63     277.2     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:37  449972.8      0.63     276.7     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:37  449977.6      0.63     276.6     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:37  449979.7      0.63     276.6     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:38  449988.2      0.63     276.3     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:38  449997.2      0.63     276.1     411.7 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450005.0      0.63     275.9     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:04:38  450012.4      0.63     275.7     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450012.4      0.63     275.7     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:38  450013.7      0.63     275.6     411.7 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450029.7      0.63     275.2     411.7 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450044.1      0.63     274.8     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450044.1      0.62     274.6     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450044.1      0.62     274.6     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450052.8      0.62     274.5     435.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450063.5      0.62     274.2     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450068.8      0.62     274.1     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:39  450073.1      0.62     273.9     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:39  450093.3      0.62     273.0     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  450097.3      0.62     272.9     435.9 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450106.0      0.62     272.8     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450107.4      0.62     272.6     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450126.3      0.62     271.7     460.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  450126.3      0.62     271.7     460.1 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450140.4      0.62     271.0     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  450140.4      0.62     270.8     460.1 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450156.3      0.62     270.1     460.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450174.4      0.62     269.3     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450195.4      0.62     268.3     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450213.2      0.62     267.7     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450213.0      0.62     267.7     460.1 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450232.9      0.62     267.1     484.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450235.1      0.62     267.0     484.3 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450235.1      0.62     266.9     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:40  450253.1      0.62     266.0     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:40  450275.5      0.62     265.2     508.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450291.4      0.61     264.6     532.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450308.5      0.61     263.9     532.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450336.7      0.61     262.3     532.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450340.9      0.61     262.3     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:40  450348.1      0.61     262.0     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450349.2      0.61     261.9     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450367.5      0.61     261.0     532.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  450380.0      0.61     260.6     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450399.7      0.61     259.8     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  450408.7      0.61     259.5     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450410.1      0.61     259.3     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450423.1      0.61     259.1     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450438.3      0.61     258.5     557.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  450443.6      0.61     258.3     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450452.4      0.61     258.1     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450451.6      0.61     258.1     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:42  450469.7      0.61     257.0     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:42  450469.7      0.61     257.0     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:42  450476.3      0.61     256.7     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:42  450476.3      0.61     256.6     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:42  450492.5      0.61     256.2     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:42  450508.5      0.61     255.4     557.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  450524.5      0.61     254.5     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  450542.0      0.61     253.7     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  450555.0      0.61     253.4     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:42  450572.6      0.60     252.7     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  450573.1      0.60     252.5     557.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:43  450585.1      0.60     251.8     557.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450585.9      0.60     251.7     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450602.4      0.60     251.3     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450602.4      0.60     251.2     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:43  450621.5      0.60     250.3     557.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450622.3      0.60     250.2     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:43  450622.1      0.60     250.1     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450651.1      0.60     249.0     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:43  450651.6      0.60     249.0     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:43  450651.6      0.60     248.9     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:44  450651.6      0.60     248.8     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:44  450651.1      0.60     248.8     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450657.5      0.60     248.2     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450662.2      0.59     247.9     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450665.4      0.59     247.7     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450673.4      0.59     246.3     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450676.9      0.59     246.0     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450678.2      0.59     245.9     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450685.7      0.59     245.5     557.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  450690.4      0.58     244.9     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450693.9      0.58     244.1     557.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  450695.0      0.58     244.1     557.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  450700.6      0.58     243.4     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450708.5      0.58     242.9     557.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  450714.6      0.58     241.7     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450720.2      0.58     240.8     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450721.8      0.58     240.2     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450725.8      0.57     240.0     557.0                          
    0:04:53  450154.5      0.57     240.0     557.0                          
    0:04:54  450087.4      0.57     239.9     557.0                          
    0:04:54  450087.4      0.57     239.9     557.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:54  450087.4      0.57     239.9     557.0                          
    0:04:55  450103.6      0.57     239.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  450119.9      0.57     238.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  450121.7      0.57     238.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:55  450122.0      0.57     238.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:55  450122.5      0.57     238.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:55  450142.0      0.57     237.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  450147.0      0.57     237.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  450146.5      0.57     237.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450146.2      0.57     236.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:56  450146.2      0.57     236.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:56  450146.2      0.57     236.9       0.0                          
    0:04:57  450146.2      0.57     236.9       0.0                          
    0:05:10  449694.0      0.57     236.8       0.0                          
    0:05:14  449589.7      0.57     236.8       0.0                          
    0:05:19  449538.9      0.57     236.9       0.0                          
    0:05:20  449520.3      0.57     237.0       0.0                          
    0:05:21  449506.5      0.57     237.2       0.0                          
    0:05:21  449506.5      0.57     237.2       0.0                          
    0:05:23  449506.5      0.57     237.2       0.0                          
    0:05:26  449205.6      0.58     238.0       0.0                          
    0:05:26  449197.7      0.58     238.1       0.0                          
    0:05:26  449197.7      0.58     238.1       0.0                          
    0:05:27  449197.7      0.58     238.1       0.0                          
    0:05:27  449197.7      0.58     238.1       0.0                          
    0:05:27  449197.7      0.58     238.1       0.0                          
    0:05:27  449197.7      0.58     238.1       0.0                          
    0:05:27  449198.2      0.58     238.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:27  449201.1      0.58     237.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:28  449202.2      0.57     237.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:28  449203.0      0.57     237.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:28  449212.3      0.57     237.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  449215.2      0.57     237.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  449216.0      0.57     237.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:28  449216.0      0.57     237.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:28  449216.0      0.57     236.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:28  449218.7      0.57     236.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:28  449235.2      0.57     236.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  449253.2      0.57     235.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  449253.2      0.57     235.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:29  449253.2      0.57     235.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:29  449261.0      0.57     235.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:29  449266.8      0.57     234.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  449276.4      0.57     234.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:29  449276.4      0.57     234.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:29  449276.4      0.57     234.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:29  449282.5      0.57     233.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  449301.9      0.57     233.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  449311.5      0.57     232.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:29  449312.6      0.57     232.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:30  449320.3      0.57     232.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:30  449335.7      0.57     231.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  449338.4      0.57     231.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:30  449341.8      0.57     231.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:30  449358.3      0.57     231.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  449369.5      0.57     230.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:30  449369.8      0.57     230.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:30  449369.8      0.57     230.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:30  449387.8      0.56     230.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:30  449409.4      0.56     229.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  449413.1      0.56     229.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:30  449413.1      0.56     229.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:31  449428.8      0.56     228.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:31  449446.9      0.56     227.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  449458.6      0.56     227.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:05:31  449463.4      0.56     226.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  449478.0      0.56     226.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:31  449485.7      0.56     225.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:31  449500.1      0.56     225.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  449500.6      0.56     225.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:31  449505.4      0.56     224.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:31  449506.7      0.56     224.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  449506.2      0.56     224.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:31  449515.0      0.56     224.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:05:32  449519.0      0.56     224.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:32  449520.6      0.56     223.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:32  449520.6      0.56     223.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:32  449530.4      0.56     223.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:32  449530.4      0.56     223.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:32  449537.3      0.56     223.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:32  449553.6      0.56     223.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:32  449569.3      0.56     222.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  449571.1      0.56     222.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:32  449573.2      0.55     222.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:32  449579.1      0.55     221.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:32  449582.6      0.55     221.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:33  449586.5      0.55     221.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:33  449599.0      0.55     221.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:33  449600.1      0.55     221.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:33  449600.1      0.55     221.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:33  449612.3      0.55     220.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:05:33  449614.2      0.55     220.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  449622.7      0.55     220.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:33  449623.3      0.55     220.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:33  449645.1      0.55     219.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  449645.3      0.55     219.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:34  449646.9      0.55     219.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:34  449657.8      0.55     219.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  449668.7      0.55     219.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:34  449682.0      0.55     218.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:34  449682.0      0.55     218.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:34  449683.4      0.55     218.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:34  449685.8      0.55     218.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:34  449705.4      0.55     217.9       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  449704.9      0.55     217.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:34  449719.8      0.55     217.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  449725.4      0.55     217.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:35  449728.3      0.55     217.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:35  449754.4      0.55     216.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  449756.3      0.55     216.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:35  449765.8      0.55     216.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:35  449785.5      0.55     215.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  449814.5      0.55     214.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  449814.5      0.55     214.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:35  449824.3      0.55     213.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  449824.3      0.55     213.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:36  449826.5      0.55     213.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:36  449831.8      0.55     213.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:36  449841.4      0.54     212.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:36  449854.1      0.54     212.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:36  449854.1      0.54     212.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:36  449854.7      0.54     212.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:36  449866.9      0.54     212.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:36  449875.4      0.54     211.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:37  449884.5      0.54     211.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:37  449888.2      0.54     211.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:38  449849.4      0.54     211.8       0.0                          
    0:05:38  449758.4      0.54     211.8       0.0                          
    0:05:41  449697.5      0.54     211.8       0.0                          
    0:05:53  449587.3      0.54     211.8       0.0                          
    0:05:53  449475.6      0.54     211.8       0.0                          
    0:05:54  449363.1      0.54     211.8       0.0                          
    0:05:54  449252.2      0.54     211.8       0.0                          
    0:05:55  449141.3      0.54     211.8       0.0                          
    0:05:56  449028.7      0.54     211.8       0.0                          
    0:05:56  448917.8      0.54     211.8       0.0                          
    0:05:57  448806.9      0.54     211.8       0.0                          
    0:05:57  448696.0      0.54     211.8       0.0                          
    0:05:58  448585.1      0.54     211.8       0.0                          
    0:05:59  448474.1      0.54     211.8       0.0                          
    0:05:59  448363.2      0.54     211.8       0.0                          
    0:06:00  448252.3      0.54     211.8       0.0                          
    0:06:01  448140.6      0.54     211.8       0.0                          
    0:06:01  448030.4      0.54     211.8       0.0                          
    0:06:02  447918.7      0.54     211.8       0.0                          
    0:06:02  447808.6      0.54     211.8       0.0                          
    0:06:03  447696.9      0.54     211.8       0.0                          
    0:06:03  447586.8      0.54     211.8       0.0                          
    0:06:04  447475.0      0.54     211.8       0.0                          
    0:06:05  447363.3      0.54     211.8       0.0                          
    0:06:05  447257.2      0.54     211.7       0.0                          
    0:06:06  447144.7      0.54     211.7       0.0                          
    0:06:06  447043.3      0.54     211.7       0.0                          
    0:06:06  446947.6      0.54     211.7       0.0                          
    0:06:07  446835.0      0.54     211.7       0.0                          
    0:06:07  446723.3      0.54     211.7       0.0                          
    0:06:08  446614.0      0.54     211.7       0.0                          
    0:06:08  446511.8      0.54     211.7       0.0                          
    0:06:09  446409.7      0.54     211.7       0.0                          
    0:06:09  446297.2      0.54     211.7       0.0                          
    0:06:09  446183.1      0.54     211.7       0.0                          
    0:06:10  446069.8      0.54     211.7       0.0                          
    0:06:10  445966.0      0.54     211.7       0.0                          
    0:06:11  445871.1      0.54     211.7       0.0                          
    0:06:11  445754.5      0.54     211.7       0.0                          
    0:06:12  445644.4      0.54     211.7       0.0                          
    0:06:12  445531.9      0.54     211.7       0.0                          
    0:06:13  445422.3      0.54     211.7       0.0                          
    0:06:13  445304.2      0.54     211.6       0.0                          
    0:06:13  445189.3      0.54     211.6       0.0                          
    0:06:14  445077.6      0.54     211.6       0.0                          
    0:06:14  444976.0      0.54     211.6       0.0                          
    0:06:15  444869.0      0.54     211.6       0.0                          
    0:06:15  444752.5      0.54     211.6       0.0                          
    0:06:16  444634.4      0.54     211.6       0.0                          
    0:06:16  444527.5      0.54     211.6       0.0                          
    0:06:17  444385.4      0.54     211.6       0.0                          
    0:06:17  444254.6      0.54     211.6       0.0                          
    0:06:18  444112.5      0.54     211.6       0.0                          
    0:06:18  443981.7      0.54     211.6       0.0                          
    0:06:19  443839.6      0.54     211.6       0.0                          
    0:06:19  443708.7      0.54     211.6       0.0                          
    0:06:20  443566.7      0.54     211.6       0.0                          
    0:06:21  443435.8      0.54     211.6       0.0                          
    0:06:21  443293.8      0.54     211.6       0.0                          
    0:06:22  443162.9      0.54     211.6       0.0                          
    0:06:22  443020.9      0.54     211.6       0.0                          
    0:06:23  442890.0      0.54     211.6       0.0                          
    0:06:23  442747.9      0.54     211.6       0.0                          
    0:06:24  442617.1      0.54     211.6       0.0                          
    0:06:24  442475.0      0.54     211.6       0.0                          
    0:06:25  442344.2      0.54     211.6       0.0                          
    0:06:25  442202.1      0.54     211.6       0.0                          
    0:06:26  442071.2      0.54     211.6       0.0                          
    0:06:26  441929.2      0.54     211.6       0.0                          
    0:06:27  441798.3      0.54     211.6       0.0                          
    0:06:27  441656.3      0.54     211.6       0.0                          
    0:06:28  441617.7      0.54     211.6       0.0                          
    0:06:28  441614.8      0.54     211.6       0.0                          
    0:06:28  441579.1      0.54     211.5       0.0                          
    0:06:28  441547.5      0.54     211.5       0.0                          
    0:06:31  441522.2      0.54     211.5       0.0                          
    0:06:31  441501.2      0.54     211.5       0.0                          
    0:06:32  441498.8      0.54     211.4       0.0                          
    0:06:32  441498.0      0.54     211.4       0.0                          
    0:06:33  441497.0      0.54     211.4       0.0                          
    0:06:33  441496.2      0.54     211.3       0.0                          
    0:06:34  441495.4      0.54     211.3       0.0                          
    0:06:35  441494.6      0.54     211.3       0.0                          
    0:06:41  441493.8      0.54     211.3       0.0                          
    0:06:43  441493.5      0.54     211.3       0.0                          
    0:06:44  441492.7      0.54     211.3       0.0                          
    0:06:45  441488.7      0.54     211.3       0.0                          
    0:06:45  441483.4      0.54     211.3       0.0                          
    0:06:47  441483.4      0.54     211.3       0.0                          
    0:06:47  441447.5      0.54     211.5       0.0                          
    0:06:48  441447.5      0.54     211.5       0.0                          
    0:06:48  441447.5      0.54     211.5       0.0                          
    0:06:48  441447.5      0.54     211.5       0.0                          
    0:06:48  441447.5      0.54     211.5       0.0                          
    0:06:48  441447.5      0.54     211.5       0.0                          
    0:06:48  441450.9      0.54     211.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:48  441460.0      0.54     211.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  441465.6      0.54     210.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:49  441465.8      0.54     210.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:49  441472.7      0.54     210.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:49  441472.7      0.54     210.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:49  441483.1      0.54     210.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:06:49  441483.1      0.54     210.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  441502.0      0.54     209.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:49  441519.8      0.54     209.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:49  441519.8      0.54     209.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:49  441525.7      0.54     209.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:49  441539.0      0.54     208.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  441539.8      0.54     208.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  441543.8      0.54     208.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:50  441553.1      0.54     208.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  441573.0      0.54     207.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  441576.0      0.53     207.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:50  441600.7      0.53     206.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  441603.6      0.53     206.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  441606.8      0.53     205.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  441617.4      0.53     205.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:50  441624.6      0.53     205.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:50  441625.4      0.53     205.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441625.4      0.53     205.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:51  441626.2      0.53     205.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441627.6      0.53     205.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441627.8      0.53     205.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  441632.6      0.53     205.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441633.9      0.53     205.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441636.1      0.53     205.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441639.0      0.53     205.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441641.9      0.53     204.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  441641.4      0.53     204.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441645.9      0.53     204.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  441661.3      0.53     204.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:52  441669.6      0.53     204.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  441677.0      0.53     203.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  441678.1      0.53     203.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:06:52  441678.4      0.53     203.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:52  441684.7      0.53     203.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:52  441691.4      0.52     203.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  441691.9      0.52     203.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:52  441709.0      0.52     203.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:52  441710.0      0.52     202.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  441721.7      0.52     202.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:06:52  441722.3      0.52     202.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441725.7      0.52     202.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441725.7      0.52     202.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441738.7      0.52     201.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  441742.5      0.52     201.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441755.5      0.52     201.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441757.9      0.52     201.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441757.9      0.52     201.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  441771.2      0.52     201.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441784.5      0.52     200.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  441795.4      0.52     200.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:54  441811.4      0.52     199.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  441811.4      0.52     199.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:54  441812.2      0.52     199.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:54  441811.6      0.52     199.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:54  441811.6      0.52     199.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  441833.4      0.52     198.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  441834.5      0.52     198.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:54  441836.9      0.52     198.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:54  441844.6      0.52     197.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:06:54  441862.2      0.52     197.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  441877.3      0.52     196.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  441894.4      0.52     196.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:55  441894.9      0.52     196.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  441901.3      0.52     195.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:55  441921.2      0.52     194.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  441937.2      0.52     194.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  441947.0      0.51     193.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:55  441965.6      0.51     193.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  441964.8      0.51     192.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:56  441964.8      0.51     192.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:56  441967.2      0.51     192.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:56  441967.8      0.51     192.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:56  441969.4      0.51     192.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  441970.2      0.51     192.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:56  441971.5      0.51     192.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  441971.5      0.51     192.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:56  441978.9      0.51     191.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  441978.9      0.51     191.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:56  441991.4      0.51     191.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:56  442005.3      0.51     191.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442012.2      0.51     191.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442013.3      0.51     191.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442013.3      0.51     191.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442016.4      0.51     191.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:57  442023.6      0.51     190.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442023.6      0.51     190.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442027.1      0.51     190.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:58  442041.5      0.51     190.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:58  442043.0      0.51     190.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:58  442043.0      0.51     190.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:58  442056.9      0.51     189.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  442071.8      0.51     189.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  442089.6      0.51     188.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  442090.4      0.51     188.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:58  442099.7      0.51     188.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442110.3      0.50     188.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442121.0      0.50     187.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442130.0      0.50     187.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442143.9      0.50     186.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442156.4      0.50     186.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  442165.9      0.50     185.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442178.7      0.49     185.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442191.7      0.49     184.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442201.9      0.49     184.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442210.4      0.49     184.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  442221.8      0.49     183.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442230.8      0.49     183.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442241.0      0.49     182.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:07:00  442256.4      0.49     182.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442264.4      0.49     182.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442274.7      0.49     181.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  442280.1      0.48     181.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  442292.8      0.48     181.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  442302.1      0.48     181.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  442314.1      0.48     180.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442324.7      0.48     180.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442336.7      0.48     179.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:00  442344.2      0.48     179.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442354.0      0.48     179.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442361.5      0.48     179.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442372.4      0.48     178.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442383.5      0.48     178.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  442388.3      0.48     178.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  442399.8      0.48     177.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  442416.8      0.48     177.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  442419.2      0.48     176.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:07:01  442420.0      0.48     176.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442423.4      0.48     176.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:07:01  442429.8      0.47     176.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442435.7      0.47     176.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:01  442438.6      0.47     176.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442450.0      0.47     176.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:02  442457.7      0.47     175.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442461.5      0.47     175.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442462.8      0.47     175.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442466.0      0.47     175.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442478.5      0.47     175.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442488.3      0.47     174.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  442497.1      0.47     174.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442505.6      0.47     174.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  442518.4      0.47     173.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442524.2      0.47     173.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442535.4      0.47     173.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442545.3      0.47     173.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:07:03  442553.2      0.47     172.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:07:03  442559.6      0.47     172.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:03  442569.5      0.47     172.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442579.3      0.47     172.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442584.4      0.47     172.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442593.9      0.46     171.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:03  442604.6      0.46     171.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442613.1      0.46     171.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442627.7      0.46     170.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442637.0      0.46     170.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:03  442645.8      0.46     170.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442656.4      0.46     170.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442661.5      0.46     169.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442673.2      0.46     169.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442677.7      0.46     169.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442686.2      0.46     168.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  442696.3      0.46     168.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442708.6      0.46     168.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  442717.1      0.46     167.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442723.7      0.46     167.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442734.6      0.46     167.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442742.4      0.46     167.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  442749.5      0.46     167.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442755.9      0.45     166.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442769.2      0.45     166.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442776.7      0.45     166.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442784.9      0.45     166.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  442790.0      0.45     165.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442801.9      0.45     165.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  442808.6      0.45     165.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:05  442814.4      0.45     165.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  442825.6      0.45     165.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442843.2      0.45     164.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:07:05  442845.3      0.45     164.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442847.4      0.45     164.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442858.9      0.45     164.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442867.1      0.45     164.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442871.9      0.45     163.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442882.0      0.45     163.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442886.3      0.45     163.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442898.0      0.45     163.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442905.7      0.45     162.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442912.9      0.45     162.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442921.6      0.45     162.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442926.4      0.45     162.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442938.1      0.45     161.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442944.8      0.45     161.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:07  442952.2      0.44     161.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:07  442962.9      0.44     161.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:07  442973.3      0.44     161.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:07  442979.4      0.44     160.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:07  442988.4      0.44     160.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:07  442995.3      0.44     160.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443002.5      0.44     160.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443010.0      0.44     159.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:07  443016.6      0.44     159.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443025.9      0.44     159.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443032.0      0.44     159.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443039.2      0.44     158.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:07  443049.6      0.44     158.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443060.5      0.44     158.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443069.3      0.44     158.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443079.9      0.44     157.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  443088.2      0.44     157.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443098.0      0.44     157.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443107.0      0.44     157.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  443115.6      0.44     156.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443128.6      0.44     156.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  443132.6      0.43     156.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443140.6      0.43     155.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  443147.2      0.43     155.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  443158.7      0.43     155.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443168.5      0.43     155.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443175.4      0.43     155.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443182.1      0.43     154.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443194.0      0.43     154.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443202.3      0.43     154.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443214.0      0.43     153.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443224.1      0.43     153.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443232.6      0.43     153.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443239.5      0.43     153.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443244.3      0.43     153.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443251.2      0.43     153.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443260.5      0.43     152.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443269.8      0.43     152.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443276.5      0.43     152.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443287.9      0.43     152.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443298.0      0.43     151.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443314.0      0.42     151.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:10  443323.6      0.42     150.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:10  443330.0      0.42     150.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:10  443335.5      0.42     150.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:07:10  443345.7      0.42     149.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:10  443351.5      0.42     149.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:10  443358.7      0.42     149.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:07:10  443367.5      0.42     149.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:10  443377.3      0.42     149.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:10  443386.3      0.42     148.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:10  443396.5      0.42     148.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:10  443403.1      0.42     148.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:10  443414.5      0.42     147.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:10  443423.9      0.42     147.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:11  443433.4      0.42     147.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:11  443439.0      0.42     147.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:11  443445.1      0.42     146.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:11  443449.1      0.42     146.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:11  443457.4      0.42     146.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:11  443468.8      0.42     146.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:11  443478.9      0.42     146.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:11  443487.2      0.41     145.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:11  443491.7      0.41     145.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:11  443494.9      0.41     145.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:11  443504.2      0.41     145.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:11  443511.9      0.41     144.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:11  443519.3      0.41     144.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:12  443523.3      0.41     144.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:12  443526.8      0.41     144.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:07:12  443536.4      0.41     144.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:12  443545.4      0.41     143.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:12  443546.2      0.41     143.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:12  443553.1      0.41     143.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:12  443561.4      0.41     143.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:12  443568.3      0.41     143.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:12  443571.2      0.41     143.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:12  443575.7      0.41     142.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:13  443577.3      0.41     142.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:13  443582.1      0.41     142.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:13  443589.6      0.41     142.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:13  443597.8      0.41     142.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:13  443601.5      0.41     142.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:07:13  443607.4      0.41     141.9       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:13  443617.0      0.41     141.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:13  443623.1      0.41     141.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:13  443629.7      0.41     141.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:13  443633.7      0.41     141.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:13  443638.5      0.41     140.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:13  443646.0      0.40     140.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:13  443649.4      0.40     140.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:14  443656.3      0.40     140.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:14  443658.7      0.40     140.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:14  443666.2      0.40     140.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:14  443671.2      0.40     139.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:14  443681.1      0.40     139.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:14  443688.8      0.40     139.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:14  443693.0      0.40     139.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:14  443698.9      0.40     139.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:14  443705.3      0.40     139.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:14  443710.3      0.40     138.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:14  443712.2      0.40     138.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:14  443717.0      0.40     138.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:14  443725.8      0.40     138.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:15  443731.9      0.40     138.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:15  443735.9      0.40     138.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:15  443742.8      0.40     137.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:15  443747.8      0.40     137.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:15  443749.7      0.40     137.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:15  443752.4      0.40     137.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:15  443755.8      0.40     137.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:15  443758.5      0.40     137.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:15  443766.2      0.40     137.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:15  443769.7      0.40     137.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:15  443777.6      0.40     136.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:15  443784.6      0.40     136.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:16  443790.7      0.40     136.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:16  443796.0      0.40     136.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:16  443801.6      0.40     136.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:16  443808.2      0.39     136.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:16  443812.7      0.39     135.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:16  443817.8      0.39     135.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:16  443826.0      0.39     135.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:16  443830.0      0.39     135.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:16  443835.4      0.39     135.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:16  443842.3      0.39     135.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:07:16  443845.7      0.39     135.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:16  443852.9      0.39     134.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:16  443857.7      0.39     134.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:07:16  443863.3      0.39     134.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:17  443872.1      0.39     134.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:17  443874.5      0.39     134.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:17  443879.2      0.39     134.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:17  443889.1      0.39     133.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:17  443896.8      0.39     133.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:17  443900.0      0.39     133.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:17  443908.8      0.39     133.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:17  443913.8      0.39     133.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:17  443921.0      0.39     133.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:17  443927.4      0.39     133.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:17  443933.0      0.39     133.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:17  443936.4      0.39     132.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:17  443941.2      0.39     132.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:17  443947.9      0.39     132.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:18  443954.0      0.39     132.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:18  443959.6      0.39     132.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:18  443962.2      0.39     132.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:18  443963.8      0.39     132.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:18  443967.3      0.39     132.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:18  443973.7      0.39     131.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:18  443981.4      0.39     131.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:18  443988.3      0.39     131.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:18  443990.2      0.39     131.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:18  443992.8      0.38     131.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:18  443995.2      0.38     131.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:18  444000.8      0.38     131.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:18  444008.0      0.38     130.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:19  444011.2      0.38     130.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:19  444012.8      0.38     130.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:19  444014.4      0.38     130.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:19  444015.2      0.38     130.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:19  444016.8      0.38     130.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:19  444019.4      0.38     130.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:19  444022.6      0.38     130.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:19  444027.4      0.38     130.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:19  444029.8      0.38     130.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:19  444031.4      0.38     130.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:07:19  444033.3      0.38     130.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1835 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:59:45 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             209114.039218
Buf/Inv area:                     8502.689922
Noncombinational area:          234919.221796
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                444033.261015
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 15:00:05 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  91.6374 mW   (89%)
  Net Switching Power  =  11.0412 mW   (11%)
                         ---------
Total Dynamic Power    = 102.6786 mW  (100%)

Cell Leakage Power     =   9.1260 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.6874e+04        1.0464e+03        3.9958e+06        9.1916e+04  (  82.21%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.7653e+03        9.9938e+03        5.1302e+06        1.9890e+04  (  17.79%)
--------------------------------------------------------------------------------------------------
Total          9.1640e+04 uW     1.1040e+04 uW     9.1260e+06 nW     1.1181e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 15:00:05 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[10].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[10].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[10].path/path/add_out_reg[0]/Q (DFF_X1)
                                                          0.09       0.09 f
  path/genblk1[10].path/path/add_42/B[0] (mac_b20_g1_22_DW01_add_0)
                                                          0.00       0.09 f
  path/genblk1[10].path/path/add_42/U72/ZN (NAND3_X1)     0.04       0.13 r
  path/genblk1[10].path/path/add_42/U144/ZN (NAND3_X1)
                                                          0.04       0.17 f
  path/genblk1[10].path/path/add_42/U200/ZN (NAND2_X1)
                                                          0.03       0.20 r
  path/genblk1[10].path/path/add_42/U203/ZN (NAND3_X1)
                                                          0.03       0.23 f
  path/genblk1[10].path/path/add_42/U1_3/CO (FA_X1)       0.09       0.32 f
  path/genblk1[10].path/path/add_42/U1_4/CO (FA_X1)       0.09       0.41 f
  path/genblk1[10].path/path/add_42/U1_5/CO (FA_X1)       0.09       0.50 f
  path/genblk1[10].path/path/add_42/U1_6/CO (FA_X1)       0.10       0.60 f
  path/genblk1[10].path/path/add_42/U97/ZN (NAND2_X1)     0.04       0.64 r
  path/genblk1[10].path/path/add_42/U23/ZN (NAND3_X1)     0.05       0.68 f
  path/genblk1[10].path/path/add_42/U11/ZN (NAND2_X1)     0.04       0.72 r
  path/genblk1[10].path/path/add_42/U36/ZN (NAND3_X1)     0.03       0.75 f
  path/genblk1[10].path/path/add_42/U89/ZN (NAND2_X1)     0.03       0.78 r
  path/genblk1[10].path/path/add_42/U92/ZN (NAND3_X1)     0.03       0.81 f
  path/genblk1[10].path/path/add_42/U1_10/CO (FA_X1)      0.10       0.91 f
  path/genblk1[10].path/path/add_42/U133/ZN (NAND2_X1)
                                                          0.04       0.95 r
  path/genblk1[10].path/path/add_42/U135/ZN (NAND3_X1)
                                                          0.04       0.99 f
  path/genblk1[10].path/path/add_42/U166/ZN (NAND2_X1)
                                                          0.03       1.02 r
  path/genblk1[10].path/path/add_42/U168/ZN (NAND3_X1)
                                                          0.04       1.05 f
  path/genblk1[10].path/path/add_42/U1_13/CO (FA_X1)      0.10       1.15 f
  path/genblk1[10].path/path/add_42/U111/ZN (NAND2_X1)
                                                          0.04       1.19 r
  path/genblk1[10].path/path/add_42/U22/ZN (NAND3_X1)     0.04       1.23 f
  path/genblk1[10].path/path/add_42/U126/ZN (NAND2_X1)
                                                          0.04       1.26 r
  path/genblk1[10].path/path/add_42/U67/ZN (NAND3_X1)     0.04       1.30 f
  path/genblk1[10].path/path/add_42/U184/ZN (NAND2_X1)
                                                          0.04       1.33 r
  path/genblk1[10].path/path/add_42/U143/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[10].path/path/add_42/U190/ZN (NAND2_X1)
                                                          0.04       1.41 r
  path/genblk1[10].path/path/add_42/U24/ZN (NAND3_X1)     0.04       1.44 f
  path/genblk1[10].path/path/add_42/U42/ZN (NAND2_X1)     0.03       1.47 r
  path/genblk1[10].path/path/add_42/U45/ZN (NAND3_X1)     0.03       1.51 f
  path/genblk1[10].path/path/add_42/U1_19/CO (FA_X1)      0.10       1.60 f
  path/genblk1[10].path/path/add_42/U49/ZN (NAND2_X1)     0.04       1.64 r
  path/genblk1[10].path/path/add_42/U31/ZN (NAND3_X1)     0.04       1.68 f
  path/genblk1[10].path/path/add_42/U120/ZN (NAND2_X1)
                                                          0.03       1.71 r
  path/genblk1[10].path/path/add_42/U114/ZN (NAND3_X1)
                                                          0.04       1.75 f
  path/genblk1[10].path/path/add_42/U159/ZN (NAND2_X1)
                                                          0.03       1.78 r
  path/genblk1[10].path/path/add_42/U162/ZN (NAND3_X1)
                                                          0.03       1.82 f
  path/genblk1[10].path/path/add_42/U1_23/CO (FA_X1)      0.09       1.91 f
  path/genblk1[10].path/path/add_42/U1_24/CO (FA_X1)      0.10       2.00 f
  path/genblk1[10].path/path/add_42/U105/ZN (NAND2_X1)
                                                          0.04       2.04 r
  path/genblk1[10].path/path/add_42/U65/ZN (NAND3_X1)     0.04       2.08 f
  path/genblk1[10].path/path/add_42/U172/ZN (NAND2_X1)
                                                          0.04       2.12 r
  path/genblk1[10].path/path/add_42/U142/ZN (NAND3_X1)
                                                          0.04       2.15 f
  path/genblk1[10].path/path/add_42/U178/ZN (NAND2_X1)
                                                          0.03       2.18 r
  path/genblk1[10].path/path/add_42/U181/ZN (NAND3_X1)
                                                          0.03       2.22 f
  path/genblk1[10].path/path/add_42/U1_28/CO (FA_X1)      0.09       2.31 f
  path/genblk1[10].path/path/add_42/U1_29/CO (FA_X1)      0.10       2.40 f
  path/genblk1[10].path/path/add_42/U61/ZN (NAND2_X1)     0.04       2.44 r
  path/genblk1[10].path/path/add_42/U34/ZN (NAND3_X1)     0.04       2.48 f
  path/genblk1[10].path/path/add_42/U79/ZN (NAND2_X1)     0.04       2.52 r
  path/genblk1[10].path/path/add_42/U81/ZN (NAND3_X1)     0.04       2.56 f
  path/genblk1[10].path/path/add_42/U85/ZN (NAND2_X1)     0.04       2.59 r
  path/genblk1[10].path/path/add_42/U64/ZN (NAND3_X1)     0.04       2.63 f
  path/genblk1[10].path/path/add_42/U139/ZN (NAND2_X1)
                                                          0.04       2.67 r
  path/genblk1[10].path/path/add_42/U141/ZN (NAND3_X1)
                                                          0.04       2.71 f
  path/genblk1[10].path/path/add_42/U2/ZN (NAND2_X1)      0.03       2.75 r
  path/genblk1[10].path/path/add_42/U74/ZN (NAND3_X1)     0.04       2.78 f
  path/genblk1[10].path/path/add_42/U155/ZN (NAND2_X1)
                                                          0.03       2.81 r
  path/genblk1[10].path/path/add_42/U156/ZN (NAND3_X1)
                                                          0.03       2.84 f
  path/genblk1[10].path/path/add_42/U1_36/CO (FA_X1)      0.09       2.93 f
  path/genblk1[10].path/path/add_42/U1_37/CO (FA_X1)      0.09       3.02 f
  path/genblk1[10].path/path/add_42/U1_38/CO (FA_X1)      0.09       3.11 f
  path/genblk1[10].path/path/add_42/U169/ZN (XNOR2_X1)
                                                          0.06       3.17 f
  path/genblk1[10].path/path/add_42/SUM[39] (mac_b20_g1_22_DW01_add_0)
                                                          0.00       3.17 f
  path/genblk1[10].path/path/out[39] (mac_b20_g1_22)      0.00       3.17 f
  path/genblk1[10].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_22)
                                                          0.00       3.17 f
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_22)
                                                          0.00       3.17 f
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/U133/ZN (INV_X1)
                                                          0.03       3.20 r
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/U132/ZN (OAI22_X1)
                                                          0.03       3.23 f
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.24 f
  data arrival time                                                  3.24

  clock clk (rise edge)                                   2.90       2.90
  clock network delay (ideal)                             0.00       2.90
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
