
SR16_BMS_Reduced_Delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009924  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08009b0c  08009b0c  0000ab0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fc0  08009fc0  0000b0d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009fc0  08009fc0  0000afc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fc8  08009fc8  0000b0d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fc8  08009fc8  0000afc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009fcc  08009fcc  0000afcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  08009fd0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000480  200000d4  0800a0a4  0000b0d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  0800a0a4  0000b554  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b0d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015629  00000000  00000000  0000b0fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ccc  00000000  00000000  00020726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001440  00000000  00000000  000243f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f96  00000000  00000000  00025838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000228c1  00000000  00000000  000267ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ac3a  00000000  00000000  0004908f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bfef2  00000000  00000000  00063cc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00123bbb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e58  00000000  00000000  00123c00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00129a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000d4 	.word	0x200000d4
 8000204:	00000000 	.word	0x00000000
 8000208:	08009af4 	.word	0x08009af4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000d8 	.word	0x200000d8
 8000224:	08009af4 	.word	0x08009af4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2f>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b18:	bf24      	itt	cs
 8000b1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b22:	d90d      	bls.n	8000b40 <__aeabi_d2f+0x30>
 8000b24:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b30:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b38:	bf08      	it	eq
 8000b3a:	f020 0001 	biceq.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b44:	d121      	bne.n	8000b8a <__aeabi_d2f+0x7a>
 8000b46:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b4a:	bfbc      	itt	lt
 8000b4c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	4770      	bxlt	lr
 8000b52:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5a:	f1c2 0218 	rsb	r2, r2, #24
 8000b5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b66:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6a:	bf18      	it	ne
 8000b6c:	f040 0001 	orrne.w	r0, r0, #1
 8000b70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b7c:	ea40 000c 	orr.w	r0, r0, ip
 8000b80:	fa23 f302 	lsr.w	r3, r3, r2
 8000b84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b88:	e7cc      	b.n	8000b24 <__aeabi_d2f+0x14>
 8000b8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8e:	d107      	bne.n	8000ba0 <__aeabi_d2f+0x90>
 8000b90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b94:	bf1e      	ittt	ne
 8000b96:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b9a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b9e:	4770      	bxne	lr
 8000ba0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ba8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_frsub>:
 8000bb0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bb4:	e002      	b.n	8000bbc <__addsf3>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_fsub>:
 8000bb8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bbc <__addsf3>:
 8000bbc:	0042      	lsls	r2, r0, #1
 8000bbe:	bf1f      	itttt	ne
 8000bc0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bc4:	ea92 0f03 	teqne	r2, r3
 8000bc8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bcc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bd0:	d06a      	beq.n	8000ca8 <__addsf3+0xec>
 8000bd2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bd6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bda:	bfc1      	itttt	gt
 8000bdc:	18d2      	addgt	r2, r2, r3
 8000bde:	4041      	eorgt	r1, r0
 8000be0:	4048      	eorgt	r0, r1
 8000be2:	4041      	eorgt	r1, r0
 8000be4:	bfb8      	it	lt
 8000be6:	425b      	neglt	r3, r3
 8000be8:	2b19      	cmp	r3, #25
 8000bea:	bf88      	it	hi
 8000bec:	4770      	bxhi	lr
 8000bee:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bf2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4240      	negne	r0, r0
 8000bfe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c02:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c06:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c0a:	bf18      	it	ne
 8000c0c:	4249      	negne	r1, r1
 8000c0e:	ea92 0f03 	teq	r2, r3
 8000c12:	d03f      	beq.n	8000c94 <__addsf3+0xd8>
 8000c14:	f1a2 0201 	sub.w	r2, r2, #1
 8000c18:	fa41 fc03 	asr.w	ip, r1, r3
 8000c1c:	eb10 000c 	adds.w	r0, r0, ip
 8000c20:	f1c3 0320 	rsb	r3, r3, #32
 8000c24:	fa01 f103 	lsl.w	r1, r1, r3
 8000c28:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c2c:	d502      	bpl.n	8000c34 <__addsf3+0x78>
 8000c2e:	4249      	negs	r1, r1
 8000c30:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c34:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c38:	d313      	bcc.n	8000c62 <__addsf3+0xa6>
 8000c3a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c3e:	d306      	bcc.n	8000c4e <__addsf3+0x92>
 8000c40:	0840      	lsrs	r0, r0, #1
 8000c42:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c46:	f102 0201 	add.w	r2, r2, #1
 8000c4a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c4c:	d251      	bcs.n	8000cf2 <__addsf3+0x136>
 8000c4e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c56:	bf08      	it	eq
 8000c58:	f020 0001 	biceq.w	r0, r0, #1
 8000c5c:	ea40 0003 	orr.w	r0, r0, r3
 8000c60:	4770      	bx	lr
 8000c62:	0049      	lsls	r1, r1, #1
 8000c64:	eb40 0000 	adc.w	r0, r0, r0
 8000c68:	3a01      	subs	r2, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c70:	d2ed      	bcs.n	8000c4e <__addsf3+0x92>
 8000c72:	fab0 fc80 	clz	ip, r0
 8000c76:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c7a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c7e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c82:	bfaa      	itet	ge
 8000c84:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c88:	4252      	neglt	r2, r2
 8000c8a:	4318      	orrge	r0, r3
 8000c8c:	bfbc      	itt	lt
 8000c8e:	40d0      	lsrlt	r0, r2
 8000c90:	4318      	orrlt	r0, r3
 8000c92:	4770      	bx	lr
 8000c94:	f092 0f00 	teq	r2, #0
 8000c98:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c9c:	bf06      	itte	eq
 8000c9e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	3201      	addeq	r2, #1
 8000ca4:	3b01      	subne	r3, #1
 8000ca6:	e7b5      	b.n	8000c14 <__addsf3+0x58>
 8000ca8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cb0:	bf18      	it	ne
 8000cb2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb6:	d021      	beq.n	8000cfc <__addsf3+0x140>
 8000cb8:	ea92 0f03 	teq	r2, r3
 8000cbc:	d004      	beq.n	8000cc8 <__addsf3+0x10c>
 8000cbe:	f092 0f00 	teq	r2, #0
 8000cc2:	bf08      	it	eq
 8000cc4:	4608      	moveq	r0, r1
 8000cc6:	4770      	bx	lr
 8000cc8:	ea90 0f01 	teq	r0, r1
 8000ccc:	bf1c      	itt	ne
 8000cce:	2000      	movne	r0, #0
 8000cd0:	4770      	bxne	lr
 8000cd2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cd6:	d104      	bne.n	8000ce2 <__addsf3+0x126>
 8000cd8:	0040      	lsls	r0, r0, #1
 8000cda:	bf28      	it	cs
 8000cdc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ce0:	4770      	bx	lr
 8000ce2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ce6:	bf3c      	itt	cc
 8000ce8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cec:	4770      	bxcc	lr
 8000cee:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cf2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cf6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cfa:	4770      	bx	lr
 8000cfc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d00:	bf16      	itet	ne
 8000d02:	4608      	movne	r0, r1
 8000d04:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d08:	4601      	movne	r1, r0
 8000d0a:	0242      	lsls	r2, r0, #9
 8000d0c:	bf06      	itte	eq
 8000d0e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d12:	ea90 0f01 	teqeq	r0, r1
 8000d16:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d1a:	4770      	bx	lr

08000d1c <__aeabi_ui2f>:
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	e004      	b.n	8000d2c <__aeabi_i2f+0x8>
 8000d22:	bf00      	nop

08000d24 <__aeabi_i2f>:
 8000d24:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d28:	bf48      	it	mi
 8000d2a:	4240      	negmi	r0, r0
 8000d2c:	ea5f 0c00 	movs.w	ip, r0
 8000d30:	bf08      	it	eq
 8000d32:	4770      	bxeq	lr
 8000d34:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d38:	4601      	mov	r1, r0
 8000d3a:	f04f 0000 	mov.w	r0, #0
 8000d3e:	e01c      	b.n	8000d7a <__aeabi_l2f+0x2a>

08000d40 <__aeabi_ul2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f04f 0300 	mov.w	r3, #0
 8000d4c:	e00a      	b.n	8000d64 <__aeabi_l2f+0x14>
 8000d4e:	bf00      	nop

08000d50 <__aeabi_l2f>:
 8000d50:	ea50 0201 	orrs.w	r2, r0, r1
 8000d54:	bf08      	it	eq
 8000d56:	4770      	bxeq	lr
 8000d58:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d5c:	d502      	bpl.n	8000d64 <__aeabi_l2f+0x14>
 8000d5e:	4240      	negs	r0, r0
 8000d60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d64:	ea5f 0c01 	movs.w	ip, r1
 8000d68:	bf02      	ittt	eq
 8000d6a:	4684      	moveq	ip, r0
 8000d6c:	4601      	moveq	r1, r0
 8000d6e:	2000      	moveq	r0, #0
 8000d70:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d74:	bf08      	it	eq
 8000d76:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d7a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d7e:	fabc f28c 	clz	r2, ip
 8000d82:	3a08      	subs	r2, #8
 8000d84:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d88:	db10      	blt.n	8000dac <__aeabi_l2f+0x5c>
 8000d8a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d8e:	4463      	add	r3, ip
 8000d90:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d94:	f1c2 0220 	rsb	r2, r2, #32
 8000d98:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d9c:	fa20 f202 	lsr.w	r2, r0, r2
 8000da0:	eb43 0002 	adc.w	r0, r3, r2
 8000da4:	bf08      	it	eq
 8000da6:	f020 0001 	biceq.w	r0, r0, #1
 8000daa:	4770      	bx	lr
 8000dac:	f102 0220 	add.w	r2, r2, #32
 8000db0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000db4:	f1c2 0220 	rsb	r2, r2, #32
 8000db8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dbc:	fa21 f202 	lsr.w	r2, r1, r2
 8000dc0:	eb43 0002 	adc.w	r0, r3, r2
 8000dc4:	bf08      	it	eq
 8000dc6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dca:	4770      	bx	lr

08000dcc <__aeabi_fmul>:
 8000dcc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000dd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dd4:	bf1e      	ittt	ne
 8000dd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dda:	ea92 0f0c 	teqne	r2, ip
 8000dde:	ea93 0f0c 	teqne	r3, ip
 8000de2:	d06f      	beq.n	8000ec4 <__aeabi_fmul+0xf8>
 8000de4:	441a      	add	r2, r3
 8000de6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dea:	0240      	lsls	r0, r0, #9
 8000dec:	bf18      	it	ne
 8000dee:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000df2:	d01e      	beq.n	8000e32 <__aeabi_fmul+0x66>
 8000df4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000df8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dfc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e00:	fba0 3101 	umull	r3, r1, r0, r1
 8000e04:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e08:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e0c:	bf3e      	ittt	cc
 8000e0e:	0049      	lslcc	r1, r1, #1
 8000e10:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e14:	005b      	lslcc	r3, r3, #1
 8000e16:	ea40 0001 	orr.w	r0, r0, r1
 8000e1a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e1e:	2afd      	cmp	r2, #253	@ 0xfd
 8000e20:	d81d      	bhi.n	8000e5e <__aeabi_fmul+0x92>
 8000e22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e26:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e2a:	bf08      	it	eq
 8000e2c:	f020 0001 	biceq.w	r0, r0, #1
 8000e30:	4770      	bx	lr
 8000e32:	f090 0f00 	teq	r0, #0
 8000e36:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e3a:	bf08      	it	eq
 8000e3c:	0249      	lsleq	r1, r1, #9
 8000e3e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e42:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e46:	3a7f      	subs	r2, #127	@ 0x7f
 8000e48:	bfc2      	ittt	gt
 8000e4a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e4e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e52:	4770      	bxgt	lr
 8000e54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e58:	f04f 0300 	mov.w	r3, #0
 8000e5c:	3a01      	subs	r2, #1
 8000e5e:	dc5d      	bgt.n	8000f1c <__aeabi_fmul+0x150>
 8000e60:	f112 0f19 	cmn.w	r2, #25
 8000e64:	bfdc      	itt	le
 8000e66:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e6a:	4770      	bxle	lr
 8000e6c:	f1c2 0200 	rsb	r2, r2, #0
 8000e70:	0041      	lsls	r1, r0, #1
 8000e72:	fa21 f102 	lsr.w	r1, r1, r2
 8000e76:	f1c2 0220 	rsb	r2, r2, #32
 8000e7a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e82:	f140 0000 	adc.w	r0, r0, #0
 8000e86:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e8a:	bf08      	it	eq
 8000e8c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e90:	4770      	bx	lr
 8000e92:	f092 0f00 	teq	r2, #0
 8000e96:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e9a:	bf02      	ittt	eq
 8000e9c:	0040      	lsleq	r0, r0, #1
 8000e9e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ea2:	3a01      	subeq	r2, #1
 8000ea4:	d0f9      	beq.n	8000e9a <__aeabi_fmul+0xce>
 8000ea6:	ea40 000c 	orr.w	r0, r0, ip
 8000eaa:	f093 0f00 	teq	r3, #0
 8000eae:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000eb2:	bf02      	ittt	eq
 8000eb4:	0049      	lsleq	r1, r1, #1
 8000eb6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eba:	3b01      	subeq	r3, #1
 8000ebc:	d0f9      	beq.n	8000eb2 <__aeabi_fmul+0xe6>
 8000ebe:	ea41 010c 	orr.w	r1, r1, ip
 8000ec2:	e78f      	b.n	8000de4 <__aeabi_fmul+0x18>
 8000ec4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ec8:	ea92 0f0c 	teq	r2, ip
 8000ecc:	bf18      	it	ne
 8000ece:	ea93 0f0c 	teqne	r3, ip
 8000ed2:	d00a      	beq.n	8000eea <__aeabi_fmul+0x11e>
 8000ed4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ed8:	bf18      	it	ne
 8000eda:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ede:	d1d8      	bne.n	8000e92 <__aeabi_fmul+0xc6>
 8000ee0:	ea80 0001 	eor.w	r0, r0, r1
 8000ee4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ee8:	4770      	bx	lr
 8000eea:	f090 0f00 	teq	r0, #0
 8000eee:	bf17      	itett	ne
 8000ef0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ef4:	4608      	moveq	r0, r1
 8000ef6:	f091 0f00 	teqne	r1, #0
 8000efa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000efe:	d014      	beq.n	8000f2a <__aeabi_fmul+0x15e>
 8000f00:	ea92 0f0c 	teq	r2, ip
 8000f04:	d101      	bne.n	8000f0a <__aeabi_fmul+0x13e>
 8000f06:	0242      	lsls	r2, r0, #9
 8000f08:	d10f      	bne.n	8000f2a <__aeabi_fmul+0x15e>
 8000f0a:	ea93 0f0c 	teq	r3, ip
 8000f0e:	d103      	bne.n	8000f18 <__aeabi_fmul+0x14c>
 8000f10:	024b      	lsls	r3, r1, #9
 8000f12:	bf18      	it	ne
 8000f14:	4608      	movne	r0, r1
 8000f16:	d108      	bne.n	8000f2a <__aeabi_fmul+0x15e>
 8000f18:	ea80 0001 	eor.w	r0, r0, r1
 8000f1c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f28:	4770      	bx	lr
 8000f2a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f2e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f32:	4770      	bx	lr

08000f34 <__aeabi_fdiv>:
 8000f34:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f3c:	bf1e      	ittt	ne
 8000f3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f42:	ea92 0f0c 	teqne	r2, ip
 8000f46:	ea93 0f0c 	teqne	r3, ip
 8000f4a:	d069      	beq.n	8001020 <__aeabi_fdiv+0xec>
 8000f4c:	eba2 0203 	sub.w	r2, r2, r3
 8000f50:	ea80 0c01 	eor.w	ip, r0, r1
 8000f54:	0249      	lsls	r1, r1, #9
 8000f56:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f5a:	d037      	beq.n	8000fcc <__aeabi_fdiv+0x98>
 8000f5c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f60:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f64:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f68:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	bf38      	it	cc
 8000f70:	005b      	lslcc	r3, r3, #1
 8000f72:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f76:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	bf24      	itt	cs
 8000f7e:	1a5b      	subcs	r3, r3, r1
 8000f80:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f84:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f88:	bf24      	itt	cs
 8000f8a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f8e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f92:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f96:	bf24      	itt	cs
 8000f98:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f9c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fa0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fa4:	bf24      	itt	cs
 8000fa6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000faa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fae:	011b      	lsls	r3, r3, #4
 8000fb0:	bf18      	it	ne
 8000fb2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fb6:	d1e0      	bne.n	8000f7a <__aeabi_fdiv+0x46>
 8000fb8:	2afd      	cmp	r2, #253	@ 0xfd
 8000fba:	f63f af50 	bhi.w	8000e5e <__aeabi_fmul+0x92>
 8000fbe:	428b      	cmp	r3, r1
 8000fc0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fc4:	bf08      	it	eq
 8000fc6:	f020 0001 	biceq.w	r0, r0, #1
 8000fca:	4770      	bx	lr
 8000fcc:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fd0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fd4:	327f      	adds	r2, #127	@ 0x7f
 8000fd6:	bfc2      	ittt	gt
 8000fd8:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fdc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fe0:	4770      	bxgt	lr
 8000fe2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fe6:	f04f 0300 	mov.w	r3, #0
 8000fea:	3a01      	subs	r2, #1
 8000fec:	e737      	b.n	8000e5e <__aeabi_fmul+0x92>
 8000fee:	f092 0f00 	teq	r2, #0
 8000ff2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ff6:	bf02      	ittt	eq
 8000ff8:	0040      	lsleq	r0, r0, #1
 8000ffa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ffe:	3a01      	subeq	r2, #1
 8001000:	d0f9      	beq.n	8000ff6 <__aeabi_fdiv+0xc2>
 8001002:	ea40 000c 	orr.w	r0, r0, ip
 8001006:	f093 0f00 	teq	r3, #0
 800100a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	bf02      	ittt	eq
 8001010:	0049      	lsleq	r1, r1, #1
 8001012:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001016:	3b01      	subeq	r3, #1
 8001018:	d0f9      	beq.n	800100e <__aeabi_fdiv+0xda>
 800101a:	ea41 010c 	orr.w	r1, r1, ip
 800101e:	e795      	b.n	8000f4c <__aeabi_fdiv+0x18>
 8001020:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001024:	ea92 0f0c 	teq	r2, ip
 8001028:	d108      	bne.n	800103c <__aeabi_fdiv+0x108>
 800102a:	0242      	lsls	r2, r0, #9
 800102c:	f47f af7d 	bne.w	8000f2a <__aeabi_fmul+0x15e>
 8001030:	ea93 0f0c 	teq	r3, ip
 8001034:	f47f af70 	bne.w	8000f18 <__aeabi_fmul+0x14c>
 8001038:	4608      	mov	r0, r1
 800103a:	e776      	b.n	8000f2a <__aeabi_fmul+0x15e>
 800103c:	ea93 0f0c 	teq	r3, ip
 8001040:	d104      	bne.n	800104c <__aeabi_fdiv+0x118>
 8001042:	024b      	lsls	r3, r1, #9
 8001044:	f43f af4c 	beq.w	8000ee0 <__aeabi_fmul+0x114>
 8001048:	4608      	mov	r0, r1
 800104a:	e76e      	b.n	8000f2a <__aeabi_fmul+0x15e>
 800104c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001050:	bf18      	it	ne
 8001052:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001056:	d1ca      	bne.n	8000fee <__aeabi_fdiv+0xba>
 8001058:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800105c:	f47f af5c 	bne.w	8000f18 <__aeabi_fmul+0x14c>
 8001060:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001064:	f47f af3c 	bne.w	8000ee0 <__aeabi_fmul+0x114>
 8001068:	e75f      	b.n	8000f2a <__aeabi_fmul+0x15e>
 800106a:	bf00      	nop

0800106c <__aeabi_f2uiz>:
 800106c:	0042      	lsls	r2, r0, #1
 800106e:	d20e      	bcs.n	800108e <__aeabi_f2uiz+0x22>
 8001070:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001074:	d30b      	bcc.n	800108e <__aeabi_f2uiz+0x22>
 8001076:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800107a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800107e:	d409      	bmi.n	8001094 <__aeabi_f2uiz+0x28>
 8001080:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001084:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001088:	fa23 f002 	lsr.w	r0, r3, r2
 800108c:	4770      	bx	lr
 800108e:	f04f 0000 	mov.w	r0, #0
 8001092:	4770      	bx	lr
 8001094:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001098:	d101      	bne.n	800109e <__aeabi_f2uiz+0x32>
 800109a:	0242      	lsls	r2, r0, #9
 800109c:	d102      	bne.n	80010a4 <__aeabi_f2uiz+0x38>
 800109e:	f04f 30ff 	mov.w	r0, #4294967295
 80010a2:	4770      	bx	lr
 80010a4:	f04f 0000 	mov.w	r0, #0
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop

080010ac <__aeabi_uldivmod>:
 80010ac:	b953      	cbnz	r3, 80010c4 <__aeabi_uldivmod+0x18>
 80010ae:	b94a      	cbnz	r2, 80010c4 <__aeabi_uldivmod+0x18>
 80010b0:	2900      	cmp	r1, #0
 80010b2:	bf08      	it	eq
 80010b4:	2800      	cmpeq	r0, #0
 80010b6:	bf1c      	itt	ne
 80010b8:	f04f 31ff 	movne.w	r1, #4294967295
 80010bc:	f04f 30ff 	movne.w	r0, #4294967295
 80010c0:	f000 b968 	b.w	8001394 <__aeabi_idiv0>
 80010c4:	f1ad 0c08 	sub.w	ip, sp, #8
 80010c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010cc:	f000 f806 	bl	80010dc <__udivmoddi4>
 80010d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010d8:	b004      	add	sp, #16
 80010da:	4770      	bx	lr

080010dc <__udivmoddi4>:
 80010dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010e0:	9d08      	ldr	r5, [sp, #32]
 80010e2:	460c      	mov	r4, r1
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d14e      	bne.n	8001186 <__udivmoddi4+0xaa>
 80010e8:	4694      	mov	ip, r2
 80010ea:	458c      	cmp	ip, r1
 80010ec:	4686      	mov	lr, r0
 80010ee:	fab2 f282 	clz	r2, r2
 80010f2:	d962      	bls.n	80011ba <__udivmoddi4+0xde>
 80010f4:	b14a      	cbz	r2, 800110a <__udivmoddi4+0x2e>
 80010f6:	f1c2 0320 	rsb	r3, r2, #32
 80010fa:	4091      	lsls	r1, r2
 80010fc:	fa20 f303 	lsr.w	r3, r0, r3
 8001100:	fa0c fc02 	lsl.w	ip, ip, r2
 8001104:	4319      	orrs	r1, r3
 8001106:	fa00 fe02 	lsl.w	lr, r0, r2
 800110a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800110e:	fbb1 f4f7 	udiv	r4, r1, r7
 8001112:	fb07 1114 	mls	r1, r7, r4, r1
 8001116:	fa1f f68c 	uxth.w	r6, ip
 800111a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800111e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001122:	fb04 f106 	mul.w	r1, r4, r6
 8001126:	4299      	cmp	r1, r3
 8001128:	d90a      	bls.n	8001140 <__udivmoddi4+0x64>
 800112a:	eb1c 0303 	adds.w	r3, ip, r3
 800112e:	f104 30ff 	add.w	r0, r4, #4294967295
 8001132:	f080 8110 	bcs.w	8001356 <__udivmoddi4+0x27a>
 8001136:	4299      	cmp	r1, r3
 8001138:	f240 810d 	bls.w	8001356 <__udivmoddi4+0x27a>
 800113c:	3c02      	subs	r4, #2
 800113e:	4463      	add	r3, ip
 8001140:	1a59      	subs	r1, r3, r1
 8001142:	fbb1 f0f7 	udiv	r0, r1, r7
 8001146:	fb07 1110 	mls	r1, r7, r0, r1
 800114a:	fb00 f606 	mul.w	r6, r0, r6
 800114e:	fa1f f38e 	uxth.w	r3, lr
 8001152:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001156:	429e      	cmp	r6, r3
 8001158:	d90a      	bls.n	8001170 <__udivmoddi4+0x94>
 800115a:	eb1c 0303 	adds.w	r3, ip, r3
 800115e:	f100 31ff 	add.w	r1, r0, #4294967295
 8001162:	f080 80fa 	bcs.w	800135a <__udivmoddi4+0x27e>
 8001166:	429e      	cmp	r6, r3
 8001168:	f240 80f7 	bls.w	800135a <__udivmoddi4+0x27e>
 800116c:	4463      	add	r3, ip
 800116e:	3802      	subs	r0, #2
 8001170:	2100      	movs	r1, #0
 8001172:	1b9b      	subs	r3, r3, r6
 8001174:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001178:	b11d      	cbz	r5, 8001182 <__udivmoddi4+0xa6>
 800117a:	40d3      	lsrs	r3, r2
 800117c:	2200      	movs	r2, #0
 800117e:	e9c5 3200 	strd	r3, r2, [r5]
 8001182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001186:	428b      	cmp	r3, r1
 8001188:	d905      	bls.n	8001196 <__udivmoddi4+0xba>
 800118a:	b10d      	cbz	r5, 8001190 <__udivmoddi4+0xb4>
 800118c:	e9c5 0100 	strd	r0, r1, [r5]
 8001190:	2100      	movs	r1, #0
 8001192:	4608      	mov	r0, r1
 8001194:	e7f5      	b.n	8001182 <__udivmoddi4+0xa6>
 8001196:	fab3 f183 	clz	r1, r3
 800119a:	2900      	cmp	r1, #0
 800119c:	d146      	bne.n	800122c <__udivmoddi4+0x150>
 800119e:	42a3      	cmp	r3, r4
 80011a0:	d302      	bcc.n	80011a8 <__udivmoddi4+0xcc>
 80011a2:	4290      	cmp	r0, r2
 80011a4:	f0c0 80ee 	bcc.w	8001384 <__udivmoddi4+0x2a8>
 80011a8:	1a86      	subs	r6, r0, r2
 80011aa:	eb64 0303 	sbc.w	r3, r4, r3
 80011ae:	2001      	movs	r0, #1
 80011b0:	2d00      	cmp	r5, #0
 80011b2:	d0e6      	beq.n	8001182 <__udivmoddi4+0xa6>
 80011b4:	e9c5 6300 	strd	r6, r3, [r5]
 80011b8:	e7e3      	b.n	8001182 <__udivmoddi4+0xa6>
 80011ba:	2a00      	cmp	r2, #0
 80011bc:	f040 808f 	bne.w	80012de <__udivmoddi4+0x202>
 80011c0:	eba1 040c 	sub.w	r4, r1, ip
 80011c4:	2101      	movs	r1, #1
 80011c6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80011ca:	fa1f f78c 	uxth.w	r7, ip
 80011ce:	fbb4 f6f8 	udiv	r6, r4, r8
 80011d2:	fb08 4416 	mls	r4, r8, r6, r4
 80011d6:	fb07 f006 	mul.w	r0, r7, r6
 80011da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011e2:	4298      	cmp	r0, r3
 80011e4:	d908      	bls.n	80011f8 <__udivmoddi4+0x11c>
 80011e6:	eb1c 0303 	adds.w	r3, ip, r3
 80011ea:	f106 34ff 	add.w	r4, r6, #4294967295
 80011ee:	d202      	bcs.n	80011f6 <__udivmoddi4+0x11a>
 80011f0:	4298      	cmp	r0, r3
 80011f2:	f200 80cb 	bhi.w	800138c <__udivmoddi4+0x2b0>
 80011f6:	4626      	mov	r6, r4
 80011f8:	1a1c      	subs	r4, r3, r0
 80011fa:	fbb4 f0f8 	udiv	r0, r4, r8
 80011fe:	fb08 4410 	mls	r4, r8, r0, r4
 8001202:	fb00 f707 	mul.w	r7, r0, r7
 8001206:	fa1f f38e 	uxth.w	r3, lr
 800120a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800120e:	429f      	cmp	r7, r3
 8001210:	d908      	bls.n	8001224 <__udivmoddi4+0x148>
 8001212:	eb1c 0303 	adds.w	r3, ip, r3
 8001216:	f100 34ff 	add.w	r4, r0, #4294967295
 800121a:	d202      	bcs.n	8001222 <__udivmoddi4+0x146>
 800121c:	429f      	cmp	r7, r3
 800121e:	f200 80ae 	bhi.w	800137e <__udivmoddi4+0x2a2>
 8001222:	4620      	mov	r0, r4
 8001224:	1bdb      	subs	r3, r3, r7
 8001226:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800122a:	e7a5      	b.n	8001178 <__udivmoddi4+0x9c>
 800122c:	f1c1 0720 	rsb	r7, r1, #32
 8001230:	408b      	lsls	r3, r1
 8001232:	fa22 fc07 	lsr.w	ip, r2, r7
 8001236:	ea4c 0c03 	orr.w	ip, ip, r3
 800123a:	fa24 f607 	lsr.w	r6, r4, r7
 800123e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001242:	fbb6 f8f9 	udiv	r8, r6, r9
 8001246:	fa1f fe8c 	uxth.w	lr, ip
 800124a:	fb09 6618 	mls	r6, r9, r8, r6
 800124e:	fa20 f307 	lsr.w	r3, r0, r7
 8001252:	408c      	lsls	r4, r1
 8001254:	fa00 fa01 	lsl.w	sl, r0, r1
 8001258:	fb08 f00e 	mul.w	r0, r8, lr
 800125c:	431c      	orrs	r4, r3
 800125e:	0c23      	lsrs	r3, r4, #16
 8001260:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001264:	4298      	cmp	r0, r3
 8001266:	fa02 f201 	lsl.w	r2, r2, r1
 800126a:	d90a      	bls.n	8001282 <__udivmoddi4+0x1a6>
 800126c:	eb1c 0303 	adds.w	r3, ip, r3
 8001270:	f108 36ff 	add.w	r6, r8, #4294967295
 8001274:	f080 8081 	bcs.w	800137a <__udivmoddi4+0x29e>
 8001278:	4298      	cmp	r0, r3
 800127a:	d97e      	bls.n	800137a <__udivmoddi4+0x29e>
 800127c:	f1a8 0802 	sub.w	r8, r8, #2
 8001280:	4463      	add	r3, ip
 8001282:	1a1e      	subs	r6, r3, r0
 8001284:	fbb6 f3f9 	udiv	r3, r6, r9
 8001288:	fb09 6613 	mls	r6, r9, r3, r6
 800128c:	fb03 fe0e 	mul.w	lr, r3, lr
 8001290:	b2a4      	uxth	r4, r4
 8001292:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001296:	45a6      	cmp	lr, r4
 8001298:	d908      	bls.n	80012ac <__udivmoddi4+0x1d0>
 800129a:	eb1c 0404 	adds.w	r4, ip, r4
 800129e:	f103 30ff 	add.w	r0, r3, #4294967295
 80012a2:	d266      	bcs.n	8001372 <__udivmoddi4+0x296>
 80012a4:	45a6      	cmp	lr, r4
 80012a6:	d964      	bls.n	8001372 <__udivmoddi4+0x296>
 80012a8:	3b02      	subs	r3, #2
 80012aa:	4464      	add	r4, ip
 80012ac:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80012b0:	fba0 8302 	umull	r8, r3, r0, r2
 80012b4:	eba4 040e 	sub.w	r4, r4, lr
 80012b8:	429c      	cmp	r4, r3
 80012ba:	46c6      	mov	lr, r8
 80012bc:	461e      	mov	r6, r3
 80012be:	d350      	bcc.n	8001362 <__udivmoddi4+0x286>
 80012c0:	d04d      	beq.n	800135e <__udivmoddi4+0x282>
 80012c2:	b155      	cbz	r5, 80012da <__udivmoddi4+0x1fe>
 80012c4:	ebba 030e 	subs.w	r3, sl, lr
 80012c8:	eb64 0406 	sbc.w	r4, r4, r6
 80012cc:	fa04 f707 	lsl.w	r7, r4, r7
 80012d0:	40cb      	lsrs	r3, r1
 80012d2:	431f      	orrs	r7, r3
 80012d4:	40cc      	lsrs	r4, r1
 80012d6:	e9c5 7400 	strd	r7, r4, [r5]
 80012da:	2100      	movs	r1, #0
 80012dc:	e751      	b.n	8001182 <__udivmoddi4+0xa6>
 80012de:	fa0c fc02 	lsl.w	ip, ip, r2
 80012e2:	f1c2 0320 	rsb	r3, r2, #32
 80012e6:	40d9      	lsrs	r1, r3
 80012e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012ec:	fa20 f303 	lsr.w	r3, r0, r3
 80012f0:	fa00 fe02 	lsl.w	lr, r0, r2
 80012f4:	fbb1 f0f8 	udiv	r0, r1, r8
 80012f8:	fb08 1110 	mls	r1, r8, r0, r1
 80012fc:	4094      	lsls	r4, r2
 80012fe:	431c      	orrs	r4, r3
 8001300:	fa1f f78c 	uxth.w	r7, ip
 8001304:	0c23      	lsrs	r3, r4, #16
 8001306:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800130a:	fb00 f107 	mul.w	r1, r0, r7
 800130e:	4299      	cmp	r1, r3
 8001310:	d908      	bls.n	8001324 <__udivmoddi4+0x248>
 8001312:	eb1c 0303 	adds.w	r3, ip, r3
 8001316:	f100 36ff 	add.w	r6, r0, #4294967295
 800131a:	d22c      	bcs.n	8001376 <__udivmoddi4+0x29a>
 800131c:	4299      	cmp	r1, r3
 800131e:	d92a      	bls.n	8001376 <__udivmoddi4+0x29a>
 8001320:	3802      	subs	r0, #2
 8001322:	4463      	add	r3, ip
 8001324:	1a5b      	subs	r3, r3, r1
 8001326:	fbb3 f1f8 	udiv	r1, r3, r8
 800132a:	fb08 3311 	mls	r3, r8, r1, r3
 800132e:	b2a4      	uxth	r4, r4
 8001330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001334:	fb01 f307 	mul.w	r3, r1, r7
 8001338:	42a3      	cmp	r3, r4
 800133a:	d908      	bls.n	800134e <__udivmoddi4+0x272>
 800133c:	eb1c 0404 	adds.w	r4, ip, r4
 8001340:	f101 36ff 	add.w	r6, r1, #4294967295
 8001344:	d213      	bcs.n	800136e <__udivmoddi4+0x292>
 8001346:	42a3      	cmp	r3, r4
 8001348:	d911      	bls.n	800136e <__udivmoddi4+0x292>
 800134a:	3902      	subs	r1, #2
 800134c:	4464      	add	r4, ip
 800134e:	1ae4      	subs	r4, r4, r3
 8001350:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001354:	e73b      	b.n	80011ce <__udivmoddi4+0xf2>
 8001356:	4604      	mov	r4, r0
 8001358:	e6f2      	b.n	8001140 <__udivmoddi4+0x64>
 800135a:	4608      	mov	r0, r1
 800135c:	e708      	b.n	8001170 <__udivmoddi4+0x94>
 800135e:	45c2      	cmp	sl, r8
 8001360:	d2af      	bcs.n	80012c2 <__udivmoddi4+0x1e6>
 8001362:	ebb8 0e02 	subs.w	lr, r8, r2
 8001366:	eb63 060c 	sbc.w	r6, r3, ip
 800136a:	3801      	subs	r0, #1
 800136c:	e7a9      	b.n	80012c2 <__udivmoddi4+0x1e6>
 800136e:	4631      	mov	r1, r6
 8001370:	e7ed      	b.n	800134e <__udivmoddi4+0x272>
 8001372:	4603      	mov	r3, r0
 8001374:	e79a      	b.n	80012ac <__udivmoddi4+0x1d0>
 8001376:	4630      	mov	r0, r6
 8001378:	e7d4      	b.n	8001324 <__udivmoddi4+0x248>
 800137a:	46b0      	mov	r8, r6
 800137c:	e781      	b.n	8001282 <__udivmoddi4+0x1a6>
 800137e:	4463      	add	r3, ip
 8001380:	3802      	subs	r0, #2
 8001382:	e74f      	b.n	8001224 <__udivmoddi4+0x148>
 8001384:	4606      	mov	r6, r0
 8001386:	4623      	mov	r3, r4
 8001388:	4608      	mov	r0, r1
 800138a:	e711      	b.n	80011b0 <__udivmoddi4+0xd4>
 800138c:	3e02      	subs	r6, #2
 800138e:	4463      	add	r3, ip
 8001390:	e732      	b.n	80011f8 <__udivmoddi4+0x11c>
 8001392:	bf00      	nop

08001394 <__aeabi_idiv0>:
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop

08001398 <Wakeup_Idle>:
LTC_CMD_RDCVC, LTC_CMD_RDCVD };

static const uint16_t LTC_CMD_AUXREG[2] = { LTC_CMD_RDAUXA, LTC_CMD_RDAUXB };

/* Wake LTC up from IDLE state into READY state */
void Wakeup_Idle(void) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
	uint8_t hex_ff = 0xFF;
 800139e:	23ff      	movs	r3, #255	@ 0xff
 80013a0:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < NUM_DEVICES; i++) {
 80013a2:	2300      	movs	r3, #0
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	e00c      	b.n	80013c2 <Wakeup_Idle+0x2a>
		LTC_nCS_Low();							   // Pull CS low
 80013a8:	f001 fdf0 	bl	8002f8c <LTC_nCS_Low>
		HAL_SPI_Transmit(&hspi1, &hex_ff, 1, 100); // Send byte 0xFF to wake LTC up
 80013ac:	1cf9      	adds	r1, r7, #3
 80013ae:	2364      	movs	r3, #100	@ 0x64
 80013b0:	2201      	movs	r2, #1
 80013b2:	4808      	ldr	r0, [pc, #32]	@ (80013d4 <Wakeup_Idle+0x3c>)
 80013b4:	f005 fa90 	bl	80068d8 <HAL_SPI_Transmit>
		LTC_nCS_High();							   // Pull CS high
 80013b8:	f001 fddc 	bl	8002f74 <LTC_nCS_High>
	for (int i = 0; i < NUM_DEVICES; i++) {
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3301      	adds	r3, #1
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b07      	cmp	r3, #7
 80013c6:	ddef      	ble.n	80013a8 <Wakeup_Idle+0x10>
	}
}
 80013c8:	bf00      	nop
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000204 	.word	0x20000204

080013d8 <Wakeup_Sleep>:

// wake up sleep
void Wakeup_Sleep(void) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0

	for (int i = 0; i < NUM_DEVICES; i++) {
 80013de:	2300      	movs	r3, #0
 80013e0:	607b      	str	r3, [r7, #4]
 80013e2:	e00c      	b.n	80013fe <Wakeup_Sleep+0x26>
		LTC_nCS_Low();
 80013e4:	f001 fdd2 	bl	8002f8c <LTC_nCS_Low>
		HAL_Delay(1);
 80013e8:	2001      	movs	r0, #1
 80013ea:	f002 f96d 	bl	80036c8 <HAL_Delay>
		LTC_nCS_High();
 80013ee:	f001 fdc1 	bl	8002f74 <LTC_nCS_High>
		HAL_Delay(1);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f002 f968 	bl	80036c8 <HAL_Delay>
	for (int i = 0; i < NUM_DEVICES; i++) {
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3301      	adds	r3, #1
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b07      	cmp	r3, #7
 8001402:	ddef      	ble.n	80013e4 <Wakeup_Sleep+0xc>
	}
}
 8001404:	bf00      	nop
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <Read_Cell_Volt>:

/* Read and store raw cell voltages at uint8_t 2d pointer */
LTC_SPI_StatusTypeDef Read_Cell_Volt(uint16_t *read_voltages) {
 8001410:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001414:	b089      	sub	sp, #36	@ 0x24
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
 800141a:	466b      	mov	r3, sp
 800141c:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 800141e:	2300      	movs	r3, #0
 8001420:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = NUM_DEVICES * REG_LEN;
 8001422:	2340      	movs	r3, #64	@ 0x40
 8001424:	773b      	strb	r3, [r7, #28]
	uint8_t read_voltages_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 8001426:	7f3b      	ldrb	r3, [r7, #28]
 8001428:	3b01      	subs	r3, #1
 800142a:	61bb      	str	r3, [r7, #24]
 800142c:	7f3b      	ldrb	r3, [r7, #28]
 800142e:	2200      	movs	r2, #0
 8001430:	4698      	mov	r8, r3
 8001432:	4691      	mov	r9, r2
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	f04f 0300 	mov.w	r3, #0
 800143c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001440:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001444:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001448:	7f3b      	ldrb	r3, [r7, #28]
 800144a:	2200      	movs	r2, #0
 800144c:	461c      	mov	r4, r3
 800144e:	4615      	mov	r5, r2
 8001450:	f04f 0200 	mov.w	r2, #0
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	00eb      	lsls	r3, r5, #3
 800145a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800145e:	00e2      	lsls	r2, r4, #3
 8001460:	7f3b      	ldrb	r3, [r7, #28]
 8001462:	3307      	adds	r3, #7
 8001464:	08db      	lsrs	r3, r3, #3
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	ebad 0d03 	sub.w	sp, sp, r3
 800146c:	466b      	mov	r3, sp
 800146e:	3300      	adds	r3, #0
 8001470:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0; i < (NUM_CELL_SERIES_GROUP / LTC_SERIES_GROUPS_PER_RDCV);
 8001472:	2300      	movs	r3, #0
 8001474:	77bb      	strb	r3, [r7, #30]
 8001476:	e074      	b.n	8001562 <Read_Cell_Volt+0x152>
			i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_RDCV[i] >> 8)); // RDCV Register
 8001478:	7fbb      	ldrb	r3, [r7, #30]
 800147a:	4a3f      	ldr	r2, [pc, #252]	@ (8001578 <Read_Cell_Volt+0x168>)
 800147c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001480:	0a1b      	lsrs	r3, r3, #8
 8001482:	b29b      	uxth	r3, r3
 8001484:	b2db      	uxtb	r3, r3
 8001486:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_RDCV[i]));	  // RDCV Register
 8001488:	7fbb      	ldrb	r3, [r7, #30]
 800148a:	4a3b      	ldr	r2, [pc, #236]	@ (8001578 <Read_Cell_Volt+0x168>)
 800148c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001490:	b2db      	uxtb	r3, r3
 8001492:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	4619      	mov	r1, r3
 800149a:	2002      	movs	r0, #2
 800149c:	f000 faa2 	bl	80019e4 <LTC_Pec15_Calc>
 80014a0:	4603      	mov	r3, r0
 80014a2:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 80014a4:	8a7b      	ldrh	r3, [r7, #18]
 80014a6:	0a1b      	lsrs	r3, r3, #8
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 80014ae:	8a7b      	ldrh	r3, [r7, #18]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	72fb      	strb	r3, [r7, #11]

		Wakeup_Idle(); // Wake LTC up
 80014b4:	f7ff ff70 	bl	8001398 <Wakeup_Idle>

		LTC_nCS_Low(); // Pull CS low
 80014b8:	f001 fd68 	bl	8002f8c <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 80014bc:	f107 0108 	add.w	r1, r7, #8
 80014c0:	2364      	movs	r3, #100	@ 0x64
 80014c2:	2204      	movs	r2, #4
 80014c4:	482d      	ldr	r0, [pc, #180]	@ (800157c <Read_Cell_Volt+0x16c>)
 80014c6:	f005 fa07 	bl	80068d8 <HAL_SPI_Transmit>
 80014ca:	4603      	mov	r3, r0
 80014cc:	747b      	strb	r3, [r7, #17]
		if (hal_ret) {									// Non-zero means error
 80014ce:	7c7b      	ldrb	r3, [r7, #17]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d009      	beq.n	80014e8 <Read_Cell_Volt+0xd8>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); // TX error
 80014d4:	7c7b      	ldrb	r3, [r7, #17]
 80014d6:	2201      	movs	r2, #1
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	b25a      	sxtb	r2, r3
 80014de:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	b25b      	sxtb	r3, r3
 80014e6:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_voltages_reg,
 80014e8:	7f3b      	ldrb	r3, [r7, #28]
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	2364      	movs	r3, #100	@ 0x64
 80014ee:	6979      	ldr	r1, [r7, #20]
 80014f0:	4822      	ldr	r0, [pc, #136]	@ (800157c <Read_Cell_Volt+0x16c>)
 80014f2:	f005 fb35 	bl	8006b60 <HAL_SPI_Receive>
 80014f6:	4603      	mov	r3, r0
 80014f8:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) {									// Non-zero means error
 80014fa:	7c7b      	ldrb	r3, [r7, #17]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d00a      	beq.n	8001516 <Read_Cell_Volt+0x106>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); // RX error
 8001500:	7c7b      	ldrb	r3, [r7, #17]
 8001502:	3304      	adds	r3, #4
 8001504:	2201      	movs	r2, #1
 8001506:	fa02 f303 	lsl.w	r3, r2, r3
 800150a:	b25a      	sxtb	r2, r3
 800150c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001510:	4313      	orrs	r3, r2
 8001512:	b25b      	sxtb	r3, r3
 8001514:	77fb      	strb	r3, [r7, #31]
		}
		LTC_nCS_High(); // Pull CS high
 8001516:	f001 fd2d 	bl	8002f74 <LTC_nCS_High>

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 800151a:	2300      	movs	r3, #0
 800151c:	777b      	strb	r3, [r7, #29]
 800151e:	e01a      	b.n	8001556 <Read_Cell_Volt+0x146>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_voltages_reg[dev_idx * REG_LEN];
 8001520:	7f7b      	ldrb	r3, [r7, #29]
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	4413      	add	r3, r2
 8001528:	60fb      	str	r3, [r7, #12]
			// If PEC matches, copy the voltage data, omitting the PEC bytes
			memcpy(
					&read_voltages[dev_idx * NUM_CELL_SERIES_GROUP
 800152a:	7f7a      	ldrb	r2, [r7, #29]
 800152c:	4613      	mov	r3, r2
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	4413      	add	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4619      	mov	r1, r3
							+ i * LTC_SERIES_GROUPS_PER_RDCV], data_ptr,
 8001536:	7fba      	ldrb	r2, [r7, #30]
 8001538:	4613      	mov	r3, r2
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	4413      	add	r3, r2
 800153e:	440b      	add	r3, r1
					&read_voltages[dev_idx * NUM_CELL_SERIES_GROUP
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	4413      	add	r3, r2
			memcpy(
 8001546:	2206      	movs	r2, #6
 8001548:	68f9      	ldr	r1, [r7, #12]
 800154a:	4618      	mov	r0, r3
 800154c:	f007 fb5f 	bl	8008c0e <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 8001550:	7f7b      	ldrb	r3, [r7, #29]
 8001552:	3301      	adds	r3, #1
 8001554:	777b      	strb	r3, [r7, #29]
 8001556:	7f7b      	ldrb	r3, [r7, #29]
 8001558:	2b07      	cmp	r3, #7
 800155a:	d9e1      	bls.n	8001520 <Read_Cell_Volt+0x110>
			i++) {
 800155c:	7fbb      	ldrb	r3, [r7, #30]
 800155e:	3301      	adds	r3, #1
 8001560:	77bb      	strb	r3, [r7, #30]
	for (uint8_t i = 0; i < (NUM_CELL_SERIES_GROUP / LTC_SERIES_GROUPS_PER_RDCV);
 8001562:	7fbb      	ldrb	r3, [r7, #30]
 8001564:	2b03      	cmp	r3, #3
 8001566:	d987      	bls.n	8001478 <Read_Cell_Volt+0x68>
					REG_LEN - 2);
		}
	}

	return ret;
 8001568:	7ffb      	ldrb	r3, [r7, #31]
 800156a:	46b5      	mov	sp, r6
}
 800156c:	4618      	mov	r0, r3
 800156e:	3724      	adds	r7, #36	@ 0x24
 8001570:	46bd      	mov	sp, r7
 8001572:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001576:	bf00      	nop
 8001578:	08009b28 	.word	0x08009b28
 800157c:	20000204 	.word	0x20000204

08001580 <LTC_WRCOMM>:
/**
 * 
 * @param total_ic	The number of ICs being written to
 * @param comm[6]	A two dimensional array of the comm data that will be written
 */
void LTC_WRCOMM(uint8_t total_ic, uint8_t comm[6]) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	6039      	str	r1, [r7, #0]
 800158a:	71fb      	strb	r3, [r7, #7]
	const uint8_t BYTES_IN_REG = 6;
 800158c:	2306      	movs	r3, #6
 800158e:	753b      	strb	r3, [r7, #20]
	const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	b2db      	uxtb	r3, r3
 8001596:	3304      	adds	r3, #4
 8001598:	74fb      	strb	r3, [r7, #19]
	uint16_t comm_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index; // command counter

	wrcomm_buffer[0] = 0x07;
 800159a:	4b2e      	ldr	r3, [pc, #184]	@ (8001654 <LTC_WRCOMM+0xd4>)
 800159c:	2207      	movs	r2, #7
 800159e:	701a      	strb	r2, [r3, #0]
	wrcomm_buffer[1] = 0x21;
 80015a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001654 <LTC_WRCOMM+0xd4>)
 80015a2:	2221      	movs	r2, #33	@ 0x21
 80015a4:	705a      	strb	r2, [r3, #1]
	cmd_pec = LTC_Pec15_Calc(2, wrcomm_buffer);
 80015a6:	492b      	ldr	r1, [pc, #172]	@ (8001654 <LTC_WRCOMM+0xd4>)
 80015a8:	2002      	movs	r0, #2
 80015aa:	f000 fa1b 	bl	80019e4 <LTC_Pec15_Calc>
 80015ae:	4603      	mov	r3, r0
 80015b0:	823b      	strh	r3, [r7, #16]
	wrcomm_buffer[2] = (uint8_t) (cmd_pec >> 8);
 80015b2:	8a3b      	ldrh	r3, [r7, #16]
 80015b4:	0a1b      	lsrs	r3, r3, #8
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4b26      	ldr	r3, [pc, #152]	@ (8001654 <LTC_WRCOMM+0xd4>)
 80015bc:	709a      	strb	r2, [r3, #2]
	wrcomm_buffer[3] = (uint8_t) (cmd_pec);
 80015be:	8a3b      	ldrh	r3, [r7, #16]
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	4b24      	ldr	r3, [pc, #144]	@ (8001654 <LTC_WRCOMM+0xd4>)
 80015c4:	70da      	strb	r2, [r3, #3]

	cmd_index = 4;
 80015c6:	2304      	movs	r3, #4
 80015c8:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	75bb      	strb	r3, [r7, #22]
 80015ce:	e02d      	b.n	800162c <LTC_WRCOMM+0xac>
			{
		// the last IC on the stack. The first configuration written is
		// received by the last IC in the daisy chain

		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 80015d0:	2300      	movs	r3, #0
 80015d2:	757b      	strb	r3, [r7, #21]
 80015d4:	e00c      	b.n	80015f0 <LTC_WRCOMM+0x70>
				current_byte++) // executes for each of the 6 bytes in the CFGR register
				{
			// current_byte is the byte counter
			wrcomm_buffer[cmd_index] = comm[current_byte]; // adding the config data to the array to be sent
 80015d6:	7d7b      	ldrb	r3, [r7, #21]
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	441a      	add	r2, r3
 80015dc:	7dfb      	ldrb	r3, [r7, #23]
 80015de:	7811      	ldrb	r1, [r2, #0]
 80015e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001654 <LTC_WRCOMM+0xd4>)
 80015e2:	54d1      	strb	r1, [r2, r3]
			cmd_index = cmd_index + 1;
 80015e4:	7dfb      	ldrb	r3, [r7, #23]
 80015e6:	3301      	adds	r3, #1
 80015e8:	75fb      	strb	r3, [r7, #23]
				current_byte++) // executes for each of the 6 bytes in the CFGR register
 80015ea:	7d7b      	ldrb	r3, [r7, #21]
 80015ec:	3301      	adds	r3, #1
 80015ee:	757b      	strb	r3, [r7, #21]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 80015f0:	7d7a      	ldrb	r2, [r7, #21]
 80015f2:	7d3b      	ldrb	r3, [r7, #20]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d3ee      	bcc.n	80015d6 <LTC_WRCOMM+0x56>
		}
		comm_pec = (uint16_t) LTC_Pec15_Calc(BYTES_IN_REG, &comm[0]); // calculating the PEC for each ICs configuration register data
 80015f8:	7d3b      	ldrb	r3, [r7, #20]
 80015fa:	6839      	ldr	r1, [r7, #0]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 f9f1 	bl	80019e4 <LTC_Pec15_Calc>
 8001602:	4603      	mov	r3, r0
 8001604:	81fb      	strh	r3, [r7, #14]
		wrcomm_buffer[cmd_index] = (uint8_t) (comm_pec >> 8);
 8001606:	89fb      	ldrh	r3, [r7, #14]
 8001608:	0a1b      	lsrs	r3, r3, #8
 800160a:	b29a      	uxth	r2, r3
 800160c:	7dfb      	ldrb	r3, [r7, #23]
 800160e:	b2d1      	uxtb	r1, r2
 8001610:	4a10      	ldr	r2, [pc, #64]	@ (8001654 <LTC_WRCOMM+0xd4>)
 8001612:	54d1      	strb	r1, [r2, r3]
		wrcomm_buffer[cmd_index + 1] = (uint8_t) comm_pec;
 8001614:	7dfb      	ldrb	r3, [r7, #23]
 8001616:	3301      	adds	r3, #1
 8001618:	89fa      	ldrh	r2, [r7, #14]
 800161a:	b2d1      	uxtb	r1, r2
 800161c:	4a0d      	ldr	r2, [pc, #52]	@ (8001654 <LTC_WRCOMM+0xd4>)
 800161e:	54d1      	strb	r1, [r2, r3]
		cmd_index = cmd_index + 2;
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	3302      	adds	r3, #2
 8001624:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 8001626:	7dbb      	ldrb	r3, [r7, #22]
 8001628:	3b01      	subs	r3, #1
 800162a:	75bb      	strb	r3, [r7, #22]
 800162c:	7dbb      	ldrb	r3, [r7, #22]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1ce      	bne.n	80015d0 <LTC_WRCOMM+0x50>
	}

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake.This command can be removed.
 8001632:	f7ff feb1 	bl	8001398 <Wakeup_Idle>
	LTC_nCS_Low();
 8001636:	f001 fca9 	bl	8002f8c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) wrcomm_buffer, CMD_LEN, 100);
 800163a:	7cfb      	ldrb	r3, [r7, #19]
 800163c:	b29a      	uxth	r2, r3
 800163e:	2364      	movs	r3, #100	@ 0x64
 8001640:	4904      	ldr	r1, [pc, #16]	@ (8001654 <LTC_WRCOMM+0xd4>)
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <LTC_WRCOMM+0xd8>)
 8001644:	f005 f948 	bl	80068d8 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8001648:	f001 fc94 	bl	8002f74 <LTC_nCS_High>
}
 800164c:	bf00      	nop
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	200000f0 	.word	0x200000f0
 8001658:	20000204 	.word	0x20000204

0800165c <LTC_STCOMM>:

/**
 * Shifts data in COMM register out over ltc6811 SPI/I2C port
 */
void LTC_STCOMM(uint8_t len) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	71fb      	strb	r3, [r7, #7]

	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8001666:	2307      	movs	r3, #7
 8001668:	733b      	strb	r3, [r7, #12]
	cmd[1] = 0x23;
 800166a:	2323      	movs	r3, #35	@ 0x23
 800166c:	737b      	strb	r3, [r7, #13]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 800166e:	f107 030c 	add.w	r3, r7, #12
 8001672:	4619      	mov	r1, r3
 8001674:	2002      	movs	r0, #2
 8001676:	f000 f9b5 	bl	80019e4 <LTC_Pec15_Calc>
 800167a:	4603      	mov	r3, r0
 800167c:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 800167e:	8a7b      	ldrh	r3, [r7, #18]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	b29b      	uxth	r3, r3
 8001684:	b2db      	uxtb	r3, r3
 8001686:	73bb      	strb	r3, [r7, #14]
	cmd[3] = (uint8_t) (cmd_pec);
 8001688:	8a7b      	ldrh	r3, [r7, #18]
 800168a:	b2db      	uxtb	r3, r3
 800168c:	73fb      	strb	r3, [r7, #15]

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800168e:	f7ff fe83 	bl	8001398 <Wakeup_Idle>
	LTC_nCS_Low();
 8001692:	f001 fc7b 	bl	8002f8c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001696:	f107 010c 	add.w	r1, r7, #12
 800169a:	2364      	movs	r3, #100	@ 0x64
 800169c:	2204      	movs	r2, #4
 800169e:	480e      	ldr	r0, [pc, #56]	@ (80016d8 <LTC_STCOMM+0x7c>)
 80016a0:	f005 f91a 	bl	80068d8 <HAL_SPI_Transmit>
	for (int i = 0; i < len * 3; i++) {
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	e008      	b.n	80016bc <LTC_STCOMM+0x60>
		HAL_SPI_Transmit(&hspi1, (uint8_t*) 0xFF, 1, 100);
 80016aa:	2364      	movs	r3, #100	@ 0x64
 80016ac:	2201      	movs	r2, #1
 80016ae:	21ff      	movs	r1, #255	@ 0xff
 80016b0:	4809      	ldr	r0, [pc, #36]	@ (80016d8 <LTC_STCOMM+0x7c>)
 80016b2:	f005 f911 	bl	80068d8 <HAL_SPI_Transmit>
	for (int i = 0; i < len * 3; i++) {
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	3301      	adds	r3, #1
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	79fa      	ldrb	r2, [r7, #7]
 80016be:	4613      	mov	r3, r2
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	4413      	add	r3, r2
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	dbef      	blt.n	80016aa <LTC_STCOMM+0x4e>
	}
	LTC_nCS_High();
 80016ca:	f001 fc53 	bl	8002f74 <LTC_nCS_High>
}
 80016ce:	bf00      	nop
 80016d0:	3718      	adds	r7, #24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000204 	.word	0x20000204

080016dc <Read_Cell_Temps>:

LTC_SPI_StatusTypeDef Read_Cell_Temps(uint16_t *read_auxiliary) {
 80016dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016e0:	b089      	sub	sp, #36	@ 0x24
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
 80016e6:	466b      	mov	r3, sp
 80016e8:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 80016ea:	2300      	movs	r3, #0
 80016ec:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = NUM_DEVICES * REG_LEN;
 80016ee:	2340      	movs	r3, #64	@ 0x40
 80016f0:	773b      	strb	r3, [r7, #28]
	uint8_t read_auxiliary_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 80016f2:	7f3b      	ldrb	r3, [r7, #28]
 80016f4:	3b01      	subs	r3, #1
 80016f6:	61bb      	str	r3, [r7, #24]
 80016f8:	7f3b      	ldrb	r3, [r7, #28]
 80016fa:	2200      	movs	r2, #0
 80016fc:	4698      	mov	r8, r3
 80016fe:	4691      	mov	r9, r2
 8001700:	f04f 0200 	mov.w	r2, #0
 8001704:	f04f 0300 	mov.w	r3, #0
 8001708:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800170c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001710:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001714:	7f3b      	ldrb	r3, [r7, #28]
 8001716:	2200      	movs	r2, #0
 8001718:	461c      	mov	r4, r3
 800171a:	4615      	mov	r5, r2
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	00eb      	lsls	r3, r5, #3
 8001726:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800172a:	00e2      	lsls	r2, r4, #3
 800172c:	7f3b      	ldrb	r3, [r7, #28]
 800172e:	3307      	adds	r3, #7
 8001730:	08db      	lsrs	r3, r3, #3
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	ebad 0d03 	sub.w	sp, sp, r3
 8001738:	466b      	mov	r3, sp
 800173a:	3300      	adds	r3, #0
 800173c:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	77bb      	strb	r3, [r7, #30]
 8001742:	e074      	b.n	800182e <Read_Cell_Temps+0x152>
			i < (NUM_AUX_SERIES_GROUPS / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_AUXREG[i] >> 8)); // RDCV Register
 8001744:	7fbb      	ldrb	r3, [r7, #30]
 8001746:	4a3f      	ldr	r2, [pc, #252]	@ (8001844 <Read_Cell_Temps+0x168>)
 8001748:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800174c:	0a1b      	lsrs	r3, r3, #8
 800174e:	b29b      	uxth	r3, r3
 8001750:	b2db      	uxtb	r3, r3
 8001752:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_AUXREG[i]));		// RDCV Register
 8001754:	7fbb      	ldrb	r3, [r7, #30]
 8001756:	4a3b      	ldr	r2, [pc, #236]	@ (8001844 <Read_Cell_Temps+0x168>)
 8001758:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001760:	f107 0308 	add.w	r3, r7, #8
 8001764:	4619      	mov	r1, r3
 8001766:	2002      	movs	r0, #2
 8001768:	f000 f93c 	bl	80019e4 <LTC_Pec15_Calc>
 800176c:	4603      	mov	r3, r0
 800176e:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001770:	8a7b      	ldrh	r3, [r7, #18]
 8001772:	0a1b      	lsrs	r3, r3, #8
 8001774:	b29b      	uxth	r3, r3
 8001776:	b2db      	uxtb	r3, r3
 8001778:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 800177a:	8a7b      	ldrh	r3, [r7, #18]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	72fb      	strb	r3, [r7, #11]

		Wakeup_Idle(); // Wake LTC up
 8001780:	f7ff fe0a 	bl	8001398 <Wakeup_Idle>

		LTC_nCS_Low(); // Pull CS low
 8001784:	f001 fc02 	bl	8002f8c <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001788:	f107 0108 	add.w	r1, r7, #8
 800178c:	2364      	movs	r3, #100	@ 0x64
 800178e:	2204      	movs	r2, #4
 8001790:	482d      	ldr	r0, [pc, #180]	@ (8001848 <Read_Cell_Temps+0x16c>)
 8001792:	f005 f8a1 	bl	80068d8 <HAL_SPI_Transmit>
 8001796:	4603      	mov	r3, r0
 8001798:	747b      	strb	r3, [r7, #17]
		if (hal_ret) {									// Non-zero means error
 800179a:	7c7b      	ldrb	r3, [r7, #17]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d009      	beq.n	80017b4 <Read_Cell_Temps+0xd8>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); // TX error
 80017a0:	7c7b      	ldrb	r3, [r7, #17]
 80017a2:	2201      	movs	r2, #1
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	b25a      	sxtb	r2, r3
 80017aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	b25b      	sxtb	r3, r3
 80017b2:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_auxiliary_reg,
 80017b4:	7f3b      	ldrb	r3, [r7, #28]
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	2364      	movs	r3, #100	@ 0x64
 80017ba:	6979      	ldr	r1, [r7, #20]
 80017bc:	4822      	ldr	r0, [pc, #136]	@ (8001848 <Read_Cell_Temps+0x16c>)
 80017be:	f005 f9cf 	bl	8006b60 <HAL_SPI_Receive>
 80017c2:	4603      	mov	r3, r0
 80017c4:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) {									// Non-zero means error
 80017c6:	7c7b      	ldrb	r3, [r7, #17]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d00a      	beq.n	80017e2 <Read_Cell_Temps+0x106>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); // RX error
 80017cc:	7c7b      	ldrb	r3, [r7, #17]
 80017ce:	3304      	adds	r3, #4
 80017d0:	2201      	movs	r2, #1
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	b25a      	sxtb	r2, r3
 80017d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80017dc:	4313      	orrs	r3, r2
 80017de:	b25b      	sxtb	r3, r3
 80017e0:	77fb      	strb	r3, [r7, #31]
		}

		LTC_nCS_High(); // Pull CS high
 80017e2:	f001 fbc7 	bl	8002f74 <LTC_nCS_High>

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 80017e6:	2300      	movs	r3, #0
 80017e8:	777b      	strb	r3, [r7, #29]
 80017ea:	e01a      	b.n	8001822 <Read_Cell_Temps+0x146>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_auxiliary_reg[dev_idx * REG_LEN];
 80017ec:	7f7b      	ldrb	r3, [r7, #29]
 80017ee:	00db      	lsls	r3, r3, #3
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	4413      	add	r3, r2
 80017f4:	60fb      	str	r3, [r7, #12]

			memcpy(
					&read_auxiliary[dev_idx * NUM_AUX_SERIES_GROUPS
 80017f6:	7f7a      	ldrb	r2, [r7, #29]
 80017f8:	4613      	mov	r3, r2
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	4413      	add	r3, r2
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4619      	mov	r1, r3
							+ i * LTC_SERIES_GROUPS_PER_RDAUX], data_ptr,
 8001802:	7fba      	ldrb	r2, [r7, #30]
 8001804:	4613      	mov	r3, r2
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	4413      	add	r3, r2
 800180a:	440b      	add	r3, r1
					&read_auxiliary[dev_idx * NUM_AUX_SERIES_GROUPS
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	4413      	add	r3, r2
			memcpy(
 8001812:	2206      	movs	r2, #6
 8001814:	68f9      	ldr	r1, [r7, #12]
 8001816:	4618      	mov	r0, r3
 8001818:	f007 f9f9 	bl	8008c0e <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 800181c:	7f7b      	ldrb	r3, [r7, #29]
 800181e:	3301      	adds	r3, #1
 8001820:	777b      	strb	r3, [r7, #29]
 8001822:	7f7b      	ldrb	r3, [r7, #29]
 8001824:	2b07      	cmp	r3, #7
 8001826:	d9e1      	bls.n	80017ec <Read_Cell_Temps+0x110>
			i < (NUM_AUX_SERIES_GROUPS / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
 8001828:	7fbb      	ldrb	r3, [r7, #30]
 800182a:	3301      	adds	r3, #1
 800182c:	77bb      	strb	r3, [r7, #30]
 800182e:	7fbb      	ldrb	r3, [r7, #30]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d987      	bls.n	8001744 <Read_Cell_Temps+0x68>
					REG_LEN - 2);
		}

	}

	return ret;
 8001834:	7ffb      	ldrb	r3, [r7, #31]
 8001836:	46b5      	mov	sp, r6
}
 8001838:	4618      	mov	r0, r3
 800183a:	3724      	adds	r7, #36	@ 0x24
 800183c:	46bd      	mov	sp, r7
 800183e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001842:	bf00      	nop
 8001844:	08009b30 	.word	0x08009b30
 8001848:	20000204 	.word	0x20000204

0800184c <LTC_ADCV>:
 Starts cell voltage conversion
 */
void LTC_ADCV(uint8_t MD,  // ADC Mode
		uint8_t DCP, // Discharge Permit
		uint8_t CH   // Cell Channels to be measured
		) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	71fb      	strb	r3, [r7, #7]
 8001856:	460b      	mov	r3, r1
 8001858:	71bb      	strb	r3, [r7, #6]
 800185a:	4613      	mov	r3, r2
 800185c:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	105b      	asrs	r3, r3, #1
 8001862:	b2db      	uxtb	r3, r3
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 800186a:	7bfb      	ldrb	r3, [r7, #15]
 800186c:	3302      	adds	r3, #2
 800186e:	b2db      	uxtb	r3, r3
 8001870:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	01db      	lsls	r3, r3, #7
 8001876:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 8001878:	79bb      	ldrb	r3, [r7, #6]
 800187a:	011b      	lsls	r3, r3, #4
 800187c:	b2da      	uxtb	r2, r3
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	4413      	add	r3, r2
 8001882:	b2da      	uxtb	r2, r3
 8001884:	797b      	ldrb	r3, [r7, #5]
 8001886:	4413      	add	r3, r2
 8001888:	b2db      	uxtb	r3, r3
 800188a:	3360      	adds	r3, #96	@ 0x60
 800188c:	b2db      	uxtb	r3, r3
 800188e:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001890:	f107 0308 	add.w	r3, r7, #8
 8001894:	4619      	mov	r1, r3
 8001896:	2002      	movs	r0, #2
 8001898:	f000 f8a4 	bl	80019e4 <LTC_Pec15_Calc>
 800189c:	4603      	mov	r3, r0
 800189e:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 80018a0:	89bb      	ldrh	r3, [r7, #12]
 80018a2:	0a1b      	lsrs	r3, r3, #8
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 80018aa:	89bb      	ldrh	r3, [r7, #12]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	72fb      	strb	r3, [r7, #11]

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 80018b0:	f7ff fd72 	bl	8001398 <Wakeup_Idle>
	LTC_nCS_Low();
 80018b4:	f001 fb6a 	bl	8002f8c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 80018b8:	f107 0108 	add.w	r1, r7, #8
 80018bc:	2364      	movs	r3, #100	@ 0x64
 80018be:	2204      	movs	r2, #4
 80018c0:	4804      	ldr	r0, [pc, #16]	@ (80018d4 <LTC_ADCV+0x88>)
 80018c2:	f005 f809 	bl	80068d8 <HAL_SPI_Transmit>
	LTC_nCS_High();
 80018c6:	f001 fb55 	bl	8002f74 <LTC_nCS_High>
}
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000204 	.word	0x20000204

080018d8 <LTC_ADAX>:

void LTC_ADAX(uint8_t MD, // ADC Mode
		uint8_t CHG // GPIO Channels to be measured)
		) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	460a      	mov	r2, r1
 80018e2:	71fb      	strb	r3, [r7, #7]
 80018e4:	4613      	mov	r3, r2
 80018e6:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	105b      	asrs	r3, r3, #1
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	3304      	adds	r3, #4
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 80018fc:	79fb      	ldrb	r3, [r7, #7]
 80018fe:	01db      	lsls	r3, r3, #7
 8001900:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG;
 8001902:	7bfa      	ldrb	r2, [r7, #15]
 8001904:	79bb      	ldrb	r3, [r7, #6]
 8001906:	4413      	add	r3, r2
 8001908:	b2db      	uxtb	r3, r3
 800190a:	3360      	adds	r3, #96	@ 0x60
 800190c:	b2db      	uxtb	r3, r3
 800190e:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001910:	f107 0308 	add.w	r3, r7, #8
 8001914:	4619      	mov	r1, r3
 8001916:	2002      	movs	r0, #2
 8001918:	f000 f864 	bl	80019e4 <LTC_Pec15_Calc>
 800191c:	4603      	mov	r3, r0
 800191e:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001920:	89bb      	ldrh	r3, [r7, #12]
 8001922:	0a1b      	lsrs	r3, r3, #8
 8001924:	b29b      	uxth	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 800192a:	89bb      	ldrh	r3, [r7, #12]
 800192c:	b2db      	uxtb	r3, r3
 800192e:	72fb      	strb	r3, [r7, #11]
	 Wakeup_Idle (); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
	 output_low(LTC6811_CS);
	 spi_write_array(4,cmd);
	 output_high(LTC6811_CS);
	 */
	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8001930:	f7ff fd32 	bl	8001398 <Wakeup_Idle>
	LTC_nCS_Low();
 8001934:	f001 fb2a 	bl	8002f8c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001938:	f107 0108 	add.w	r1, r7, #8
 800193c:	2364      	movs	r3, #100	@ 0x64
 800193e:	2204      	movs	r2, #4
 8001940:	4804      	ldr	r0, [pc, #16]	@ (8001954 <LTC_ADAX+0x7c>)
 8001942:	f004 ffc9 	bl	80068d8 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8001946:	f001 fb15 	bl	8002f74 <LTC_nCS_High>
}
 800194a:	bf00      	nop
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000204 	.word	0x20000204

08001958 <LTC_POLLADC>:

int32_t LTC_POLLADC() {
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 800196a:	2307      	movs	r3, #7
 800196c:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 800196e:	2314      	movs	r3, #20
 8001970:	717b      	strb	r3, [r7, #5]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	4619      	mov	r1, r3
 8001976:	2002      	movs	r0, #2
 8001978:	f000 f834 	bl	80019e4 <LTC_Pec15_Calc>
 800197c:	4603      	mov	r3, r0
 800197e:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001980:	893b      	ldrh	r3, [r7, #8]
 8001982:	0a1b      	lsrs	r3, r3, #8
 8001984:	b29b      	uxth	r3, r3
 8001986:	b2db      	uxtb	r3, r3
 8001988:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t) (cmd_pec);
 800198a:	893b      	ldrh	r3, [r7, #8]
 800198c:	b2db      	uxtb	r3, r3
 800198e:	71fb      	strb	r3, [r7, #7]

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8001990:	f7ff fd02 	bl	8001398 <Wakeup_Idle>

	LTC_nCS_Low();
 8001994:	f001 fafa 	bl	8002f8c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001998:	1d39      	adds	r1, r7, #4
 800199a:	2364      	movs	r3, #100	@ 0x64
 800199c:	2204      	movs	r2, #4
 800199e:	480f      	ldr	r0, [pc, #60]	@ (80019dc <LTC_POLLADC+0x84>)
 80019a0:	f004 ff9a 	bl	80068d8 <HAL_SPI_Transmit>

	while ((counter < 200000) && (finished == 0)) {
 80019a4:	e00c      	b.n	80019c0 <LTC_POLLADC+0x68>
		current_time = HAL_GetTick();
 80019a6:	f001 fe85 	bl	80036b4 <HAL_GetTick>
 80019aa:	4603      	mov	r3, r0
 80019ac:	72bb      	strb	r3, [r7, #10]
		if (current_time > 0) {
 80019ae:	7abb      	ldrb	r3, [r7, #10]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d002      	beq.n	80019ba <LTC_POLLADC+0x62>
			finished = 1;
 80019b4:	2301      	movs	r3, #1
 80019b6:	72fb      	strb	r3, [r7, #11]
 80019b8:	e002      	b.n	80019c0 <LTC_POLLADC+0x68>
		} else {
			counter = counter + 10;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	330a      	adds	r3, #10
 80019be:	60fb      	str	r3, [r7, #12]
	while ((counter < 200000) && (finished == 0)) {
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4a07      	ldr	r2, [pc, #28]	@ (80019e0 <LTC_POLLADC+0x88>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d802      	bhi.n	80019ce <LTC_POLLADC+0x76>
 80019c8:	7afb      	ldrb	r3, [r7, #11]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d0eb      	beq.n	80019a6 <LTC_POLLADC+0x4e>
		}
	}
	LTC_nCS_High();
 80019ce:	f001 fad1 	bl	8002f74 <LTC_nCS_High>
	return (counter);
 80019d2:	68fb      	ldr	r3, [r7, #12]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000204 	.word	0x20000204
 80019e0:	00030d3f 	.word	0x00030d3f

080019e4 <LTC_Pec15_Calc>:
/**
 * error calculation and handling for poor command use. 
 * @param 	len		Number of bytes that will be used to calculate a PEC
 * @param	data	Array of data that will be used to calculate a PEC
 */
uint16_t LTC_Pec15_Calc(uint8_t len, uint8_t *data) {
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4603      	mov	r3, r0
 80019ec:	6039      	str	r1, [r7, #0]
 80019ee:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16; // Initialize the PEC to 0x10000
 80019f0:	2310      	movs	r3, #16
 80019f2:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 80019f4:	2300      	movs	r3, #0
 80019f6:	737b      	strb	r3, [r7, #13]
 80019f8:	e017      	b.n	8001a2a <LTC_Pec15_Calc+0x46>
			{
		addr = ((remainder >> 7) ^ data[i]) & 0xff; // calculate PEC table address
 80019fa:	89fb      	ldrh	r3, [r7, #14]
 80019fc:	09db      	lsrs	r3, r3, #7
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	7b7a      	ldrb	r2, [r7, #13]
 8001a02:	6839      	ldr	r1, [r7, #0]
 8001a04:	440a      	add	r2, r1
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	4053      	eors	r3, r2
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 8001a10:	89fb      	ldrh	r3, [r7, #14]
 8001a12:	021b      	lsls	r3, r3, #8
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	897b      	ldrh	r3, [r7, #10]
 8001a18:	490a      	ldr	r1, [pc, #40]	@ (8001a44 <LTC_Pec15_Calc+0x60>)
 8001a1a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	4053      	eors	r3, r2
 8001a22:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8001a24:	7b7b      	ldrb	r3, [r7, #13]
 8001a26:	3301      	adds	r3, #1
 8001a28:	737b      	strb	r3, [r7, #13]
 8001a2a:	7b7a      	ldrb	r2, [r7, #13]
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d3e3      	bcc.n	80019fa <LTC_Pec15_Calc+0x16>
	}

	return (remainder * 2); // The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8001a32:	89fb      	ldrh	r3, [r7, #14]
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	b29b      	uxth	r3, r3
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	08009b34 	.word	0x08009b34

08001a48 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a4e:	1d3b      	adds	r3, r7, #4
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a58:	4b18      	ldr	r3, [pc, #96]	@ (8001abc <MX_ADC1_Init+0x74>)
 8001a5a:	4a19      	ldr	r2, [pc, #100]	@ (8001ac0 <MX_ADC1_Init+0x78>)
 8001a5c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a5e:	4b17      	ldr	r3, [pc, #92]	@ (8001abc <MX_ADC1_Init+0x74>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a64:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <MX_ADC1_Init+0x74>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a6a:	4b14      	ldr	r3, [pc, #80]	@ (8001abc <MX_ADC1_Init+0x74>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a70:	4b12      	ldr	r3, [pc, #72]	@ (8001abc <MX_ADC1_Init+0x74>)
 8001a72:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001a76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a78:	4b10      	ldr	r3, [pc, #64]	@ (8001abc <MX_ADC1_Init+0x74>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001abc <MX_ADC1_Init+0x74>)
 8001a80:	2201      	movs	r2, #1
 8001a82:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a84:	480d      	ldr	r0, [pc, #52]	@ (8001abc <MX_ADC1_Init+0x74>)
 8001a86:	f001 fe43 	bl	8003710 <HAL_ADC_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001a90:	f000 fef4 	bl	800287c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001a94:	230f      	movs	r3, #15
 8001a96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aa0:	1d3b      	adds	r3, r7, #4
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4805      	ldr	r0, [pc, #20]	@ (8001abc <MX_ADC1_Init+0x74>)
 8001aa6:	f002 f9c9 	bl	8003e3c <HAL_ADC_ConfigChannel>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001ab0:	f000 fee4 	bl	800287c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ab4:	bf00      	nop
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000134 	.word	0x20000134
 8001ac0:	40012400 	.word	0x40012400

08001ac4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	@ (8001b38 <MX_ADC2_Init+0x74>)
 8001ad6:	4a19      	ldr	r2, [pc, #100]	@ (8001b3c <MX_ADC2_Init+0x78>)
 8001ad8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ada:	4b17      	ldr	r3, [pc, #92]	@ (8001b38 <MX_ADC2_Init+0x74>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001ae0:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <MX_ADC2_Init+0x74>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001ae6:	4b14      	ldr	r3, [pc, #80]	@ (8001b38 <MX_ADC2_Init+0x74>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001aec:	4b12      	ldr	r3, [pc, #72]	@ (8001b38 <MX_ADC2_Init+0x74>)
 8001aee:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001af2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001af4:	4b10      	ldr	r3, [pc, #64]	@ (8001b38 <MX_ADC2_Init+0x74>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001afa:	4b0f      	ldr	r3, [pc, #60]	@ (8001b38 <MX_ADC2_Init+0x74>)
 8001afc:	2201      	movs	r2, #1
 8001afe:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001b00:	480d      	ldr	r0, [pc, #52]	@ (8001b38 <MX_ADC2_Init+0x74>)
 8001b02:	f001 fe05 	bl	8003710 <HAL_ADC_Init>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001b0c:	f000 feb6 	bl	800287c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001b10:	230a      	movs	r3, #10
 8001b12:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b14:	2301      	movs	r3, #1
 8001b16:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4805      	ldr	r0, [pc, #20]	@ (8001b38 <MX_ADC2_Init+0x74>)
 8001b22:	f002 f98b 	bl	8003e3c <HAL_ADC_ConfigChannel>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001b2c:	f000 fea6 	bl	800287c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20000164 	.word	0x20000164
 8001b3c:	40012800 	.word	0x40012800

08001b40 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08a      	sub	sp, #40	@ 0x28
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 0318 	add.w	r3, r7, #24
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a45      	ldr	r2, [pc, #276]	@ (8001c70 <HAL_ADC_MspInit+0x130>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d153      	bne.n	8001c08 <HAL_ADC_MspInit+0xc8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b60:	4b44      	ldr	r3, [pc, #272]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	4a43      	ldr	r2, [pc, #268]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001b66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b6a:	6193      	str	r3, [r2, #24]
 8001b6c:	4b41      	ldr	r3, [pc, #260]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b78:	4b3e      	ldr	r3, [pc, #248]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	4a3d      	ldr	r2, [pc, #244]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001b7e:	f043 0310 	orr.w	r3, r3, #16
 8001b82:	6193      	str	r3, [r2, #24]
 8001b84:	4b3b      	ldr	r3, [pc, #236]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	f003 0310 	and.w	r3, r3, #16
 8001b8c:	613b      	str	r3, [r7, #16]
 8001b8e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = MCU_ADC_VSENSE_Pin;
 8001b90:	2320      	movs	r3, #32
 8001b92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b94:	2303      	movs	r3, #3
 8001b96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MCU_ADC_VSENSE_GPIO_Port, &GPIO_InitStruct);
 8001b98:	f107 0318 	add.w	r3, r7, #24
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4836      	ldr	r0, [pc, #216]	@ (8001c78 <HAL_ADC_MspInit+0x138>)
 8001ba0:	f003 fcd0 	bl	8005544 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001ba4:	4b35      	ldr	r3, [pc, #212]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001ba6:	4a36      	ldr	r2, [pc, #216]	@ (8001c80 <HAL_ADC_MspInit+0x140>)
 8001ba8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001baa:	4b34      	ldr	r3, [pc, #208]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bb0:	4b32      	ldr	r3, [pc, #200]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001bb6:	4b31      	ldr	r3, [pc, #196]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bb8:	2280      	movs	r2, #128	@ 0x80
 8001bba:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bbc:	4b2f      	ldr	r3, [pc, #188]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bc2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bc4:	4b2d      	ldr	r3, [pc, #180]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001bcc:	4b2b      	ldr	r3, [pc, #172]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bd4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001bd8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bda:	4828      	ldr	r0, [pc, #160]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bdc:	f003 f82e 	bl	8004c3c <HAL_DMA_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8001be6:	f000 fe49 	bl	800287c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a23      	ldr	r2, [pc, #140]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bee:	621a      	str	r2, [r3, #32]
 8001bf0:	4a22      	ldr	r2, [pc, #136]	@ (8001c7c <HAL_ADC_MspInit+0x13c>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	2012      	movs	r0, #18
 8001bfc:	f002 ffe7 	bl	8004bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001c00:	2012      	movs	r0, #18
 8001c02:	f003 f800 	bl	8004c06 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001c06:	e02e      	b.n	8001c66 <HAL_ADC_MspInit+0x126>
  else if(adcHandle->Instance==ADC2)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001c84 <HAL_ADC_MspInit+0x144>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d129      	bne.n	8001c66 <HAL_ADC_MspInit+0x126>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c12:	4b18      	ldr	r3, [pc, #96]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	4a17      	ldr	r2, [pc, #92]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001c18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c1c:	6193      	str	r3, [r2, #24]
 8001c1e:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c2a:	4b12      	ldr	r3, [pc, #72]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	4a11      	ldr	r2, [pc, #68]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001c30:	f043 0310 	orr.w	r3, r3, #16
 8001c34:	6193      	str	r3, [r2, #24]
 8001c36:	4b0f      	ldr	r3, [pc, #60]	@ (8001c74 <HAL_ADC_MspInit+0x134>)
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	60bb      	str	r3, [r7, #8]
 8001c40:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001c42:	230f      	movs	r3, #15
 8001c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c46:	2303      	movs	r3, #3
 8001c48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4a:	f107 0318 	add.w	r3, r7, #24
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4809      	ldr	r0, [pc, #36]	@ (8001c78 <HAL_ADC_MspInit+0x138>)
 8001c52:	f003 fc77 	bl	8005544 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2101      	movs	r1, #1
 8001c5a:	2012      	movs	r0, #18
 8001c5c:	f002 ffb7 	bl	8004bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001c60:	2012      	movs	r0, #18
 8001c62:	f002 ffd0 	bl	8004c06 <HAL_NVIC_EnableIRQ>
}
 8001c66:	bf00      	nop
 8001c68:	3728      	adds	r7, #40	@ 0x28
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40012400 	.word	0x40012400
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40011000 	.word	0x40011000
 8001c7c:	20000194 	.word	0x20000194
 8001c80:	40020008 	.word	0x40020008
 8001c84:	40012800 	.word	0x40012800

08001c88 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001c8c:	4b17      	ldr	r3, [pc, #92]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001c8e:	4a18      	ldr	r2, [pc, #96]	@ (8001cf0 <MX_CAN1_Init+0x68>)
 8001c90:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8001c92:	4b16      	ldr	r3, [pc, #88]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001c94:	2209      	movs	r2, #9
 8001c96:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001c98:	4b14      	ldr	r3, [pc, #80]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001c9e:	4b13      	ldr	r3, [pc, #76]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8001ca4:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001ca6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001caa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001cac:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001cae:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8001cb2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001cba:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001cc6:	4b09      	ldr	r3, [pc, #36]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001ccc:	4b07      	ldr	r3, [pc, #28]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001cd8:	4804      	ldr	r0, [pc, #16]	@ (8001cec <MX_CAN1_Init+0x64>)
 8001cda:	f002 fa4b 	bl	8004174 <HAL_CAN_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001ce4:	f000 fdca 	bl	800287c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	200001d8 	.word	0x200001d8
 8001cf0:	40006400 	.word	0x40006400

08001cf4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b08a      	sub	sp, #40	@ 0x28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a35      	ldr	r2, [pc, #212]	@ (8001de4 <HAL_CAN_MspInit+0xf0>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d163      	bne.n	8001ddc <HAL_CAN_MspInit+0xe8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d14:	4b34      	ldr	r3, [pc, #208]	@ (8001de8 <HAL_CAN_MspInit+0xf4>)
 8001d16:	69db      	ldr	r3, [r3, #28]
 8001d18:	4a33      	ldr	r2, [pc, #204]	@ (8001de8 <HAL_CAN_MspInit+0xf4>)
 8001d1a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d1e:	61d3      	str	r3, [r2, #28]
 8001d20:	4b31      	ldr	r3, [pc, #196]	@ (8001de8 <HAL_CAN_MspInit+0xf4>)
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2c:	4b2e      	ldr	r3, [pc, #184]	@ (8001de8 <HAL_CAN_MspInit+0xf4>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	4a2d      	ldr	r2, [pc, #180]	@ (8001de8 <HAL_CAN_MspInit+0xf4>)
 8001d32:	f043 0308 	orr.w	r3, r3, #8
 8001d36:	6193      	str	r3, [r2, #24]
 8001d38:	4b2b      	ldr	r3, [pc, #172]	@ (8001de8 <HAL_CAN_MspInit+0xf4>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f003 0308 	and.w	r3, r3, #8
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d52:	f107 0314 	add.w	r3, r7, #20
 8001d56:	4619      	mov	r1, r3
 8001d58:	4824      	ldr	r0, [pc, #144]	@ (8001dec <HAL_CAN_MspInit+0xf8>)
 8001d5a:	f003 fbf3 	bl	8005544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d64:	2302      	movs	r3, #2
 8001d66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	4619      	mov	r1, r3
 8001d72:	481e      	ldr	r0, [pc, #120]	@ (8001dec <HAL_CAN_MspInit+0xf8>)
 8001d74:	f003 fbe6 	bl	8005544 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8001d78:	4b1d      	ldr	r3, [pc, #116]	@ (8001df0 <HAL_CAN_MspInit+0xfc>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001d84:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d88:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001d8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d94:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d96:	4a16      	ldr	r2, [pc, #88]	@ (8001df0 <HAL_CAN_MspInit+0xfc>)
 8001d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d9a:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 2, 0);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2102      	movs	r1, #2
 8001da0:	2013      	movs	r0, #19
 8001da2:	f002 ff14 	bl	8004bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001da6:	2013      	movs	r0, #19
 8001da8:	f002 ff2d 	bl	8004c06 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2100      	movs	r1, #0
 8001db0:	2014      	movs	r0, #20
 8001db2:	f002 ff0c 	bl	8004bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001db6:	2014      	movs	r0, #20
 8001db8:	f002 ff25 	bl	8004c06 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	2015      	movs	r0, #21
 8001dc2:	f002 ff04 	bl	8004bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001dc6:	2015      	movs	r0, #21
 8001dc8:	f002 ff1d 	bl	8004c06 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2100      	movs	r1, #0
 8001dd0:	2016      	movs	r0, #22
 8001dd2:	f002 fefc 	bl	8004bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001dd6:	2016      	movs	r0, #22
 8001dd8:	f002 ff15 	bl	8004c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001ddc:	bf00      	nop
 8001dde:	3728      	adds	r7, #40	@ 0x28
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40006400 	.word	0x40006400
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40010c00 	.word	0x40010c00
 8001df0:	40010000 	.word	0x40010000

08001df4 <CAN_Start>:

/* USER CODE BEGIN 1 */

uint8_t CAN_TX_HALT = 0; //halt frag to send it to mailbox

HAL_StatusTypeDef CAN_Start() {
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
	return HAL_CAN_Start(&hcan1);
 8001df8:	4802      	ldr	r0, [pc, #8]	@ (8001e04 <CAN_Start+0x10>)
 8001dfa:	f002 fab6 	bl	800436a <HAL_CAN_Start>
 8001dfe:	4603      	mov	r3, r0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200001d8 	.word	0x200001d8

08001e08 <CAN_Activate>:

HAL_StatusTypeDef CAN_Activate() {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
    return HAL_CAN_ActivateNotification(&hcan1,  CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY);
 8001e0c:	2103      	movs	r1, #3
 8001e0e:	4803      	ldr	r0, [pc, #12]	@ (8001e1c <CAN_Activate+0x14>)
 8001e10:	f002 fbbe 	bl	8004590 <HAL_CAN_ActivateNotification>
 8001e14:	4603      	mov	r3, r0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	200001d8 	.word	0x200001d8

08001e20 <CAN_Send>:

HAL_StatusTypeDef CAN_Send(CANMessage *ptr) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
	while(CAN_TX_HALT == 1){
 8001e28:	e006      	b.n	8001e38 <CAN_Send+0x18>
		HAL_Delay(1);
 8001e2a:	2001      	movs	r0, #1
 8001e2c:	f001 fc4c 	bl	80036c8 <HAL_Delay>
		if(CAN_TX_HALT == 0){
 8001e30:	4b0b      	ldr	r3, [pc, #44]	@ (8001e60 <CAN_Send+0x40>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d004      	beq.n	8001e42 <CAN_Send+0x22>
	while(CAN_TX_HALT == 1){
 8001e38:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <CAN_Send+0x40>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d0f4      	beq.n	8001e2a <CAN_Send+0xa>
 8001e40:	e000      	b.n	8001e44 <CAN_Send+0x24>
			break;
 8001e42:	bf00      	nop
		}
	}
	return HAL_CAN_AddTxMessage(&hcan1, &ptr->TxHeader, (uint8_t*) ptr->data,&ptr->TxMailbox);
 8001e44:	6879      	ldr	r1, [r7, #4]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f103 021c 	add.w	r2, r3, #28
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3318      	adds	r3, #24
 8001e50:	4804      	ldr	r0, [pc, #16]	@ (8001e64 <CAN_Send+0x44>)
 8001e52:	f002 face 	bl	80043f2 <HAL_CAN_AddTxMessage>
 8001e56:	4603      	mov	r3, r0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20000200 	.word	0x20000200
 8001e64:	200001d8 	.word	0x200001d8

08001e68 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	CAN_TX_HALT = 0;
 8001e70:	4b03      	ldr	r3, [pc, #12]	@ (8001e80 <HAL_CAN_TxMailbox0CompleteCallback+0x18>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	701a      	strb	r2, [r3, #0]
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	20000200 	.word	0x20000200

08001e84 <CAN_SettingsInit>:

void CAN_SettingsInit(CANMessage *ptr) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
	CAN_Start();
 8001e8c:	f7ff ffb2 	bl	8001df4 <CAN_Start>
	CAN_Activate();
 8001e90:	f7ff ffba 	bl	8001e08 <CAN_Activate>
	ptr->TxHeader.IDE = CAN_ID_STD;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	609a      	str	r2, [r3, #8]
	ptr->TxHeader.StdId = 0x00;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
	ptr->TxHeader.RTR = CAN_RTR_DATA;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	60da      	str	r2, [r3, #12]
	ptr->TxHeader.DLC = 8;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2208      	movs	r2, #8
 8001eaa:	611a      	str	r2, [r3, #16]
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <Set_CAN_Id>:

void Set_CAN_Id(CANMessage *ptr, uint32_t id) {
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
	ptr->TxHeader.StdId = id;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	683a      	ldr	r2, [r7, #0]
 8001ec2:	601a      	str	r2, [r3, #0]
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <CAN_Send_Voltage>:

void CAN_Send_Voltage(CANMessage *ptr, uint16_t *read_volt) {
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b086      	sub	sp, #24
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x630;
 8001ed8:	f44f 63c6 	mov.w	r3, #1584	@ 0x630
 8001edc:	82fb      	strh	r3, [r7, #22]
	Set_CAN_Id(ptr, CAN_ID);
 8001ede:	8afb      	ldrh	r3, [r7, #22]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7ff ffe6 	bl	8001eb4 <Set_CAN_Id>
	for (int i = 0; i < NUM_CELLS; i++) {
 8001ee8:	2300      	movs	r3, #0
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	e071      	b.n	8001fd2 <CAN_Send_Voltage+0x104>
		if (i % 4 == 0) {
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	f003 0303 	and.w	r3, r3, #3
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d156      	bne.n	8001fa6 <CAN_Send_Voltage+0xd8>
			uint8_t temp_volt = i;
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	73fb      	strb	r3, [r7, #15]
			ptr->data[0] = read_volt[temp_volt];
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	683a      	ldr	r2, [r7, #0]
 8001f02:	4413      	add	r3, r2
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	771a      	strb	r2, [r3, #28]
			ptr->data[1] = read_volt[temp_volt] >> 8;
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	683a      	ldr	r2, [r7, #0]
 8001f12:	4413      	add	r3, r2
 8001f14:	881b      	ldrh	r3, [r3, #0]
 8001f16:	0a1b      	lsrs	r3, r3, #8
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	b2da      	uxtb	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	775a      	strb	r2, [r3, #29]
			temp_volt += 1;
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	3301      	adds	r3, #1
 8001f24:	73fb      	strb	r3, [r7, #15]
			ptr->data[2] = read_volt[temp_volt];
 8001f26:	7bfb      	ldrb	r3, [r7, #15]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	881b      	ldrh	r3, [r3, #0]
 8001f30:	b2da      	uxtb	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	779a      	strb	r2, [r3, #30]
			ptr->data[3] = read_volt[temp_volt] >> 8;
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	683a      	ldr	r2, [r7, #0]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	881b      	ldrh	r3, [r3, #0]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	77da      	strb	r2, [r3, #31]
			temp_volt += 1;
 8001f4a:	7bfb      	ldrb	r3, [r7, #15]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	73fb      	strb	r3, [r7, #15]
			ptr->data[4] = read_volt[temp_volt];
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	683a      	ldr	r2, [r7, #0]
 8001f56:	4413      	add	r3, r2
 8001f58:	881b      	ldrh	r3, [r3, #0]
 8001f5a:	b2da      	uxtb	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f883 2020 	strb.w	r2, [r3, #32]
			ptr->data[5] = read_volt[temp_volt] >> 8;
 8001f62:	7bfb      	ldrb	r3, [r7, #15]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	4413      	add	r3, r2
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	0a1b      	lsrs	r3, r3, #8
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			temp_volt += 1;
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	73fb      	strb	r3, [r7, #15]
			ptr->data[6] = read_volt[temp_volt];
 8001f7e:	7bfb      	ldrb	r3, [r7, #15]
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	4413      	add	r3, r2
 8001f86:	881b      	ldrh	r3, [r3, #0]
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			ptr->data[7] = read_volt[temp_volt] >> 8;
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	4413      	add	r3, r2
 8001f98:	881b      	ldrh	r3, [r3, #0]
 8001f9a:	0a1b      	lsrs	r3, r3, #8
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		}
		if (i > 0 && i % 4 == 0) {
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	dd0c      	ble.n	8001fc6 <CAN_Send_Voltage+0xf8>
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	f003 0303 	and.w	r3, r3, #3
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d107      	bne.n	8001fc6 <CAN_Send_Voltage+0xf8>
			CAN_ID = CAN_ID + 0x01;
 8001fb6:	8afb      	ldrh	r3, [r7, #22]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	82fb      	strh	r3, [r7, #22]
			Set_CAN_Id(ptr, CAN_ID);
 8001fbc:	8afb      	ldrh	r3, [r7, #22]
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ff77 	bl	8001eb4 <Set_CAN_Id>
		}
		CAN_Send(ptr);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f7ff ff2a 	bl	8001e20 <CAN_Send>
	for (int i = 0; i < NUM_CELLS; i++) {
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	2b5f      	cmp	r3, #95	@ 0x5f
 8001fd6:	dd8a      	ble.n	8001eee <CAN_Send_Voltage+0x20>
//		printf("voltage\n");
	}
}
 8001fd8:	bf00      	nop
 8001fda:	bf00      	nop
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <CAN_Send_Temperature>:

void CAN_Send_Temperature(CANMessage *ptr, uint16_t *read_temp) {
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b084      	sub	sp, #16
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
 8001fea:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x680;
 8001fec:	f44f 63d0 	mov.w	r3, #1664	@ 0x680
 8001ff0:	81fb      	strh	r3, [r7, #14]
	Set_CAN_Id(ptr, CAN_ID);
 8001ff2:	89fb      	ldrh	r3, [r7, #14]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f7ff ff5c 	bl	8001eb4 <Set_CAN_Id>
	for (uint8_t i = 0; i < NUM_THERM_TOTAL; i++) {
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	737b      	strb	r3, [r7, #13]
 8002000:	e073      	b.n	80020ea <CAN_Send_Temperature+0x108>
		if (i % 4 == 0) {
 8002002:	7b7b      	ldrb	r3, [r7, #13]
 8002004:	f003 0303 	and.w	r3, r3, #3
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d156      	bne.n	80020bc <CAN_Send_Temperature+0xda>
			uint8_t temp_volt = i;
 800200e:	7b7b      	ldrb	r3, [r7, #13]
 8002010:	733b      	strb	r3, [r7, #12]
			ptr->data[0] = read_temp[temp_volt];
 8002012:	7b3b      	ldrb	r3, [r7, #12]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	4413      	add	r3, r2
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	b2da      	uxtb	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	771a      	strb	r2, [r3, #28]
			ptr->data[1] = read_temp[temp_volt] >> 8;
 8002022:	7b3b      	ldrb	r3, [r7, #12]
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	4413      	add	r3, r2
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	0a1b      	lsrs	r3, r3, #8
 800202e:	b29b      	uxth	r3, r3
 8002030:	b2da      	uxtb	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	775a      	strb	r2, [r3, #29]
			temp_volt += 1;
 8002036:	7b3b      	ldrb	r3, [r7, #12]
 8002038:	3301      	adds	r3, #1
 800203a:	733b      	strb	r3, [r7, #12]
			ptr->data[2] = read_temp[temp_volt];
 800203c:	7b3b      	ldrb	r3, [r7, #12]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	4413      	add	r3, r2
 8002044:	881b      	ldrh	r3, [r3, #0]
 8002046:	b2da      	uxtb	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	779a      	strb	r2, [r3, #30]
			ptr->data[3] = read_temp[temp_volt] >> 8;
 800204c:	7b3b      	ldrb	r3, [r7, #12]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	4413      	add	r3, r2
 8002054:	881b      	ldrh	r3, [r3, #0]
 8002056:	0a1b      	lsrs	r3, r3, #8
 8002058:	b29b      	uxth	r3, r3
 800205a:	b2da      	uxtb	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	77da      	strb	r2, [r3, #31]
			temp_volt += 1;
 8002060:	7b3b      	ldrb	r3, [r7, #12]
 8002062:	3301      	adds	r3, #1
 8002064:	733b      	strb	r3, [r7, #12]
			ptr->data[4] = read_temp[temp_volt];
 8002066:	7b3b      	ldrb	r3, [r7, #12]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	4413      	add	r3, r2
 800206e:	881b      	ldrh	r3, [r3, #0]
 8002070:	b2da      	uxtb	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f883 2020 	strb.w	r2, [r3, #32]
			ptr->data[5] = read_temp[temp_volt] >> 8;
 8002078:	7b3b      	ldrb	r3, [r7, #12]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	683a      	ldr	r2, [r7, #0]
 800207e:	4413      	add	r3, r2
 8002080:	881b      	ldrh	r3, [r3, #0]
 8002082:	0a1b      	lsrs	r3, r3, #8
 8002084:	b29b      	uxth	r3, r3
 8002086:	b2da      	uxtb	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			temp_volt += 1;
 800208e:	7b3b      	ldrb	r3, [r7, #12]
 8002090:	3301      	adds	r3, #1
 8002092:	733b      	strb	r3, [r7, #12]
			ptr->data[6] = read_temp[temp_volt];
 8002094:	7b3b      	ldrb	r3, [r7, #12]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	4413      	add	r3, r2
 800209c:	881b      	ldrh	r3, [r3, #0]
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			ptr->data[7] = read_temp[temp_volt] >> 8;
 80020a6:	7b3b      	ldrb	r3, [r7, #12]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	4413      	add	r3, r2
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	0a1b      	lsrs	r3, r3, #8
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		}
		if (i > 0 && i % 4 == 0) {
 80020bc:	7b7b      	ldrb	r3, [r7, #13]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00d      	beq.n	80020de <CAN_Send_Temperature+0xfc>
 80020c2:	7b7b      	ldrb	r3, [r7, #13]
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d107      	bne.n	80020de <CAN_Send_Temperature+0xfc>
			CAN_ID = CAN_ID + 0x01;
 80020ce:	89fb      	ldrh	r3, [r7, #14]
 80020d0:	3301      	adds	r3, #1
 80020d2:	81fb      	strh	r3, [r7, #14]
			Set_CAN_Id(ptr, CAN_ID);
 80020d4:	89fb      	ldrh	r3, [r7, #14]
 80020d6:	4619      	mov	r1, r3
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f7ff feeb 	bl	8001eb4 <Set_CAN_Id>
		}
	CAN_Send(ptr);
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f7ff fe9e 	bl	8001e20 <CAN_Send>
	for (uint8_t i = 0; i < NUM_THERM_TOTAL; i++) {
 80020e4:	7b7b      	ldrb	r3, [r7, #13]
 80020e6:	3301      	adds	r3, #1
 80020e8:	737b      	strb	r3, [r7, #13]
 80020ea:	7b7b      	ldrb	r3, [r7, #13]
 80020ec:	2b5f      	cmp	r3, #95	@ 0x5f
 80020ee:	d988      	bls.n	8002002 <CAN_Send_Temperature+0x20>
//	printf("Temperature\n");
	}
}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <CAN_Send_Cell_Summary>:

void CAN_Send_Cell_Summary(CANMessage *ptr, struct batteryModule *batt) {
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b084      	sub	sp, #16
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x622;
 8002104:	f240 6322 	movw	r3, #1570	@ 0x622
 8002108:	81fb      	strh	r3, [r7, #14]
	Set_CAN_Id(ptr, CAN_ID);
 800210a:	89fb      	ldrh	r3, [r7, #14]
 800210c:	4619      	mov	r1, r3
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff fed0 	bl	8001eb4 <Set_CAN_Id>

	ptr->data[0] = batt->cell_volt_highest;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 800211a:	b2da      	uxtb	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	771a      	strb	r2, [r3, #28]
	ptr->data[1] = (batt->cell_volt_highest) >> 8;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002126:	0a1b      	lsrs	r3, r3, #8
 8002128:	b29b      	uxth	r3, r3
 800212a:	b2da      	uxtb	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	775a      	strb	r2, [r3, #29]
	ptr->data[2] = batt->cell_volt_lowest;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002136:	b2da      	uxtb	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	779a      	strb	r2, [r3, #30]
	ptr->data[3] = (batt->cell_volt_lowest) >> 8;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002142:	0a1b      	lsrs	r3, r3, #8
 8002144:	b29b      	uxth	r3, r3
 8002146:	b2da      	uxtb	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	77da      	strb	r2, [r3, #31]
	ptr->data[4] = batt->cell_temp_highest;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	f8b3 3256 	ldrh.w	r3, [r3, #598]	@ 0x256
 8002152:	b2da      	uxtb	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f883 2020 	strb.w	r2, [r3, #32]
	ptr->data[5] = (batt->cell_temp_highest) >> 8;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	f8b3 3256 	ldrh.w	r3, [r3, #598]	@ 0x256
 8002160:	0a1b      	lsrs	r3, r3, #8
 8002162:	b29b      	uxth	r3, r3
 8002164:	b2da      	uxtb	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	ptr->data[6] = batt->cell_temp_lowest;
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	f8b3 3254 	ldrh.w	r3, [r3, #596]	@ 0x254
 8002172:	b2da      	uxtb	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	ptr->data[7] = (batt->cell_temp_lowest) >> 8;
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	f8b3 3254 	ldrh.w	r3, [r3, #596]	@ 0x254
 8002180:	0a1b      	lsrs	r3, r3, #8
 8002182:	b29b      	uxth	r3, r3
 8002184:	b2da      	uxtb	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	CAN_Send(ptr);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff fe47 	bl	8001e20 <CAN_Send>
//	printf("Summary\n");
}
 8002192:	bf00      	nop
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <CAN_Send_Safety_Checker>:

void CAN_Send_Safety_Checker(CANMessage *ptr, struct batteryModule *batt, uint8_t *faults,
		uint8_t *warnings, uint8_t *states) {
 800219a:	b580      	push	{r7, lr}
 800219c:	b086      	sub	sp, #24
 800219e:	af00      	add	r7, sp, #0
 80021a0:	60f8      	str	r0, [r7, #12]
 80021a2:	60b9      	str	r1, [r7, #8]
 80021a4:	607a      	str	r2, [r7, #4]
 80021a6:	603b      	str	r3, [r7, #0]
	uint16_t CAN_ID = 0x600;
 80021a8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80021ac:	82fb      	strh	r3, [r7, #22]
	Set_CAN_Id(ptr, CAN_ID);
 80021ae:	8afb      	ldrh	r3, [r7, #22]
 80021b0:	4619      	mov	r1, r3
 80021b2:	68f8      	ldr	r0, [r7, #12]
 80021b4:	f7ff fe7e 	bl	8001eb4 <Set_CAN_Id>
	ptr->data[0] = *faults;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	781a      	ldrb	r2, [r3, #0]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	771a      	strb	r2, [r3, #28]
	ptr->data[1] = *warnings;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	781a      	ldrb	r2, [r3, #0]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	775a      	strb	r2, [r3, #29]
	ptr->data[2] = *states;
 80021c8:	6a3b      	ldr	r3, [r7, #32]
 80021ca:	781a      	ldrb	r2, [r3, #0]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	779a      	strb	r2, [r3, #30]
	ptr->data[3] = batt->pack_voltage;
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	77da      	strb	r2, [r3, #31]
	ptr->data[4] = (batt->pack_voltage) >> 8;
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80021e2:	0a1b      	lsrs	r3, r3, #8
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f883 2020 	strb.w	r2, [r3, #32]
	ptr->data[5] = (batt->pack_voltage) >> 16;
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80021f2:	0c1b      	lsrs	r3, r3, #16
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	ptr->data[6] = (batt->pack_voltage) >> 24;
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002202:	0e1b      	lsrs	r3, r3, #24
 8002204:	b2da      	uxtb	r2, r3
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	CAN_Send(ptr);
 800220c:	68f8      	ldr	r0, [r7, #12]
 800220e:	f7ff fe07 	bl	8001e20 <CAN_Send>
//	printf("Faults\n");
}
 8002212:	bf00      	nop
 8002214:	3718      	adds	r7, #24
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
	...

0800221c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002222:	4b1c      	ldr	r3, [pc, #112]	@ (8002294 <MX_DMA_Init+0x78>)
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	4a1b      	ldr	r2, [pc, #108]	@ (8002294 <MX_DMA_Init+0x78>)
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	6153      	str	r3, [r2, #20]
 800222e:	4b19      	ldr	r3, [pc, #100]	@ (8002294 <MX_DMA_Init+0x78>)
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2101      	movs	r1, #1
 800223e:	200b      	movs	r0, #11
 8002240:	f002 fcc5 	bl	8004bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002244:	200b      	movs	r0, #11
 8002246:	f002 fcde 	bl	8004c06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2100      	movs	r1, #0
 800224e:	200c      	movs	r0, #12
 8002250:	f002 fcbd 	bl	8004bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002254:	200c      	movs	r0, #12
 8002256:	f002 fcd6 	bl	8004c06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800225a:	2200      	movs	r2, #0
 800225c:	2100      	movs	r1, #0
 800225e:	200d      	movs	r0, #13
 8002260:	f002 fcb5 	bl	8004bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002264:	200d      	movs	r0, #13
 8002266:	f002 fcce 	bl	8004c06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 800226a:	2200      	movs	r2, #0
 800226c:	2103      	movs	r1, #3
 800226e:	200e      	movs	r0, #14
 8002270:	f002 fcad 	bl	8004bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002274:	200e      	movs	r0, #14
 8002276:	f002 fcc6 	bl	8004c06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 3, 0);
 800227a:	2200      	movs	r2, #0
 800227c:	2103      	movs	r1, #3
 800227e:	200f      	movs	r0, #15
 8002280:	f002 fca5 	bl	8004bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002284:	200f      	movs	r0, #15
 8002286:	f002 fcbe 	bl	8004c06 <HAL_NVIC_EnableIRQ>

}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40021000 	.word	0x40021000

08002298 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b088      	sub	sp, #32
 800229c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229e:	f107 0310 	add.w	r3, r7, #16
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	605a      	str	r2, [r3, #4]
 80022a8:	609a      	str	r2, [r3, #8]
 80022aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ac:	4b36      	ldr	r3, [pc, #216]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	4a35      	ldr	r2, [pc, #212]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022b2:	f043 0320 	orr.w	r3, r3, #32
 80022b6:	6193      	str	r3, [r2, #24]
 80022b8:	4b33      	ldr	r3, [pc, #204]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	f003 0320 	and.w	r3, r3, #32
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022c4:	4b30      	ldr	r3, [pc, #192]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	4a2f      	ldr	r2, [pc, #188]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022ca:	f043 0310 	orr.w	r3, r3, #16
 80022ce:	6193      	str	r3, [r2, #24]
 80022d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f003 0310 	and.w	r3, r3, #16
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	4a29      	ldr	r2, [pc, #164]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022e2:	f043 0304 	orr.w	r3, r3, #4
 80022e6:	6193      	str	r3, [r2, #24]
 80022e8:	4b27      	ldr	r3, [pc, #156]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	607b      	str	r3, [r7, #4]
 80022f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f4:	4b24      	ldr	r3, [pc, #144]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	4a23      	ldr	r2, [pc, #140]	@ (8002388 <MX_GPIO_Init+0xf0>)
 80022fa:	f043 0308 	orr.w	r3, r3, #8
 80022fe:	6193      	str	r3, [r2, #24]
 8002300:	4b21      	ldr	r3, [pc, #132]	@ (8002388 <MX_GPIO_Init+0xf0>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	603b      	str	r3, [r7, #0]
 800230a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET);
 800230c:	2200      	movs	r2, #0
 800230e:	2110      	movs	r1, #16
 8002310:	481e      	ldr	r0, [pc, #120]	@ (800238c <MX_GPIO_Init+0xf4>)
 8002312:	f003 fa9b 	bl	800584c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_RESET);
 8002316:	2200      	movs	r2, #0
 8002318:	2102      	movs	r1, #2
 800231a:	481d      	ldr	r0, [pc, #116]	@ (8002390 <MX_GPIO_Init+0xf8>)
 800231c:	f003 fa96 	bl	800584c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin, GPIO_PIN_RESET);
 8002320:	2200      	movs	r2, #0
 8002322:	2140      	movs	r1, #64	@ 0x40
 8002324:	481b      	ldr	r0, [pc, #108]	@ (8002394 <MX_GPIO_Init+0xfc>)
 8002326:	f003 fa91 	bl	800584c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LTC_nCS_Pin */
  GPIO_InitStruct.Pin = LTC_nCS_Pin;
 800232a:	2310      	movs	r3, #16
 800232c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800232e:	2301      	movs	r3, #1
 8002330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002336:	2302      	movs	r3, #2
 8002338:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTC_nCS_GPIO_Port, &GPIO_InitStruct);
 800233a:	f107 0310 	add.w	r3, r7, #16
 800233e:	4619      	mov	r1, r3
 8002340:	4812      	ldr	r0, [pc, #72]	@ (800238c <MX_GPIO_Init+0xf4>)
 8002342:	f003 f8ff 	bl	8005544 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_SHUTDOWN_SIGNAL_Pin */
  GPIO_InitStruct.Pin = MCU_SHUTDOWN_SIGNAL_Pin;
 8002346:	2302      	movs	r3, #2
 8002348:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234a:	2301      	movs	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234e:	2300      	movs	r3, #0
 8002350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002352:	2302      	movs	r3, #2
 8002354:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_SHUTDOWN_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 8002356:	f107 0310 	add.w	r3, r7, #16
 800235a:	4619      	mov	r1, r3
 800235c:	480c      	ldr	r0, [pc, #48]	@ (8002390 <MX_GPIO_Init+0xf8>)
 800235e:	f003 f8f1 	bl	8005544 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_HEARTBEAT_LED_Pin */
  GPIO_InitStruct.Pin = MCU_HEARTBEAT_LED_Pin;
 8002362:	2340      	movs	r3, #64	@ 0x40
 8002364:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002366:	2301      	movs	r3, #1
 8002368:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236e:	2302      	movs	r3, #2
 8002370:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_HEARTBEAT_LED_GPIO_Port, &GPIO_InitStruct);
 8002372:	f107 0310 	add.w	r3, r7, #16
 8002376:	4619      	mov	r1, r3
 8002378:	4806      	ldr	r0, [pc, #24]	@ (8002394 <MX_GPIO_Init+0xfc>)
 800237a:	f003 f8e3 	bl	8005544 <HAL_GPIO_Init>

}
 800237e:	bf00      	nop
 8002380:	3720      	adds	r7, #32
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40021000 	.word	0x40021000
 800238c:	40010800 	.word	0x40010800
 8002390:	40010c00 	.word	0x40010c00
 8002394:	40011000 	.word	0x40011000

08002398 <ReadHVInput>:
	#include "hv.h"
	#include "adc.h"
	#include "main.h"

	void ReadHVInput(uint32_t *read_volt_HV) {
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
		uint32_t adcValue = 0;
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]

		HAL_ADC_Start(&hadc1);//start adc with adc1
 80023a4:	481e      	ldr	r0, [pc, #120]	@ (8002420 <ReadHVInput+0x88>)
 80023a6:	f001 fa8b 	bl	80038c0 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 80023aa:	f04f 31ff 	mov.w	r1, #4294967295
 80023ae:	481c      	ldr	r0, [pc, #112]	@ (8002420 <ReadHVInput+0x88>)
 80023b0:	f001 fb60 	bl	8003a74 <HAL_ADC_PollForConversion>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d103      	bne.n	80023c2 <ReadHVInput+0x2a>
			adcValue = HAL_ADC_GetValue(&hadc1);//get adc value and store it in adcValue
 80023ba:	4819      	ldr	r0, [pc, #100]	@ (8002420 <ReadHVInput+0x88>)
 80023bc:	f001 fc60 	bl	8003c80 <HAL_ADC_GetValue>
 80023c0:	6178      	str	r0, [r7, #20]
		}
		HAL_ADC_Stop(&hadc1);//stop adc
 80023c2:	4817      	ldr	r0, [pc, #92]	@ (8002420 <ReadHVInput+0x88>)
 80023c4:	f001 fb2a 	bl	8003a1c <HAL_ADC_Stop>

		//calculate voltage based on  resolution and gain on opamp, voltage divider ratio
		float adcVoltage = ((float)adcValue / ADC_RESOLUTION) * V_REF;
 80023c8:	6978      	ldr	r0, [r7, #20]
 80023ca:	f7fe fca7 	bl	8000d1c <__aeabi_ui2f>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe fdad 	bl	8000f34 <__aeabi_fdiv>
 80023da:	4603      	mov	r3, r0
 80023dc:	4911      	ldr	r1, [pc, #68]	@ (8002424 <ReadHVInput+0x8c>)
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe fcf4 	bl	8000dcc <__aeabi_fmul>
 80023e4:	4603      	mov	r3, r0
 80023e6:	613b      	str	r3, [r7, #16]
		float amcOutput = adcVoltage / GAIN_TLV9001;
 80023e8:	490f      	ldr	r1, [pc, #60]	@ (8002428 <ReadHVInput+0x90>)
 80023ea:	6938      	ldr	r0, [r7, #16]
 80023ec:	f7fe fda2 	bl	8000f34 <__aeabi_fdiv>
 80023f0:	4603      	mov	r3, r0
 80023f2:	60fb      	str	r3, [r7, #12]
		float hvInput = amcOutput * DIVIDER_RATIO;
 80023f4:	490d      	ldr	r1, [pc, #52]	@ (800242c <ReadHVInput+0x94>)
 80023f6:	68f8      	ldr	r0, [r7, #12]
 80023f8:	f7fe fce8 	bl	8000dcc <__aeabi_fmul>
 80023fc:	4603      	mov	r3, r0
 80023fe:	490c      	ldr	r1, [pc, #48]	@ (8002430 <ReadHVInput+0x98>)
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe fd97 	bl	8000f34 <__aeabi_fdiv>
 8002406:	4603      	mov	r3, r0
 8002408:	60bb      	str	r3, [r7, #8]

		*read_volt_HV = (uint32_t)(hvInput);
 800240a:	68b8      	ldr	r0, [r7, #8]
 800240c:	f7fe fe2e 	bl	800106c <__aeabi_f2uiz>
 8002410:	4602      	mov	r2, r0
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	601a      	str	r2, [r3, #0]
	}
 8002416:	bf00      	nop
 8002418:	3718      	adds	r7, #24
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000134 	.word	0x20000134
 8002424:	40533333 	.word	0x40533333
 8002428:	3fca3d71 	.word	0x3fca3d71
 800242c:	49aae7e0 	.word	0x49aae7e0
 8002430:	45d4d000 	.word	0x45d4d000

08002434 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002434:	b590      	push	{r4, r7, lr}
 8002436:	f5ad 7d47 	sub.w	sp, sp, #796	@ 0x31c
 800243a:	af04      	add	r7, sp, #16
	GpioTimePacket tp_led_heartbeat;
	TimerPacket timerpacket_ltc;

	batteryModule modPackInfo;
	CANMessage msg;
	uint8_t safetyFaults = 0;
 800243c:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8002440:	f2a3 3301 	subw	r3, r3, #769	@ 0x301
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]
	uint8_t safetyWarnings = 0;
 8002448:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 800244c:	f2a3 3302 	subw	r3, r3, #770	@ 0x302
 8002450:	2200      	movs	r2, #0
 8002452:	701a      	strb	r2, [r3, #0]
	uint8_t safetyStates = 0;
 8002454:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8002458:	f2a3 3303 	subw	r3, r3, #771	@ 0x303
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002460:	f001 f8d0 	bl	8003604 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002464:	f000 f930 	bl	80026c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002468:	f7ff ff16 	bl	8002298 <MX_GPIO_Init>
  MX_DMA_Init();
 800246c:	f7ff fed6 	bl	800221c <MX_DMA_Init>
  MX_ADC1_Init();
 8002470:	f7ff faea 	bl	8001a48 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002474:	f7ff fb26 	bl	8001ac4 <MX_ADC2_Init>
  MX_TIM7_Init();
 8002478:	f000 ff02 	bl	8003280 <MX_TIM7_Init>
  MX_SPI1_Init();
 800247c:	f000 fc98 	bl	8002db0 <MX_SPI1_Init>
  MX_CAN1_Init();
 8002480:	f7ff fc02 	bl	8001c88 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8002484:	f000 ff58 	bl	8003338 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	CAN_SettingsInit(&msg); // Start CAN at 0x00
 8002488:	f107 0308 	add.w	r3, r7, #8
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fcf9 	bl	8001e84 <CAN_SettingsInit>
	//Start timer
	GpioTimePacket_Init(&tp_led_heartbeat, MCU_HEARTBEAT_LED_GPIO_Port,
 8002492:	f507 733d 	add.w	r3, r7, #756	@ 0x2f4
 8002496:	2240      	movs	r2, #64	@ 0x40
 8002498:	4986      	ldr	r1, [pc, #536]	@ (80026b4 <main+0x280>)
 800249a:	4618      	mov	r0, r3
 800249c:	f000 f97e 	bl	800279c <GpioTimePacket_Init>
	MCU_HEARTBEAT_LED_Pin);
	TimerPacket_Init(&timerpacket_ltc, LTC_DELAY);
 80024a0:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80024a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80024a8:	4618      	mov	r0, r3
 80024aa:	f000 f9b7 	bl	800281c <TimerPacket_Init>
	//Pull SPI1 nCS HIGH (deselect)
	LTC_nCS_High();
 80024ae:	f000 fd61 	bl	8002f74 <LTC_nCS_High>

//	//Sending a fault signal and reseting it
	HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 80024b2:	2201      	movs	r2, #1
 80024b4:	2102      	movs	r1, #2
 80024b6:	4880      	ldr	r0, [pc, #512]	@ (80026b8 <main+0x284>)
 80024b8:	f003 f9c8 	bl	800584c <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80024bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024c0:	f001 f902 	bl	80036c8 <HAL_Delay>
	HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_RESET);
 80024c4:	2200      	movs	r2, #0
 80024c6:	2102      	movs	r1, #2
 80024c8:	487b      	ldr	r0, [pc, #492]	@ (80026b8 <main+0x284>)
 80024ca:	f003 f9bf 	bl	800584c <HAL_GPIO_WritePin>

	//initializing variables
	uint8_t tempindex = 0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	f887 3307 	strb.w	r3, [r7, #775]	@ 0x307
	uint8_t indexpause = 8;
 80024d4:	2308      	movs	r3, #8
 80024d6:	f887 3306 	strb.w	r3, [r7, #774]	@ 0x306
	uint8_t low_volt_hysteresis = 0;
 80024da:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80024de:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 80024e2:	2200      	movs	r2, #0
 80024e4:	701a      	strb	r2, [r3, #0]
	uint8_t high_volt_hysteresis = 0;
 80024e6:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80024ea:	f2a3 3305 	subw	r3, r3, #773	@ 0x305
 80024ee:	2200      	movs	r2, #0
 80024f0:	701a      	strb	r2, [r3, #0]
	uint8_t cell_imbalance_hysteresis = 0;
 80024f2:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80024f6:	f2a3 3306 	subw	r3, r3, #774	@ 0x306
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]

	//reading cell voltages
	Wakeup_Sleep();
 80024fe:	f7fe ff6b 	bl	80013d8 <Wakeup_Sleep>
	Read_Volt(modPackInfo.cell_volt);
 8002502:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002506:	4618      	mov	r0, r3
 8002508:	f000 fa42 	bl	8002990 <Read_Volt>

	//reading cell temperatures
	Wakeup_Sleep();
 800250c:	f7fe ff64 	bl	80013d8 <Wakeup_Sleep>
	for (uint8_t i = tempindex; i < indexpause; i++) {
 8002510:	f897 3307 	ldrb.w	r3, [r7, #775]	@ 0x307
 8002514:	f887 3305 	strb.w	r3, [r7, #773]	@ 0x305
 8002518:	e016      	b.n	8002548 <main+0x114>
		Wakeup_Idle();
 800251a:	f7fe ff3d 	bl	8001398 <Wakeup_Idle>
		Read_Temp(i, modPackInfo.cell_temp, modPackInfo.read_auxreg);
 800251e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002522:	f503 7217 	add.w	r2, r3, #604	@ 0x25c
 8002526:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800252a:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 800252e:	f897 3305 	ldrb.w	r3, [r7, #773]	@ 0x305
 8002532:	4618      	mov	r0, r3
 8002534:	f000 fa44 	bl	80029c0 <Read_Temp>
		HAL_Delay(3);
 8002538:	2003      	movs	r0, #3
 800253a:	f001 f8c5 	bl	80036c8 <HAL_Delay>
	for (uint8_t i = tempindex; i < indexpause; i++) {
 800253e:	f897 3305 	ldrb.w	r3, [r7, #773]	@ 0x305
 8002542:	3301      	adds	r3, #1
 8002544:	f887 3305 	strb.w	r3, [r7, #773]	@ 0x305
 8002548:	f897 2305 	ldrb.w	r2, [r7, #773]	@ 0x305
 800254c:	f897 3306 	ldrb.w	r3, [r7, #774]	@ 0x306
 8002550:	429a      	cmp	r2, r3
 8002552:	d3e2      	bcc.n	800251a <main+0xe6>
	}
	Wakeup_Idle();
 8002554:	f7fe ff20 	bl	8001398 <Wakeup_Idle>
	LTC_WRCOMM(NUM_DEVICES, BMS_MUX_PAUSE[0]);
 8002558:	4958      	ldr	r1, [pc, #352]	@ (80026bc <main+0x288>)
 800255a:	2008      	movs	r0, #8
 800255c:	f7ff f810 	bl	8001580 <LTC_WRCOMM>
	Wakeup_Idle();
 8002560:	f7fe ff1a 	bl	8001398 <Wakeup_Idle>
	LTC_STCOMM(2);
 8002564:	2002      	movs	r0, #2
 8002566:	f7ff f879 	bl	800165c <LTC_STCOMM>

	ReadHVInput(&modPackInfo.pack_voltage);
 800256a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800256e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff ff10 	bl	8002398 <ReadHVInput>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 8002578:	f507 733d 	add.w	r3, r7, #756	@ 0x2f4
 800257c:	210a      	movs	r1, #10
 800257e:	4618      	mov	r0, r3
 8002580:	f000 f929 	bl	80027d6 <GpioFixedToggle>
		printf("hello\n");
 8002584:	484e      	ldr	r0, [pc, #312]	@ (80026c0 <main+0x28c>)
 8002586:	f006 f99f 	bl	80088c8 <puts>
			//reading cell voltages
//			Wakeup_Sleep();
//			printf("volt start\n");
			Read_Volt(modPackInfo.cell_volt);
 800258a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800258e:	4618      	mov	r0, r3
 8002590:	f000 f9fe 	bl	8002990 <Read_Volt>
			HAL_Delay(1);
 8002594:	2001      	movs	r0, #1
 8002596:	f001 f897 	bl	80036c8 <HAL_Delay>
//			}

			//reading cell temperatures
//			Wakeup_Sleep();
//			printf("Temp start\n");
			for (uint8_t i = tempindex; i < indexpause; i++) {
 800259a:	f897 3307 	ldrb.w	r3, [r7, #775]	@ 0x307
 800259e:	f887 3304 	strb.w	r3, [r7, #772]	@ 0x304
 80025a2:	e014      	b.n	80025ce <main+0x19a>
				Read_Temp(i, modPackInfo.cell_temp, modPackInfo.read_auxreg);
 80025a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025a8:	f503 7217 	add.w	r2, r3, #604	@ 0x25c
 80025ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025b0:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 80025b4:	f897 3304 	ldrb.w	r3, [r7, #772]	@ 0x304
 80025b8:	4618      	mov	r0, r3
 80025ba:	f000 fa01 	bl	80029c0 <Read_Temp>
//				printf(" Cell: %d, Temp: %d\n", i, modPackInfo.cell_temp[i]);
				HAL_Delay(1);
 80025be:	2001      	movs	r0, #1
 80025c0:	f001 f882 	bl	80036c8 <HAL_Delay>
			for (uint8_t i = tempindex; i < indexpause; i++) {
 80025c4:	f897 3304 	ldrb.w	r3, [r7, #772]	@ 0x304
 80025c8:	3301      	adds	r3, #1
 80025ca:	f887 3304 	strb.w	r3, [r7, #772]	@ 0x304
 80025ce:	f897 2304 	ldrb.w	r2, [r7, #772]	@ 0x304
 80025d2:	f897 3306 	ldrb.w	r3, [r7, #774]	@ 0x306
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d3e4      	bcc.n	80025a4 <main+0x170>
			}
			if (indexpause == 8) {
 80025da:	f897 3306 	ldrb.w	r3, [r7, #774]	@ 0x306
 80025de:	2b08      	cmp	r3, #8
 80025e0:	d10d      	bne.n	80025fe <main+0x1ca>
				LTC_WRCOMM(NUM_DEVICES, BMS_MUX_PAUSE[0]);
 80025e2:	4936      	ldr	r1, [pc, #216]	@ (80026bc <main+0x288>)
 80025e4:	2008      	movs	r0, #8
 80025e6:	f7fe ffcb 	bl	8001580 <LTC_WRCOMM>
				LTC_STCOMM(2);
 80025ea:	2002      	movs	r0, #2
 80025ec:	f7ff f836 	bl	800165c <LTC_STCOMM>
				tempindex = 8;
 80025f0:	2308      	movs	r3, #8
 80025f2:	f887 3307 	strb.w	r3, [r7, #775]	@ 0x307
				indexpause = NUM_THERM_PER_MOD;
 80025f6:	230c      	movs	r3, #12
 80025f8:	f887 3306 	strb.w	r3, [r7, #774]	@ 0x306
 80025fc:	e010      	b.n	8002620 <main+0x1ec>
			} else if (indexpause == NUM_THERM_PER_MOD) {
 80025fe:	f897 3306 	ldrb.w	r3, [r7, #774]	@ 0x306
 8002602:	2b0c      	cmp	r3, #12
 8002604:	d10c      	bne.n	8002620 <main+0x1ec>
				LTC_WRCOMM(NUM_DEVICES, BMS_MUX_PAUSE[1]);
 8002606:	492f      	ldr	r1, [pc, #188]	@ (80026c4 <main+0x290>)
 8002608:	2008      	movs	r0, #8
 800260a:	f7fe ffb9 	bl	8001580 <LTC_WRCOMM>
				LTC_STCOMM(2);
 800260e:	2002      	movs	r0, #2
 8002610:	f7ff f824 	bl	800165c <LTC_STCOMM>
				indexpause = 8;
 8002614:	2308      	movs	r3, #8
 8002616:	f887 3306 	strb.w	r3, [r7, #774]	@ 0x306
				tempindex = 0;
 800261a:	2300      	movs	r3, #0
 800261c:	f887 3307 	strb.w	r3, [r7, #775]	@ 0x307
			}
//			printf("Temp end\n");

//			printf("pack volt start\n");
			ReadHVInput(&modPackInfo.pack_voltage);
 8002620:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002624:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002628:	4618      	mov	r0, r3
 800262a:	f7ff feb5 	bl	8002398 <ReadHVInput>
//			printf("pack volt end\n");
			//print(NUM_THERM_TOTAL, (uint16_t*) modPackInfo.cell_temp);

			//getting the summary of all cells in the pack
//			printf("cell summary volt start\n");
			Cell_Summary_Voltage(&modPackInfo, &safetyFaults,
 800262e:	1d7c      	adds	r4, r7, #5
 8002630:	1dba      	adds	r2, r7, #6
 8002632:	1df9      	adds	r1, r7, #7
 8002634:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8002638:	1cbb      	adds	r3, r7, #2
 800263a:	9302      	str	r3, [sp, #8]
 800263c:	1cfb      	adds	r3, r7, #3
 800263e:	9301      	str	r3, [sp, #4]
 8002640:	1d3b      	adds	r3, r7, #4
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	4623      	mov	r3, r4
 8002646:	f000 fa01 	bl	8002a4c <Cell_Summary_Voltage>
								&safetyWarnings, &safetyStates, &low_volt_hysteresis,
								&high_volt_hysteresis, &cell_imbalance_hysteresis);
//			printf("cell summary volt end\n");

//			printf("cell summary temp start\n");
			Cell_Summary_Temperature(&modPackInfo, &safetyFaults,&safetyWarnings);
 800264a:	1dba      	adds	r2, r7, #6
 800264c:	1df9      	adds	r1, r7, #7
 800264e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002652:	4618      	mov	r0, r3
 8002654:	f000 fb3c 	bl	8002cd0 <Cell_Summary_Temperature>

//			} else if (BALANCE) {
//				End_Balance(&safetyFaults);
//			}

			if (TimerPacket_FixedPulse(&timerpacket_ltc)) {
 8002658:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800265c:	4618      	mov	r0, r3
 800265e:	f000 f8f0 	bl	8002842 <TimerPacket_FixedPulse>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d087      	beq.n	8002578 <main+0x144>
			//calling all CAN realated methods
//			printf("CAN start\n");
			CAN_Send_Safety_Checker(&msg, &modPackInfo, &safetyFaults,
 8002668:	1dbc      	adds	r4, r7, #6
 800266a:	1dfa      	adds	r2, r7, #7
 800266c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002670:	f107 0008 	add.w	r0, r7, #8
 8002674:	1d7b      	adds	r3, r7, #5
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	4623      	mov	r3, r4
 800267a:	f7ff fd8e 	bl	800219a <CAN_Send_Safety_Checker>
					&safetyWarnings, &safetyStates);
			CAN_Send_Cell_Summary(&msg, &modPackInfo);
 800267e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002682:	f107 0308 	add.w	r3, r7, #8
 8002686:	4611      	mov	r1, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fd36 	bl	80020fa <CAN_Send_Cell_Summary>
			CAN_Send_Voltage(&msg, modPackInfo.cell_volt);
 800268e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002692:	f107 0308 	add.w	r3, r7, #8
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff fc18 	bl	8001ece <CAN_Send_Voltage>
			CAN_Send_Temperature(&msg, modPackInfo.cell_temp);
 800269e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026a2:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 80026a6:	f107 0308 	add.w	r3, r7, #8
 80026aa:	4611      	mov	r1, r2
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff fc98 	bl	8001fe2 <CAN_Send_Temperature>
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 80026b2:	e761      	b.n	8002578 <main+0x144>
 80026b4:	40011000 	.word	0x40011000
 80026b8:	40010c00 	.word	0x40010c00
 80026bc:	20000000 	.word	0x20000000
 80026c0:	08009b0c 	.word	0x08009b0c
 80026c4:	20000006 	.word	0x20000006

080026c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b09c      	sub	sp, #112	@ 0x70
 80026cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ce:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80026d2:	2238      	movs	r2, #56	@ 0x38
 80026d4:	2100      	movs	r1, #0
 80026d6:	4618      	mov	r0, r3
 80026d8:	f006 fa0a 	bl	8008af0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	60da      	str	r2, [r3, #12]
 80026ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026ec:	1d3b      	adds	r3, r7, #4
 80026ee:	2220      	movs	r2, #32
 80026f0:	2100      	movs	r1, #0
 80026f2:	4618      	mov	r0, r3
 80026f4:	f006 f9fc 	bl	8008af0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026f8:	2301      	movs	r3, #1
 80026fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002700:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8002702:	2304      	movs	r3, #4
 8002704:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002706:	2301      	movs	r3, #1
 8002708:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 800270a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800270e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002710:	2302      	movs	r3, #2
 8002712:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002714:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002718:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800271a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800271e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8002720:	2302      	movs	r3, #2
 8002722:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8002724:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002728:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 800272a:	2340      	movs	r3, #64	@ 0x40
 800272c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800272e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002732:	4618      	mov	r0, r3
 8002734:	f003 f8bc 	bl	80058b0 <HAL_RCC_OscConfig>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800273e:	f000 f89d 	bl	800287c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002742:	230f      	movs	r3, #15
 8002744:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002746:	2302      	movs	r3, #2
 8002748:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800274a:	2300      	movs	r3, #0
 800274c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800274e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002752:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002754:	2300      	movs	r3, #0
 8002756:	637b      	str	r3, [r7, #52]	@ 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002758:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800275c:	2102      	movs	r1, #2
 800275e:	4618      	mov	r0, r3
 8002760:	f003 fbbc 	bl	8005edc <HAL_RCC_ClockConfig>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800276a:	f000 f887 	bl	800287c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800276e:	2302      	movs	r3, #2
 8002770:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002772:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002776:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002778:	1d3b      	adds	r3, r7, #4
 800277a:	4618      	mov	r0, r3
 800277c:	f003 fda4 	bl	80062c8 <HAL_RCCEx_PeriphCLKConfig>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002786:	f000 f879 	bl	800287c <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 800278a:	4b03      	ldr	r3, [pc, #12]	@ (8002798 <SystemClock_Config+0xd0>)
 800278c:	2201      	movs	r2, #1
 800278e:	601a      	str	r2, [r3, #0]
}
 8002790:	bf00      	nop
 8002792:	3770      	adds	r7, #112	@ 0x70
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	42420070 	.word	0x42420070

0800279c <GpioTimePacket_Init>:

/* USER CODE BEGIN 4 */
//Initialize struct values
//Will initialize GPIO to LOW!
void GpioTimePacket_Init(GpioTimePacket *gtp, GPIO_TypeDef *port, uint16_t pin) {
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	4613      	mov	r3, r2
 80027a8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); //Set GPIO LOW
 80027aa:	88fb      	ldrh	r3, [r7, #6]
 80027ac:	2200      	movs	r2, #0
 80027ae:	4619      	mov	r1, r3
 80027b0:	68b8      	ldr	r0, [r7, #8]
 80027b2:	f003 f84b 	bl	800584c <HAL_GPIO_WritePin>
	gtp->gpio_port = port;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	601a      	str	r2, [r3, #0]
	gtp->gpio_pin = pin;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	88fa      	ldrh	r2, [r7, #6]
 80027c0:	809a      	strh	r2, [r3, #4]
	gtp->ts_prev = 0; //Init to 0
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
	gtp->ts_curr = 0; //Init to 0
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2200      	movs	r2, #0
 80027cc:	60da      	str	r2, [r3, #12]
}
 80027ce:	bf00      	nop
 80027d0:	3710      	adds	r7, #16
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <GpioFixedToggle>:
//update_ms = update after X ms
void GpioFixedToggle(GpioTimePacket *gtp, uint16_t update_ms) {
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b082      	sub	sp, #8
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
 80027de:	460b      	mov	r3, r1
 80027e0:	807b      	strh	r3, [r7, #2]
	gtp->ts_curr = HAL_GetTick(); //Record current timestamp
 80027e2:	f000 ff67 	bl	80036b4 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	60da      	str	r2, [r3, #12]
	if (gtp->ts_curr - gtp->ts_prev > update_ms) {
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68da      	ldr	r2, [r3, #12]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	1ad2      	subs	r2, r2, r3
 80027f6:	887b      	ldrh	r3, [r7, #2]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d90b      	bls.n	8002814 <GpioFixedToggle+0x3e>
		HAL_GPIO_TogglePin(gtp->gpio_port, gtp->gpio_pin); // Toggle GPIO
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	889b      	ldrh	r3, [r3, #4]
 8002804:	4619      	mov	r1, r3
 8002806:	4610      	mov	r0, r2
 8002808:	f003 f838 	bl	800587c <HAL_GPIO_TogglePin>
		gtp->ts_prev = gtp->ts_curr;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	68da      	ldr	r2, [r3, #12]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	609a      	str	r2, [r3, #8]
	}
}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <TimerPacket_Init>:
//Initialize struct values
//Will initialize GPIO to LOW!
void TimerPacket_Init(TimerPacket *tp, uint32_t delay) {
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
	tp->ts_prev = 0;		//Init to 0
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
	tp->ts_curr = 0; 		//Init to 0
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	605a      	str	r2, [r3, #4]
	tp->delay = delay;	//Init to user value
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	609a      	str	r2, [r3, #8]
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr

08002842 <TimerPacket_FixedPulse>:
//update_ms = update after X ms
uint8_t TimerPacket_FixedPulse(TimerPacket *tp) {
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
	tp->ts_curr = HAL_GetTick(); //Record current timestamp
 800284a:	f000 ff33 	bl	80036b4 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	605a      	str	r2, [r3, #4]
	if (tp->ts_curr - tp->ts_prev > tp->delay) {
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	1ad2      	subs	r2, r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	429a      	cmp	r2, r3
 8002864:	d905      	bls.n	8002872 <TimerPacket_FixedPulse+0x30>
		tp->ts_prev = tp->ts_curr; //Update prev timestamp to current
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	601a      	str	r2, [r3, #0]
		return 1; //Enact event (time interval is a go)
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <TimerPacket_FixedPulse+0x32>
	}
	return 0; //Do not enact event
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002880:	b672      	cpsid	i
}
 8002882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002884:	bf00      	nop
 8002886:	e7fd      	b.n	8002884 <Error_Handler+0x8>

08002888 <Get_Actual_Temps>:
								 { 0x69, 0x08, 0x0F, 0xF9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xE9, 0x7F, 0xF9 },
								 { 0x69, 0x08, 0x0F, 0xD9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xC9, 0x7F, 0xF9 },
							 	 { 0x69, 0x08, 0x0F, 0xB9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xA9, 0x7F, 0xF9 },
								 { 0x69, 0x08, 0x0F, 0x99, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0x89, 0x7F, 0xF9 } };

void Get_Actual_Temps(uint8_t dev_idx, uint8_t tempindex, uint16_t *actual_temp, uint16_t data) {
 8002888:	b590      	push	{r4, r7, lr}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	603a      	str	r2, [r7, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	4603      	mov	r3, r0
 8002894:	71fb      	strb	r3, [r7, #7]
 8002896:	460b      	mov	r3, r1
 8002898:	71bb      	strb	r3, [r7, #6]
 800289a:	4613      	mov	r3, r2
 800289c:	80bb      	strh	r3, [r7, #4]
    if (data == 0) {
 800289e:	88bb      	ldrh	r3, [r7, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10e      	bne.n	80028c2 <Get_Actual_Temps+0x3a>
        actual_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = 999.0f; // error value
 80028a4:	79fa      	ldrb	r2, [r7, #7]
 80028a6:	4613      	mov	r3, r2
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	4413      	add	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	461a      	mov	r2, r3
 80028b0:	79bb      	ldrb	r3, [r7, #6]
 80028b2:	4413      	add	r3, r2
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	4413      	add	r3, r2
 80028ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80028be:	801a      	strh	r2, [r3, #0]
        return;
 80028c0:	e059      	b.n	8002976 <Get_Actual_Temps+0xee>
    }

    float scalar = 30000.0f / (float)(data) - 1.0f;
 80028c2:	88bb      	ldrh	r3, [r7, #4]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7fe fa29 	bl	8000d1c <__aeabi_ui2f>
 80028ca:	4603      	mov	r3, r0
 80028cc:	4619      	mov	r1, r3
 80028ce:	482b      	ldr	r0, [pc, #172]	@ (800297c <Get_Actual_Temps+0xf4>)
 80028d0:	f7fe fb30 	bl	8000f34 <__aeabi_fdiv>
 80028d4:	4603      	mov	r3, r0
 80028d6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80028da:	4618      	mov	r0, r3
 80028dc:	f7fe f96c 	bl	8000bb8 <__aeabi_fsub>
 80028e0:	4603      	mov	r3, r0
 80028e2:	60fb      	str	r3, [r7, #12]
    scalar = ntcSeriesResistance / scalar;
 80028e4:	68f9      	ldr	r1, [r7, #12]
 80028e6:	4826      	ldr	r0, [pc, #152]	@ (8002980 <Get_Actual_Temps+0xf8>)
 80028e8:	f7fe fb24 	bl	8000f34 <__aeabi_fdiv>
 80028ec:	4603      	mov	r3, r0
 80028ee:	60fb      	str	r3, [r7, #12]

    float steinhart = scalar / ntcNominal;
 80028f0:	4923      	ldr	r1, [pc, #140]	@ (8002980 <Get_Actual_Temps+0xf8>)
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f7fe fb1e 	bl	8000f34 <__aeabi_fdiv>
 80028f8:	4603      	mov	r3, r0
 80028fa:	60bb      	str	r3, [r7, #8]
    steinhart = log(steinhart);
 80028fc:	68b8      	ldr	r0, [r7, #8]
 80028fe:	f7fd fdff 	bl	8000500 <__aeabi_f2d>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	4610      	mov	r0, r2
 8002908:	4619      	mov	r1, r3
 800290a:	f006 ff09 	bl	8009720 <log>
 800290e:	4602      	mov	r2, r0
 8002910:	460b      	mov	r3, r1
 8002912:	4610      	mov	r0, r2
 8002914:	4619      	mov	r1, r3
 8002916:	f7fe f8fb 	bl	8000b10 <__aeabi_d2f>
 800291a:	4603      	mov	r3, r0
 800291c:	60bb      	str	r3, [r7, #8]
    steinhart *= invBetaFactor;
 800291e:	4b19      	ldr	r3, [pc, #100]	@ (8002984 <Get_Actual_Temps+0xfc>)
 8002920:	4619      	mov	r1, r3
 8002922:	68b8      	ldr	r0, [r7, #8]
 8002924:	f7fe fa52 	bl	8000dcc <__aeabi_fmul>
 8002928:	4603      	mov	r3, r0
 800292a:	60bb      	str	r3, [r7, #8]
    steinhart += invNominalTemp;
 800292c:	4b16      	ldr	r3, [pc, #88]	@ (8002988 <Get_Actual_Temps+0x100>)
 800292e:	4619      	mov	r1, r3
 8002930:	68b8      	ldr	r0, [r7, #8]
 8002932:	f7fe f943 	bl	8000bbc <__addsf3>
 8002936:	4603      	mov	r3, r0
 8002938:	60bb      	str	r3, [r7, #8]
    steinhart = 1.0f / steinhart;
 800293a:	68b9      	ldr	r1, [r7, #8]
 800293c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002940:	f7fe faf8 	bl	8000f34 <__aeabi_fdiv>
 8002944:	4603      	mov	r3, r0
 8002946:	60bb      	str	r3, [r7, #8]
    steinhart -= 273.15f;
 8002948:	4910      	ldr	r1, [pc, #64]	@ (800298c <Get_Actual_Temps+0x104>)
 800294a:	68b8      	ldr	r0, [r7, #8]
 800294c:	f7fe f934 	bl	8000bb8 <__aeabi_fsub>
 8002950:	4603      	mov	r3, r0
 8002952:	60bb      	str	r3, [r7, #8]

    actual_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = steinhart;
 8002954:	79fa      	ldrb	r2, [r7, #7]
 8002956:	4613      	mov	r3, r2
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	4413      	add	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	461a      	mov	r2, r3
 8002960:	79bb      	ldrb	r3, [r7, #6]
 8002962:	4413      	add	r3, r2
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	18d4      	adds	r4, r2, r3
 800296a:	68b8      	ldr	r0, [r7, #8]
 800296c:	f7fe fb7e 	bl	800106c <__aeabi_f2uiz>
 8002970:	4603      	mov	r3, r0
 8002972:	b29b      	uxth	r3, r3
 8002974:	8023      	strh	r3, [r4, #0]
}
 8002976:	3714      	adds	r7, #20
 8002978:	46bd      	mov	sp, r7
 800297a:	bd90      	pop	{r4, r7, pc}
 800297c:	46ea6000 	.word	0x46ea6000
 8002980:	461c4000 	.word	0x461c4000
 8002984:	3998a193 	.word	0x3998a193
 8002988:	3b5bcf0f 	.word	0x3b5bcf0f
 800298c:	43889333 	.word	0x43889333

08002990 <Read_Volt>:

void Read_Volt(uint16_t *read_volt) {
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
	LTC_ADCV(MD_FILTERED, DCP_DISABLED, CELL_CH_ALL);//ADC mode: MD_FILTERED, MD_NORMAL, MD_FAST
 8002998:	2200      	movs	r2, #0
 800299a:	2100      	movs	r1, #0
 800299c:	2003      	movs	r0, #3
 800299e:	f7fe ff55 	bl	800184c <LTC_ADCV>
	HAL_Delay(1);
 80029a2:	2001      	movs	r0, #1
 80029a4:	f000 fe90 	bl	80036c8 <HAL_Delay>
	LTC_POLLADC();
 80029a8:	f7fe ffd6 	bl	8001958 <LTC_POLLADC>
	Wakeup_Idle();
 80029ac:	f7fe fcf4 	bl	8001398 <Wakeup_Idle>
	Read_Cell_Volt((uint16_t*) read_volt);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f7fe fd2d 	bl	8001410 <Read_Cell_Volt>
}
 80029b6:	bf00      	nop
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <Read_Temp>:

void Read_Temp(uint8_t tempindex, uint16_t *read_temp, uint16_t *read_auxreg) {
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
 80029cc:	73fb      	strb	r3, [r7, #15]
	LTC_WRCOMM(NUM_DEVICES, BMS_THERM[tempindex]);
 80029ce:	7bfa      	ldrb	r2, [r7, #15]
 80029d0:	4613      	mov	r3, r2
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	4413      	add	r3, r2
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002a48 <Read_Temp+0x88>)
 80029da:	4413      	add	r3, r2
 80029dc:	4619      	mov	r1, r3
 80029de:	2008      	movs	r0, #8
 80029e0:	f7fe fdce 	bl	8001580 <LTC_WRCOMM>
	Wakeup_Idle();
 80029e4:	f7fe fcd8 	bl	8001398 <Wakeup_Idle>
	LTC_STCOMM(2);
 80029e8:	2002      	movs	r0, #2
 80029ea:	f7fe fe37 	bl	800165c <LTC_STCOMM>
	//end sending to mux to read temperatures

	Wakeup_Idle();
 80029ee:	f7fe fcd3 	bl	8001398 <Wakeup_Idle>
	LTC_ADAX(MD_FAST, 1); //ADC mode: MD_FILTERED, MD_NORMAL, MD_FAST
 80029f2:	2101      	movs	r1, #1
 80029f4:	2001      	movs	r0, #1
 80029f6:	f7fe ff6f 	bl	80018d8 <LTC_ADAX>
	LTC_POLLADC();
 80029fa:	f7fe ffad 	bl	8001958 <LTC_POLLADC>
	Wakeup_Idle();
 80029fe:	f7fe fccb 	bl	8001398 <Wakeup_Idle>
	if (!Read_Cell_Temps((uint16_t*) read_auxreg)) // Set to read back all aux registers
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7fe fe6a 	bl	80016dc <Read_Cell_Temps>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d118      	bne.n	8002a40 <Read_Temp+0x80>
			{
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 8002a0e:	2300      	movs	r3, #0
 8002a10:	75fb      	strb	r3, [r7, #23]
 8002a12:	e012      	b.n	8002a3a <Read_Temp+0x7a>
			//Wakeup_Idle();
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint16_t data = read_auxreg[dev_idx * NUM_AUX_GROUP];
 8002a14:	7dfa      	ldrb	r2, [r7, #23]
 8002a16:	4613      	mov	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4413      	add	r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	461a      	mov	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4413      	add	r3, r2
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	82bb      	strh	r3, [r7, #20]
			//read_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = data;
			Get_Actual_Temps(dev_idx, tempindex, (uint16_t*) read_temp, data); //+5 because vref is the last reg
 8002a28:	8abb      	ldrh	r3, [r7, #20]
 8002a2a:	7bf9      	ldrb	r1, [r7, #15]
 8002a2c:	7df8      	ldrb	r0, [r7, #23]
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	f7ff ff2a 	bl	8002888 <Get_Actual_Temps>
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 8002a34:	7dfb      	ldrb	r3, [r7, #23]
 8002a36:	3301      	adds	r3, #1
 8002a38:	75fb      	strb	r3, [r7, #23]
 8002a3a:	7dfb      	ldrb	r3, [r7, #23]
 8002a3c:	2b07      	cmp	r3, #7
 8002a3e:	d9e9      	bls.n	8002a14 <Read_Temp+0x54>

		}
	}
}
 8002a40:	bf00      	nop
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	2000000c 	.word	0x2000000c

08002a4c <Cell_Summary_Voltage>:
#define CELL_VOLT_IMBALANCE_FAULT   2000 //0.1 V
#define CELL_VOLT_IMBALANCE_WARNING	1000 //0.05 V

void Cell_Summary_Voltage(struct batteryModule *batt, uint8_t *fault,
		uint8_t *warnings, uint8_t *states, uint8_t *low_volt_hysteresis,
		uint8_t *high_volt_hysteresis, uint8_t *cell_imbalance_hysteresis) {
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
 8002a58:	603b      	str	r3, [r7, #0]
	batt->cell_volt_highest = batt->cell_volt[0];
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	881a      	ldrh	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f8a3 2252 	strh.w	r2, [r3, #594]	@ 0x252
	batt->cell_volt_lowest = batt->cell_volt[0];
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	881a      	ldrh	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f8a3 2250 	strh.w	r2, [r3, #592]	@ 0x250

	for (int i = 1; i < NUM_CELLS; i++) {
 8002a6e:	2301      	movs	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	e11a      	b.n	8002caa <Cell_Summary_Voltage+0x25e>

		if (batt->cell_volt[i] > batt->cell_volt_highest) {
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d93a      	bls.n	8002afc <Cell_Summary_Voltage+0xb0>
			batt->cell_volt_highest = batt->cell_volt[i];
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f8a3 2252 	strh.w	r2, [r3, #594]	@ 0x252

			if (batt->cell_volt_highest >= CELL_HIGH_VOLT_WARNING) {
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002a9a:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d906      	bls.n	8002ab0 <Cell_Summary_Voltage+0x64>
					*warnings |= 0b00010000;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	f043 0310 	orr.w	r3, r3, #16
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	701a      	strb	r2, [r3, #0]
				}

			//high cell volt fault
				if ((batt->cell_volt_highest >= CELL_HIGH_VOLT_FAULT)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002ab6:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d910      	bls.n	8002ae0 <Cell_Summary_Voltage+0x94>
						&& ((*high_volt_hysteresis) > 0)) {
 8002abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00c      	beq.n	8002ae0 <Cell_Summary_Voltage+0x94>
					*fault |= 0b00010000;
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	f043 0310 	orr.w	r3, r3, #16
 8002ace:	b2da      	uxtb	r2, r3
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	2102      	movs	r1, #2
 8002ad8:	4878      	ldr	r0, [pc, #480]	@ (8002cbc <Cell_Summary_Voltage+0x270>)
 8002ada:	f002 feb7 	bl	800584c <HAL_GPIO_WritePin>
 8002ade:	e00d      	b.n	8002afc <Cell_Summary_Voltage+0xb0>
				} else if (batt->cell_volt_highest >= CELL_HIGH_VOLT_FAULT) {
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002ae6:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d903      	bls.n	8002af6 <Cell_Summary_Voltage+0xaa>
					*high_volt_hysteresis = 1;
 8002aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af0:	2201      	movs	r2, #1
 8002af2:	701a      	strb	r2, [r3, #0]
 8002af4:	e002      	b.n	8002afc <Cell_Summary_Voltage+0xb0>
				} else {
					*high_volt_hysteresis = 0;
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
				}
				//end of high cell volt fault
		}

		if (batt->cell_volt[i] < batt->cell_volt_lowest) {
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	697a      	ldr	r2, [r7, #20]
 8002b00:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d23a      	bcs.n	8002b84 <Cell_Summary_Voltage+0x138>
			batt->cell_volt_lowest = batt->cell_volt[i];
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	f8a3 2250 	strh.w	r2, [r3, #592]	@ 0x250

			if (batt->cell_volt_lowest <= CELL_LOW_VOLT_WARNING) {
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002b22:	f646 1278 	movw	r2, #27000	@ 0x6978
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d806      	bhi.n	8002b38 <Cell_Summary_Voltage+0xec>
								*warnings |= 0b00100000;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	f043 0320 	orr.w	r3, r3, #32
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	701a      	strb	r2, [r3, #0]
							}

			//low cell volt fault
			if ((batt->cell_volt_lowest <= CELL_LOW_VOLT_FAULT)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002b3e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d810      	bhi.n	8002b68 <Cell_Summary_Voltage+0x11c>
					&& ((*low_volt_hysteresis) > 0)) {
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00c      	beq.n	8002b68 <Cell_Summary_Voltage+0x11c>
				*fault |= 0b00100000;
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	f043 0320 	orr.w	r3, r3, #32
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	2102      	movs	r1, #2
 8002b60:	4856      	ldr	r0, [pc, #344]	@ (8002cbc <Cell_Summary_Voltage+0x270>)
 8002b62:	f002 fe73 	bl	800584c <HAL_GPIO_WritePin>
 8002b66:	e00d      	b.n	8002b84 <Cell_Summary_Voltage+0x138>
			} else if (batt->cell_volt_lowest <= CELL_LOW_VOLT_FAULT) {
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002b6e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d803      	bhi.n	8002b7e <Cell_Summary_Voltage+0x132>
				*low_volt_hysteresis = 1;
 8002b76:	6a3b      	ldr	r3, [r7, #32]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	701a      	strb	r2, [r3, #0]
 8002b7c:	e002      	b.n	8002b84 <Cell_Summary_Voltage+0x138>
			} else {
				*low_volt_hysteresis = 0;
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
			//end of low cell volt fault

		}

		//cell volt imbalance fault
		if (((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002b98:	db10      	blt.n	8002bbc <Cell_Summary_Voltage+0x170>
				>= CELL_VOLT_IMBALANCE_FAULT) && ((*cell_imbalance_hysteresis) > 0)) {
 8002b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00c      	beq.n	8002bbc <Cell_Summary_Voltage+0x170>
				*fault |= 0b00000100;
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	f043 0304 	orr.w	r3, r3, #4
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	2102      	movs	r1, #2
 8002bb4:	4841      	ldr	r0, [pc, #260]	@ (8002cbc <Cell_Summary_Voltage+0x270>)
 8002bb6:	f002 fe49 	bl	800584c <HAL_GPIO_WritePin>
 8002bba:	e011      	b.n	8002be0 <Cell_Summary_Voltage+0x194>
			} else if ((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002bd0:	db03      	blt.n	8002bda <Cell_Summary_Voltage+0x18e>
					>= CELL_VOLT_IMBALANCE_FAULT) {
				*cell_imbalance_hysteresis = 1;
 8002bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	701a      	strb	r2, [r3, #0]
 8002bd8:	e002      	b.n	8002be0 <Cell_Summary_Voltage+0x194>
			} else {
				*cell_imbalance_hysteresis = 0;
 8002bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bdc:	2200      	movs	r2, #0
 8002bde:	701a      	strb	r2, [r3, #0]
			}
			//end of cell volt imbalance fault

			if ((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002be6:	461a      	mov	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bf4:	db06      	blt.n	8002c04 <Cell_Summary_Voltage+0x1b8>
					>= CELL_VOLT_IMBALANCE_WARNING) {
				*warnings |= 0b00000010;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	f043 0302 	orr.w	r3, r3, #2
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	701a      	strb	r2, [r3, #0]
//		}
//
//		if (sum_voltage - batt->pack_voltage ){

//		}
		if (batt->pack_voltage >= PACK_HIGH_VOLT_WARNING) {
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002c0a:	4a2d      	ldr	r2, [pc, #180]	@ (8002cc0 <Cell_Summary_Voltage+0x274>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d906      	bls.n	8002c1e <Cell_Summary_Voltage+0x1d2>
			*warnings |= 0b10000000;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	701a      	strb	r2, [r3, #0]
		}
		if (batt->pack_voltage <= PACK_LOW_VOLT_WARNING) {
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002c24:	4a27      	ldr	r2, [pc, #156]	@ (8002cc4 <Cell_Summary_Voltage+0x278>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d806      	bhi.n	8002c38 <Cell_Summary_Voltage+0x1ec>
			*warnings |= 0b01000000;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	701a      	strb	r2, [r3, #0]
		}
		if (batt->pack_voltage >= PACK_HIGH_VOLT_FAULT) {
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002c3e:	4a22      	ldr	r2, [pc, #136]	@ (8002cc8 <Cell_Summary_Voltage+0x27c>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d90b      	bls.n	8002c5c <Cell_Summary_Voltage+0x210>
			*fault |= 0b10000000;
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c4c:	b2da      	uxtb	r2, r3
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002c52:	2201      	movs	r2, #1
 8002c54:	2102      	movs	r1, #2
 8002c56:	4819      	ldr	r0, [pc, #100]	@ (8002cbc <Cell_Summary_Voltage+0x270>)
 8002c58:	f002 fdf8 	bl	800584c <HAL_GPIO_WritePin>
		}
		if (batt->pack_voltage <= PACK_LOW_VOLT_FAULT) {
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002c62:	4a1a      	ldr	r2, [pc, #104]	@ (8002ccc <Cell_Summary_Voltage+0x280>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d80b      	bhi.n	8002c80 <Cell_Summary_Voltage+0x234>
			*fault |= 0b01000000;
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c70:	b2da      	uxtb	r2, r3
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002c76:	2201      	movs	r2, #1
 8002c78:	2102      	movs	r1, #2
 8002c7a:	4810      	ldr	r0, [pc, #64]	@ (8002cbc <Cell_Summary_Voltage+0x270>)
 8002c7c:	f002 fde6 	bl	800584c <HAL_GPIO_WritePin>
		}


		if ((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002c86:	461a      	mov	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c94:	db06      	blt.n	8002ca4 <Cell_Summary_Voltage+0x258>
				>= CELL_VOLT_IMBALANCE_WARNING) {
			*warnings |= 0b00000010;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	f043 0302 	orr.w	r3, r3, #2
 8002c9e:	b2da      	uxtb	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i < NUM_CELLS; i++) {
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	617b      	str	r3, [r7, #20]
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	2b5f      	cmp	r3, #95	@ 0x5f
 8002cae:	f77f aee1 	ble.w	8002a74 <Cell_Summary_Voltage+0x28>
		}
//		if (BALANCE) {
//			*states |= 0b10000000;
//		}
	}
}
 8002cb2:	bf00      	nop
 8002cb4:	bf00      	nop
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40010c00 	.word	0x40010c00
 8002cc0:	003e5507 	.word	0x003e5507
 8002cc4:	002dc6c0 	.word	0x002dc6c0
 8002cc8:	003e8f9f 	.word	0x003e8f9f
 8002ccc:	002bf200 	.word	0x002bf200

08002cd0 <Cell_Summary_Temperature>:

void Cell_Summary_Temperature(struct batteryModule *batt, uint8_t *fault,
		uint8_t *warnings) {
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
	batt->cell_temp_highest = batt->cell_temp[0];
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	@ 0xc0
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f8a3 2256 	strh.w	r2, [r3, #598]	@ 0x256
	batt->cell_temp_lowest = batt->cell_temp[0];
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	@ 0xc0
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f8a3 2254 	strh.w	r2, [r3, #596]	@ 0x254

	for (int i = 0; i < NUM_THERM_TOTAL; i++) {
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	e04f      	b.n	8002d9a <Cell_Summary_Temperature+0xca>

		if (batt->cell_temp_highest < batt->cell_temp[i]) {
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f8b3 2256 	ldrh.w	r2, [r3, #598]	@ 0x256
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6979      	ldr	r1, [r7, #20]
 8002d04:	3160      	adds	r1, #96	@ 0x60
 8002d06:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d224      	bcs.n	8002d58 <Cell_Summary_Temperature+0x88>
			batt->cell_temp_highest = batt->cell_temp[i];
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	3260      	adds	r2, #96	@ 0x60
 8002d14:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f8a3 2256 	strh.w	r2, [r3, #598]	@ 0x256
			//highest cell temp warning
			if (batt->cell_temp_highest >= CELL_HIGH_TEMP_WARNING) {
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f8b3 3256 	ldrh.w	r3, [r3, #598]	@ 0x256
 8002d24:	2b36      	cmp	r3, #54	@ 0x36
 8002d26:	d906      	bls.n	8002d36 <Cell_Summary_Temperature+0x66>
					*warnings |= 0b00001000;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	f043 0308 	orr.w	r3, r3, #8
 8002d30:	b2da      	uxtb	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	701a      	strb	r2, [r3, #0]
				}
			//highest cell temp fault
			if (batt->cell_temp_highest >= CELL_HIGH_TEMP_FAULT) {
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f8b3 3256 	ldrh.w	r3, [r3, #598]	@ 0x256
 8002d3c:	2b3b      	cmp	r3, #59	@ 0x3b
 8002d3e:	d90b      	bls.n	8002d58 <Cell_Summary_Temperature+0x88>
					*fault |= 0b00001000;
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	f043 0308 	orr.w	r3, r3, #8
 8002d48:	b2da      	uxtb	r2, r3
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002d4e:	2201      	movs	r2, #1
 8002d50:	2102      	movs	r1, #2
 8002d52:	4816      	ldr	r0, [pc, #88]	@ (8002dac <Cell_Summary_Temperature+0xdc>)
 8002d54:	f002 fd7a 	bl	800584c <HAL_GPIO_WritePin>
				}
		}

		if (batt->cell_temp_lowest > batt->cell_temp[i]) {
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f8b3 2254 	ldrh.w	r2, [r3, #596]	@ 0x254
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6979      	ldr	r1, [r7, #20]
 8002d62:	3160      	adds	r1, #96	@ 0x60
 8002d64:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d913      	bls.n	8002d94 <Cell_Summary_Temperature+0xc4>
			batt->cell_temp_lowest = batt->cell_temp[i];
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	697a      	ldr	r2, [r7, #20]
 8002d70:	3260      	adds	r2, #96	@ 0x60
 8002d72:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f8a3 2254 	strh.w	r2, [r3, #596]	@ 0x254

			if (batt->cell_temp_lowest <= CELL_LOW_TEMP_WARNING) {
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f8b3 3254 	ldrh.w	r3, [r3, #596]	@ 0x254
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d106      	bne.n	8002d94 <Cell_Summary_Temperature+0xc4>
					*warnings |= 0b00000100;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	f043 0304 	orr.w	r3, r3, #4
 8002d8e:	b2da      	uxtb	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_THERM_TOTAL; i++) {
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	3301      	adds	r3, #1
 8002d98:	617b      	str	r3, [r7, #20]
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	2b5f      	cmp	r3, #95	@ 0x5f
 8002d9e:	ddac      	ble.n	8002cfa <Cell_Summary_Temperature+0x2a>
				}
		}
	}
}
 8002da0:	bf00      	nop
 8002da2:	bf00      	nop
 8002da4:	3718      	adds	r7, #24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40010c00 	.word	0x40010c00

08002db0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002db4:	4b17      	ldr	r3, [pc, #92]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002db6:	4a18      	ldr	r2, [pc, #96]	@ (8002e18 <MX_SPI1_Init+0x68>)
 8002db8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002dba:	4b16      	ldr	r3, [pc, #88]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002dbc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002dc0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002dc2:	4b14      	ldr	r3, [pc, #80]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002dc8:	4b12      	ldr	r3, [pc, #72]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dce:	4b11      	ldr	r3, [pc, #68]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002dda:	4b0e      	ldr	r3, [pc, #56]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002ddc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002de0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002de2:	4b0c      	ldr	r3, [pc, #48]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002de4:	2228      	movs	r2, #40	@ 0x28
 8002de6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002de8:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dee:	4b09      	ldr	r3, [pc, #36]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002df4:	4b07      	ldr	r3, [pc, #28]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002dfa:	4b06      	ldr	r3, [pc, #24]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002dfc:	220a      	movs	r2, #10
 8002dfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002e00:	4804      	ldr	r0, [pc, #16]	@ (8002e14 <MX_SPI1_Init+0x64>)
 8002e02:	f003 fce5 	bl	80067d0 <HAL_SPI_Init>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002e0c:	f7ff fd36 	bl	800287c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002e10:	bf00      	nop
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20000204 	.word	0x20000204
 8002e18:	40013000 	.word	0x40013000

08002e1c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b088      	sub	sp, #32
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e24:	f107 0310 	add.w	r3, r7, #16
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	605a      	str	r2, [r3, #4]
 8002e2e:	609a      	str	r2, [r3, #8]
 8002e30:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a48      	ldr	r2, [pc, #288]	@ (8002f58 <HAL_SPI_MspInit+0x13c>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	f040 8088 	bne.w	8002f4e <HAL_SPI_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e3e:	4b47      	ldr	r3, [pc, #284]	@ (8002f5c <HAL_SPI_MspInit+0x140>)
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	4a46      	ldr	r2, [pc, #280]	@ (8002f5c <HAL_SPI_MspInit+0x140>)
 8002e44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e48:	6193      	str	r3, [r2, #24]
 8002e4a:	4b44      	ldr	r3, [pc, #272]	@ (8002f5c <HAL_SPI_MspInit+0x140>)
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e56:	4b41      	ldr	r3, [pc, #260]	@ (8002f5c <HAL_SPI_MspInit+0x140>)
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	4a40      	ldr	r2, [pc, #256]	@ (8002f5c <HAL_SPI_MspInit+0x140>)
 8002e5c:	f043 0304 	orr.w	r3, r3, #4
 8002e60:	6193      	str	r3, [r2, #24]
 8002e62:	4b3e      	ldr	r3, [pc, #248]	@ (8002f5c <HAL_SPI_MspInit+0x140>)
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	60bb      	str	r3, [r7, #8]
 8002e6c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002e6e:	23a0      	movs	r3, #160	@ 0xa0
 8002e70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e72:	2302      	movs	r3, #2
 8002e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e76:	2303      	movs	r3, #3
 8002e78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e7a:	f107 0310 	add.w	r3, r7, #16
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4837      	ldr	r0, [pc, #220]	@ (8002f60 <HAL_SPI_MspInit+0x144>)
 8002e82:	f002 fb5f 	bl	8005544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e86:	2340      	movs	r3, #64	@ 0x40
 8002e88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e92:	f107 0310 	add.w	r3, r7, #16
 8002e96:	4619      	mov	r1, r3
 8002e98:	4831      	ldr	r0, [pc, #196]	@ (8002f60 <HAL_SPI_MspInit+0x144>)
 8002e9a:	f002 fb53 	bl	8005544 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002e9e:	4b31      	ldr	r3, [pc, #196]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002ea0:	4a31      	ldr	r2, [pc, #196]	@ (8002f68 <HAL_SPI_MspInit+0x14c>)
 8002ea2:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ea4:	4b2f      	ldr	r3, [pc, #188]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002eaa:	4b2e      	ldr	r3, [pc, #184]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002eb0:	4b2c      	ldr	r3, [pc, #176]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002eb2:	2280      	movs	r2, #128	@ 0x80
 8002eb4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002eb6:	4b2b      	ldr	r3, [pc, #172]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002eb8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ebc:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ebe:	4b29      	ldr	r3, [pc, #164]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002ec0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ec4:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002ec6:	4b27      	ldr	r3, [pc, #156]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002ecc:	4b25      	ldr	r3, [pc, #148]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002ece:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ed2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002ed4:	4823      	ldr	r0, [pc, #140]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002ed6:	f001 feb1 	bl	8004c3c <HAL_DMA_Init>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <HAL_SPI_MspInit+0xc8>
    {
      Error_Handler();
 8002ee0:	f7ff fccc 	bl	800287c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002ee8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002eea:	4a1e      	ldr	r2, [pc, #120]	@ (8002f64 <HAL_SPI_MspInit+0x148>)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002ef0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002ef2:	4a1f      	ldr	r2, [pc, #124]	@ (8002f70 <HAL_SPI_MspInit+0x154>)
 8002ef4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002ef8:	2210      	movs	r2, #16
 8002efa:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002efc:	4b1b      	ldr	r3, [pc, #108]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f02:	4b1a      	ldr	r3, [pc, #104]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002f04:	2280      	movs	r2, #128	@ 0x80
 8002f06:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f08:	4b18      	ldr	r3, [pc, #96]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f0e:	4b17      	ldr	r3, [pc, #92]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002f14:	4b15      	ldr	r3, [pc, #84]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002f1a:	4b14      	ldr	r3, [pc, #80]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002f1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f20:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002f22:	4812      	ldr	r0, [pc, #72]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002f24:	f001 fe8a 	bl	8004c3c <HAL_DMA_Init>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_SPI_MspInit+0x116>
    {
      Error_Handler();
 8002f2e:	f7ff fca5 	bl	800287c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a0d      	ldr	r2, [pc, #52]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002f36:	649a      	str	r2, [r3, #72]	@ 0x48
 8002f38:	4a0c      	ldr	r2, [pc, #48]	@ (8002f6c <HAL_SPI_MspInit+0x150>)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2100      	movs	r1, #0
 8002f42:	2023      	movs	r0, #35	@ 0x23
 8002f44:	f001 fe43 	bl	8004bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002f48:	2023      	movs	r0, #35	@ 0x23
 8002f4a:	f001 fe5c 	bl	8004c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002f4e:	bf00      	nop
 8002f50:	3720      	adds	r7, #32
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	40013000 	.word	0x40013000
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40010800 	.word	0x40010800
 8002f64:	2000025c 	.word	0x2000025c
 8002f68:	4002001c 	.word	0x4002001c
 8002f6c:	200002a0 	.word	0x200002a0
 8002f70:	40020030 	.word	0x40020030

08002f74 <LTC_nCS_High>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void LTC_nCS_High(void) {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_SET); //Pull CS high
 8002f78:	2201      	movs	r2, #1
 8002f7a:	2110      	movs	r1, #16
 8002f7c:	4802      	ldr	r0, [pc, #8]	@ (8002f88 <LTC_nCS_High+0x14>)
 8002f7e:	f002 fc65 	bl	800584c <HAL_GPIO_WritePin>
}
 8002f82:	bf00      	nop
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40010800 	.word	0x40010800

08002f8c <LTC_nCS_Low>:
/* Pull nCS line to SPI1 LOW */
void LTC_nCS_Low(void) {
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET); //Pull CS high
 8002f90:	2200      	movs	r2, #0
 8002f92:	2110      	movs	r1, #16
 8002f94:	4802      	ldr	r0, [pc, #8]	@ (8002fa0 <LTC_nCS_Low+0x14>)
 8002f96:	f002 fc59 	bl	800584c <HAL_GPIO_WritePin>
}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40010800 	.word	0x40010800

08002fa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002faa:	4b15      	ldr	r3, [pc, #84]	@ (8003000 <HAL_MspInit+0x5c>)
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	4a14      	ldr	r2, [pc, #80]	@ (8003000 <HAL_MspInit+0x5c>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	6193      	str	r3, [r2, #24]
 8002fb6:	4b12      	ldr	r3, [pc, #72]	@ (8003000 <HAL_MspInit+0x5c>)
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	60bb      	str	r3, [r7, #8]
 8002fc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8003000 <HAL_MspInit+0x5c>)
 8002fc4:	69db      	ldr	r3, [r3, #28]
 8002fc6:	4a0e      	ldr	r2, [pc, #56]	@ (8003000 <HAL_MspInit+0x5c>)
 8002fc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fcc:	61d3      	str	r3, [r2, #28]
 8002fce:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <HAL_MspInit+0x5c>)
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fd6:	607b      	str	r3, [r7, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002fda:	4b0a      	ldr	r3, [pc, #40]	@ (8003004 <HAL_MspInit+0x60>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	4a04      	ldr	r2, [pc, #16]	@ (8003004 <HAL_MspInit+0x60>)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ff6:	bf00      	nop
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr
 8003000:	40021000 	.word	0x40021000
 8003004:	40010000 	.word	0x40010000

08003008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800300c:	bf00      	nop
 800300e:	e7fd      	b.n	800300c <NMI_Handler+0x4>

08003010 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003014:	bf00      	nop
 8003016:	e7fd      	b.n	8003014 <HardFault_Handler+0x4>

08003018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800301c:	bf00      	nop
 800301e:	e7fd      	b.n	800301c <MemManage_Handler+0x4>

08003020 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003024:	bf00      	nop
 8003026:	e7fd      	b.n	8003024 <BusFault_Handler+0x4>

08003028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800302c:	bf00      	nop
 800302e:	e7fd      	b.n	800302c <UsageFault_Handler+0x4>

08003030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003034:	bf00      	nop
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr

0800303c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003040:	bf00      	nop
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr

08003054 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003058:	f000 fb1a 	bl	8003690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800305c:	bf00      	nop
 800305e:	bd80      	pop	{r7, pc}

08003060 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003064:	4802      	ldr	r0, [pc, #8]	@ (8003070 <DMA1_Channel1_IRQHandler+0x10>)
 8003066:	f002 f803 	bl	8005070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800306a:	bf00      	nop
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	20000194 	.word	0x20000194

08003074 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003078:	4802      	ldr	r0, [pc, #8]	@ (8003084 <DMA1_Channel2_IRQHandler+0x10>)
 800307a:	f001 fff9 	bl	8005070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800307e:	bf00      	nop
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	2000025c 	.word	0x2000025c

08003088 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800308c:	4802      	ldr	r0, [pc, #8]	@ (8003098 <DMA1_Channel3_IRQHandler+0x10>)
 800308e:	f001 ffef 	bl	8005070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003092:	bf00      	nop
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	200002a0 	.word	0x200002a0

0800309c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80030a0:	4802      	ldr	r0, [pc, #8]	@ (80030ac <DMA1_Channel4_IRQHandler+0x10>)
 80030a2:	f001 ffe5 	bl	8005070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80030a6:	bf00      	nop
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	200003c0 	.word	0x200003c0

080030b0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80030b4:	4802      	ldr	r0, [pc, #8]	@ (80030c0 <DMA1_Channel5_IRQHandler+0x10>)
 80030b6:	f001 ffdb 	bl	8005070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80030ba:	bf00      	nop
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	2000037c 	.word	0x2000037c

080030c4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80030c8:	4803      	ldr	r0, [pc, #12]	@ (80030d8 <ADC1_2_IRQHandler+0x14>)
 80030ca:	f000 fde5 	bl	8003c98 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80030ce:	4803      	ldr	r0, [pc, #12]	@ (80030dc <ADC1_2_IRQHandler+0x18>)
 80030d0:	f000 fde2 	bl	8003c98 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80030d4:	bf00      	nop
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	20000134 	.word	0x20000134
 80030dc:	20000164 	.word	0x20000164

080030e0 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030e4:	4802      	ldr	r0, [pc, #8]	@ (80030f0 <CAN1_TX_IRQHandler+0x10>)
 80030e6:	f001 fa78 	bl	80045da <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	200001d8 	.word	0x200001d8

080030f4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030f8:	4802      	ldr	r0, [pc, #8]	@ (8003104 <CAN1_RX0_IRQHandler+0x10>)
 80030fa:	f001 fa6e 	bl	80045da <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	200001d8 	.word	0x200001d8

08003108 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800310c:	4802      	ldr	r0, [pc, #8]	@ (8003118 <CAN1_RX1_IRQHandler+0x10>)
 800310e:	f001 fa64 	bl	80045da <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	200001d8 	.word	0x200001d8

0800311c <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003120:	4802      	ldr	r0, [pc, #8]	@ (800312c <CAN1_SCE_IRQHandler+0x10>)
 8003122:	f001 fa5a 	bl	80045da <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	200001d8 	.word	0x200001d8

08003130 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003134:	4802      	ldr	r0, [pc, #8]	@ (8003140 <SPI1_IRQHandler+0x10>)
 8003136:	f003 ffd5 	bl	80070e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000204 	.word	0x20000204

08003144 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003148:	4802      	ldr	r0, [pc, #8]	@ (8003154 <USART1_IRQHandler+0x10>)
 800314a:	f004 fcef 	bl	8007b2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800314e:	bf00      	nop
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	20000334 	.word	0x20000334

08003158 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800315c:	4802      	ldr	r0, [pc, #8]	@ (8003168 <TIM7_IRQHandler+0x10>)
 800315e:	f004 fa17 	bl	8007590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003162:	bf00      	nop
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	200002e8 	.word	0x200002e8

0800316c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
 800317c:	e00a      	b.n	8003194 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800317e:	f3af 8000 	nop.w
 8003182:	4601      	mov	r1, r0
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	1c5a      	adds	r2, r3, #1
 8003188:	60ba      	str	r2, [r7, #8]
 800318a:	b2ca      	uxtb	r2, r1
 800318c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	3301      	adds	r3, #1
 8003192:	617b      	str	r3, [r7, #20]
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	429a      	cmp	r2, r3
 800319a:	dbf0      	blt.n	800317e <_read+0x12>
  }

  return len;
 800319c:	687b      	ldr	r3, [r7, #4]
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3718      	adds	r7, #24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}

080031a6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80031a6:	b480      	push	{r7}
 80031a8:	b083      	sub	sp, #12
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bc80      	pop	{r7}
 80031ba:	4770      	bx	lr

080031bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031cc:	605a      	str	r2, [r3, #4]
  return 0;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bc80      	pop	{r7}
 80031d8:	4770      	bx	lr

080031da <_isatty>:

int _isatty(int file)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031e2:	2301      	movs	r3, #1
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bc80      	pop	{r7}
 80031ec:	4770      	bx	lr

080031ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b085      	sub	sp, #20
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	60f8      	str	r0, [r7, #12]
 80031f6:	60b9      	str	r1, [r7, #8]
 80031f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3714      	adds	r7, #20
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr
	...

08003208 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003210:	4a14      	ldr	r2, [pc, #80]	@ (8003264 <_sbrk+0x5c>)
 8003212:	4b15      	ldr	r3, [pc, #84]	@ (8003268 <_sbrk+0x60>)
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800321c:	4b13      	ldr	r3, [pc, #76]	@ (800326c <_sbrk+0x64>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d102      	bne.n	800322a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003224:	4b11      	ldr	r3, [pc, #68]	@ (800326c <_sbrk+0x64>)
 8003226:	4a12      	ldr	r2, [pc, #72]	@ (8003270 <_sbrk+0x68>)
 8003228:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800322a:	4b10      	ldr	r3, [pc, #64]	@ (800326c <_sbrk+0x64>)
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4413      	add	r3, r2
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	429a      	cmp	r2, r3
 8003236:	d207      	bcs.n	8003248 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003238:	f005 fcbc 	bl	8008bb4 <__errno>
 800323c:	4603      	mov	r3, r0
 800323e:	220c      	movs	r2, #12
 8003240:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003242:	f04f 33ff 	mov.w	r3, #4294967295
 8003246:	e009      	b.n	800325c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003248:	4b08      	ldr	r3, [pc, #32]	@ (800326c <_sbrk+0x64>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800324e:	4b07      	ldr	r3, [pc, #28]	@ (800326c <_sbrk+0x64>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4413      	add	r3, r2
 8003256:	4a05      	ldr	r2, [pc, #20]	@ (800326c <_sbrk+0x64>)
 8003258:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800325a:	68fb      	ldr	r3, [r7, #12]
}
 800325c:	4618      	mov	r0, r3
 800325e:	3718      	adds	r7, #24
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	20010000 	.word	0x20010000
 8003268:	00000400 	.word	0x00000400
 800326c:	200002e4 	.word	0x200002e4
 8003270:	20000558 	.word	0x20000558

08003274 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003278:	bf00      	nop
 800327a:	46bd      	mov	sp, r7
 800327c:	bc80      	pop	{r7}
 800327e:	4770      	bx	lr

08003280 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003286:	463b      	mov	r3, r7
 8003288:	2200      	movs	r2, #0
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800328e:	4b15      	ldr	r3, [pc, #84]	@ (80032e4 <MX_TIM7_Init+0x64>)
 8003290:	4a15      	ldr	r2, [pc, #84]	@ (80032e8 <MX_TIM7_Init+0x68>)
 8003292:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8003294:	4b13      	ldr	r3, [pc, #76]	@ (80032e4 <MX_TIM7_Init+0x64>)
 8003296:	2200      	movs	r2, #0
 8003298:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800329a:	4b12      	ldr	r3, [pc, #72]	@ (80032e4 <MX_TIM7_Init+0x64>)
 800329c:	2200      	movs	r2, #0
 800329e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80032a0:	4b10      	ldr	r3, [pc, #64]	@ (80032e4 <MX_TIM7_Init+0x64>)
 80032a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80032a6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80032a8:	4b0e      	ldr	r3, [pc, #56]	@ (80032e4 <MX_TIM7_Init+0x64>)
 80032aa:	2280      	movs	r2, #128	@ 0x80
 80032ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80032ae:	480d      	ldr	r0, [pc, #52]	@ (80032e4 <MX_TIM7_Init+0x64>)
 80032b0:	f004 f91f 	bl	80074f2 <HAL_TIM_Base_Init>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80032ba:	f7ff fadf 	bl	800287c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032be:	2300      	movs	r3, #0
 80032c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032c2:	2300      	movs	r3, #0
 80032c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80032c6:	463b      	mov	r3, r7
 80032c8:	4619      	mov	r1, r3
 80032ca:	4806      	ldr	r0, [pc, #24]	@ (80032e4 <MX_TIM7_Init+0x64>)
 80032cc:	f004 faf6 	bl	80078bc <HAL_TIMEx_MasterConfigSynchronization>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80032d6:	f7ff fad1 	bl	800287c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80032da:	bf00      	nop
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	200002e8 	.word	0x200002e8
 80032e8:	40001400 	.word	0x40001400

080032ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003330 <HAL_TIM_Base_MspInit+0x44>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d113      	bne.n	8003326 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80032fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003334 <HAL_TIM_Base_MspInit+0x48>)
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	4a0c      	ldr	r2, [pc, #48]	@ (8003334 <HAL_TIM_Base_MspInit+0x48>)
 8003304:	f043 0320 	orr.w	r3, r3, #32
 8003308:	61d3      	str	r3, [r2, #28]
 800330a:	4b0a      	ldr	r3, [pc, #40]	@ (8003334 <HAL_TIM_Base_MspInit+0x48>)
 800330c:	69db      	ldr	r3, [r3, #28]
 800330e:	f003 0320 	and.w	r3, r3, #32
 8003312:	60fb      	str	r3, [r7, #12]
 8003314:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003316:	2200      	movs	r2, #0
 8003318:	2100      	movs	r1, #0
 800331a:	2037      	movs	r0, #55	@ 0x37
 800331c:	f001 fc57 	bl	8004bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003320:	2037      	movs	r0, #55	@ 0x37
 8003322:	f001 fc70 	bl	8004c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003326:	bf00      	nop
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	40001400 	.word	0x40001400
 8003334:	40021000 	.word	0x40021000

08003338 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800333c:	4b10      	ldr	r3, [pc, #64]	@ (8003380 <MX_USART1_UART_Init+0x48>)
 800333e:	4a11      	ldr	r2, [pc, #68]	@ (8003384 <MX_USART1_UART_Init+0x4c>)
 8003340:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 8003342:	4b0f      	ldr	r3, [pc, #60]	@ (8003380 <MX_USART1_UART_Init+0x48>)
 8003344:	4a10      	ldr	r2, [pc, #64]	@ (8003388 <MX_USART1_UART_Init+0x50>)
 8003346:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003348:	4b0d      	ldr	r3, [pc, #52]	@ (8003380 <MX_USART1_UART_Init+0x48>)
 800334a:	2200      	movs	r2, #0
 800334c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800334e:	4b0c      	ldr	r3, [pc, #48]	@ (8003380 <MX_USART1_UART_Init+0x48>)
 8003350:	2200      	movs	r2, #0
 8003352:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003354:	4b0a      	ldr	r3, [pc, #40]	@ (8003380 <MX_USART1_UART_Init+0x48>)
 8003356:	2200      	movs	r2, #0
 8003358:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800335a:	4b09      	ldr	r3, [pc, #36]	@ (8003380 <MX_USART1_UART_Init+0x48>)
 800335c:	220c      	movs	r2, #12
 800335e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003360:	4b07      	ldr	r3, [pc, #28]	@ (8003380 <MX_USART1_UART_Init+0x48>)
 8003362:	2200      	movs	r2, #0
 8003364:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003366:	4b06      	ldr	r3, [pc, #24]	@ (8003380 <MX_USART1_UART_Init+0x48>)
 8003368:	2200      	movs	r2, #0
 800336a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800336c:	4804      	ldr	r0, [pc, #16]	@ (8003380 <MX_USART1_UART_Init+0x48>)
 800336e:	f004 fb1d 	bl	80079ac <HAL_UART_Init>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8003378:	f7ff fa80 	bl	800287c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800337c:	bf00      	nop
 800337e:	bd80      	pop	{r7, pc}
 8003380:	20000334 	.word	0x20000334
 8003384:	40013800 	.word	0x40013800
 8003388:	0003d090 	.word	0x0003d090

0800338c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b088      	sub	sp, #32
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003394:	f107 0310 	add.w	r3, r7, #16
 8003398:	2200      	movs	r2, #0
 800339a:	601a      	str	r2, [r3, #0]
 800339c:	605a      	str	r2, [r3, #4]
 800339e:	609a      	str	r2, [r3, #8]
 80033a0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a47      	ldr	r2, [pc, #284]	@ (80034c4 <HAL_UART_MspInit+0x138>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	f040 8086 	bne.w	80034ba <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033ae:	4b46      	ldr	r3, [pc, #280]	@ (80034c8 <HAL_UART_MspInit+0x13c>)
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	4a45      	ldr	r2, [pc, #276]	@ (80034c8 <HAL_UART_MspInit+0x13c>)
 80033b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033b8:	6193      	str	r3, [r2, #24]
 80033ba:	4b43      	ldr	r3, [pc, #268]	@ (80034c8 <HAL_UART_MspInit+0x13c>)
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033c2:	60fb      	str	r3, [r7, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c6:	4b40      	ldr	r3, [pc, #256]	@ (80034c8 <HAL_UART_MspInit+0x13c>)
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	4a3f      	ldr	r2, [pc, #252]	@ (80034c8 <HAL_UART_MspInit+0x13c>)
 80033cc:	f043 0304 	orr.w	r3, r3, #4
 80033d0:	6193      	str	r3, [r2, #24]
 80033d2:	4b3d      	ldr	r3, [pc, #244]	@ (80034c8 <HAL_UART_MspInit+0x13c>)
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	f003 0304 	and.w	r3, r3, #4
 80033da:	60bb      	str	r3, [r7, #8]
 80033dc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80033de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e4:	2302      	movs	r3, #2
 80033e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033e8:	2303      	movs	r3, #3
 80033ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ec:	f107 0310 	add.w	r3, r7, #16
 80033f0:	4619      	mov	r1, r3
 80033f2:	4836      	ldr	r0, [pc, #216]	@ (80034cc <HAL_UART_MspInit+0x140>)
 80033f4:	f002 f8a6 	bl	8005544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003402:	2300      	movs	r3, #0
 8003404:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003406:	f107 0310 	add.w	r3, r7, #16
 800340a:	4619      	mov	r1, r3
 800340c:	482f      	ldr	r0, [pc, #188]	@ (80034cc <HAL_UART_MspInit+0x140>)
 800340e:	f002 f899 	bl	8005544 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003412:	4b2f      	ldr	r3, [pc, #188]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 8003414:	4a2f      	ldr	r2, [pc, #188]	@ (80034d4 <HAL_UART_MspInit+0x148>)
 8003416:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003418:	4b2d      	ldr	r3, [pc, #180]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 800341a:	2200      	movs	r2, #0
 800341c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800341e:	4b2c      	ldr	r3, [pc, #176]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 8003420:	2200      	movs	r2, #0
 8003422:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003424:	4b2a      	ldr	r3, [pc, #168]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 8003426:	2280      	movs	r2, #128	@ 0x80
 8003428:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800342a:	4b29      	ldr	r3, [pc, #164]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 800342c:	2200      	movs	r2, #0
 800342e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003430:	4b27      	ldr	r3, [pc, #156]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 8003432:	2200      	movs	r2, #0
 8003434:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003436:	4b26      	ldr	r3, [pc, #152]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 8003438:	2200      	movs	r2, #0
 800343a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800343c:	4b24      	ldr	r3, [pc, #144]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 800343e:	2200      	movs	r2, #0
 8003440:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003442:	4823      	ldr	r0, [pc, #140]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 8003444:	f001 fbfa 	bl	8004c3c <HAL_DMA_Init>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800344e:	f7ff fa15 	bl	800287c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a1e      	ldr	r2, [pc, #120]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 8003456:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003458:	4a1d      	ldr	r2, [pc, #116]	@ (80034d0 <HAL_UART_MspInit+0x144>)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800345e:	4b1e      	ldr	r3, [pc, #120]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 8003460:	4a1e      	ldr	r2, [pc, #120]	@ (80034dc <HAL_UART_MspInit+0x150>)
 8003462:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003464:	4b1c      	ldr	r3, [pc, #112]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 8003466:	2210      	movs	r2, #16
 8003468:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800346a:	4b1b      	ldr	r3, [pc, #108]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 800346c:	2200      	movs	r2, #0
 800346e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003470:	4b19      	ldr	r3, [pc, #100]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 8003472:	2280      	movs	r2, #128	@ 0x80
 8003474:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003476:	4b18      	ldr	r3, [pc, #96]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 8003478:	2200      	movs	r2, #0
 800347a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800347c:	4b16      	ldr	r3, [pc, #88]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 800347e:	2200      	movs	r2, #0
 8003480:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003482:	4b15      	ldr	r3, [pc, #84]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 8003484:	2200      	movs	r2, #0
 8003486:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003488:	4b13      	ldr	r3, [pc, #76]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 800348a:	2200      	movs	r2, #0
 800348c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800348e:	4812      	ldr	r0, [pc, #72]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 8003490:	f001 fbd4 	bl	8004c3c <HAL_DMA_Init>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800349a:	f7ff f9ef 	bl	800287c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a0d      	ldr	r2, [pc, #52]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 80034a2:	639a      	str	r2, [r3, #56]	@ 0x38
 80034a4:	4a0c      	ldr	r2, [pc, #48]	@ (80034d8 <HAL_UART_MspInit+0x14c>)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80034aa:	2200      	movs	r2, #0
 80034ac:	2103      	movs	r1, #3
 80034ae:	2025      	movs	r0, #37	@ 0x25
 80034b0:	f001 fb8d 	bl	8004bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80034b4:	2025      	movs	r0, #37	@ 0x25
 80034b6:	f001 fba6 	bl	8004c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80034ba:	bf00      	nop
 80034bc:	3720      	adds	r7, #32
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40013800 	.word	0x40013800
 80034c8:	40021000 	.word	0x40021000
 80034cc:	40010800 	.word	0x40010800
 80034d0:	2000037c 	.word	0x2000037c
 80034d4:	40020058 	.word	0x40020058
 80034d8:	200003c0 	.word	0x200003c0
 80034dc:	40020044 	.word	0x40020044

080034e0 <_write>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int _write(int file, char *ptr, int len) {					//overloading printf() for UART with DMA
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b0aa      	sub	sp, #168	@ 0xa8
 80034e4:	af02      	add	r7, sp, #8
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
    char buffer[128]; // 
    uint32_t current_tick = HAL_GetTick(); // get current time
 80034ec:	f000 f8e2 	bl	80036b4 <HAL_GetTick>
 80034f0:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
    uint32_t elapsed_time = current_tick - last_tick; // get difference from last time
 80034f4:	4b2c      	ldr	r3, [pc, #176]	@ (80035a8 <_write+0xc8>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    last_tick = current_tick; //refresh the last time
 8003502:	4a29      	ldr	r2, [pc, #164]	@ (80035a8 <_write+0xc8>)
 8003504:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003508:	6013      	str	r3, [r2, #0]

    //format timestamp and elapsed time
    int offset = snprintf(buffer, sizeof(buffer), "[+%lu.%03lu sec] ",
 800350a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800350e:	4a27      	ldr	r2, [pc, #156]	@ (80035ac <_write+0xcc>)
 8003510:	fba2 2303 	umull	r2, r3, r2, r3
 8003514:	0999      	lsrs	r1, r3, #6
 8003516:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800351a:	4b24      	ldr	r3, [pc, #144]	@ (80035ac <_write+0xcc>)
 800351c:	fba3 0302 	umull	r0, r3, r3, r2
 8003520:	099b      	lsrs	r3, r3, #6
 8003522:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003526:	fb00 f303 	mul.w	r3, r0, r3
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	f107 0010 	add.w	r0, r7, #16
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	460b      	mov	r3, r1
 8003534:	4a1e      	ldr	r2, [pc, #120]	@ (80035b0 <_write+0xd0>)
 8003536:	2180      	movs	r1, #128	@ 0x80
 8003538:	f005 f9ce 	bl	80088d8 <sniprintf>
 800353c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                          elapsed_time / 1000, elapsed_time % 1000);

    //copy the message from printf and merge with time stamp
    int copy_len = (len < (sizeof(buffer) - offset - 1)) ? len : (sizeof(buffer) - offset - 1);
 8003540:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003544:	f1c3 027f 	rsb	r2, r3, #127	@ 0x7f
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4293      	cmp	r3, r2
 800354c:	bf28      	it	cs
 800354e:	4613      	movcs	r3, r2
 8003550:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    strncpy(buffer + offset, ptr, copy_len);
 8003554:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003558:	f107 0210 	add.w	r2, r7, #16
 800355c:	4413      	add	r3, r2
 800355e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003562:	68b9      	ldr	r1, [r7, #8]
 8003564:	4618      	mov	r0, r3
 8003566:	f005 facb 	bl	8008b00 <strncpy>
    buffer[offset + copy_len] = '\0';
 800356a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800356e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003572:	4413      	add	r3, r2
 8003574:	33a0      	adds	r3, #160	@ 0xa0
 8003576:	443b      	add	r3, r7
 8003578:	2200      	movs	r2, #0
 800357a:	f803 2c90 	strb.w	r2, [r3, #-144]

    //send with DMA and UART
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)buffer, strlen(buffer));
 800357e:	f107 0310 	add.w	r3, r7, #16
 8003582:	4618      	mov	r0, r3
 8003584:	f7fc fe50 	bl	8000228 <strlen>
 8003588:	4603      	mov	r3, r0
 800358a:	b29a      	uxth	r2, r3
 800358c:	f107 0310 	add.w	r3, r7, #16
 8003590:	4619      	mov	r1, r3
 8003592:	4808      	ldr	r0, [pc, #32]	@ (80035b4 <_write+0xd4>)
 8003594:	f004 fa5a 	bl	8007a4c <HAL_UART_Transmit_DMA>
    HAL_Delay(1);
 8003598:	2001      	movs	r0, #1
 800359a:	f000 f895 	bl	80036c8 <HAL_Delay>

    return len;
 800359e:	687b      	ldr	r3, [r7, #4]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	37a0      	adds	r7, #160	@ 0xa0
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20000330 	.word	0x20000330
 80035ac:	10624dd3 	.word	0x10624dd3
 80035b0:	08009b14 	.word	0x08009b14
 80035b4:	20000334 	.word	0x20000334

080035b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80035b8:	f7ff fe5c 	bl	8003274 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035bc:	480b      	ldr	r0, [pc, #44]	@ (80035ec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80035be:	490c      	ldr	r1, [pc, #48]	@ (80035f0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80035c0:	4a0c      	ldr	r2, [pc, #48]	@ (80035f4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80035c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035c4:	e002      	b.n	80035cc <LoopCopyDataInit>

080035c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ca:	3304      	adds	r3, #4

080035cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035d0:	d3f9      	bcc.n	80035c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035d2:	4a09      	ldr	r2, [pc, #36]	@ (80035f8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80035d4:	4c09      	ldr	r4, [pc, #36]	@ (80035fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80035d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035d8:	e001      	b.n	80035de <LoopFillZerobss>

080035da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035dc:	3204      	adds	r2, #4

080035de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035e0:	d3fb      	bcc.n	80035da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80035e2:	f005 faed 	bl	8008bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035e6:	f7fe ff25 	bl	8002434 <main>
  bx lr
 80035ea:	4770      	bx	lr
  ldr r0, =_sdata
 80035ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035f0:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 80035f4:	08009fd0 	.word	0x08009fd0
  ldr r2, =_sbss
 80035f8:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 80035fc:	20000554 	.word	0x20000554

08003600 <CAN2_RX0_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003600:	e7fe      	b.n	8003600 <CAN2_RX0_IRQHandler>
	...

08003604 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003608:	4b08      	ldr	r3, [pc, #32]	@ (800362c <HAL_Init+0x28>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a07      	ldr	r2, [pc, #28]	@ (800362c <HAL_Init+0x28>)
 800360e:	f043 0310 	orr.w	r3, r3, #16
 8003612:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003614:	2003      	movs	r0, #3
 8003616:	f001 facf 	bl	8004bb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800361a:	200f      	movs	r0, #15
 800361c:	f000 f808 	bl	8003630 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003620:	f7ff fcc0 	bl	8002fa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	40022000 	.word	0x40022000

08003630 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003638:	4b12      	ldr	r3, [pc, #72]	@ (8003684 <HAL_InitTick+0x54>)
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	4b12      	ldr	r3, [pc, #72]	@ (8003688 <HAL_InitTick+0x58>)
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	4619      	mov	r1, r3
 8003642:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003646:	fbb3 f3f1 	udiv	r3, r3, r1
 800364a:	fbb2 f3f3 	udiv	r3, r2, r3
 800364e:	4618      	mov	r0, r3
 8003650:	f001 fae7 	bl	8004c22 <HAL_SYSTICK_Config>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e00e      	b.n	800367c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b0f      	cmp	r3, #15
 8003662:	d80a      	bhi.n	800367a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003664:	2200      	movs	r2, #0
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	f04f 30ff 	mov.w	r0, #4294967295
 800366c:	f001 faaf 	bl	8004bce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003670:	4a06      	ldr	r2, [pc, #24]	@ (800368c <HAL_InitTick+0x5c>)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003676:	2300      	movs	r3, #0
 8003678:	e000      	b.n	800367c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
}
 800367c:	4618      	mov	r0, r3
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	2000006c 	.word	0x2000006c
 8003688:	20000074 	.word	0x20000074
 800368c:	20000070 	.word	0x20000070

08003690 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003694:	4b05      	ldr	r3, [pc, #20]	@ (80036ac <HAL_IncTick+0x1c>)
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	461a      	mov	r2, r3
 800369a:	4b05      	ldr	r3, [pc, #20]	@ (80036b0 <HAL_IncTick+0x20>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4413      	add	r3, r2
 80036a0:	4a03      	ldr	r2, [pc, #12]	@ (80036b0 <HAL_IncTick+0x20>)
 80036a2:	6013      	str	r3, [r2, #0]
}
 80036a4:	bf00      	nop
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bc80      	pop	{r7}
 80036aa:	4770      	bx	lr
 80036ac:	20000074 	.word	0x20000074
 80036b0:	20000404 	.word	0x20000404

080036b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  return uwTick;
 80036b8:	4b02      	ldr	r3, [pc, #8]	@ (80036c4 <HAL_GetTick+0x10>)
 80036ba:	681b      	ldr	r3, [r3, #0]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr
 80036c4:	20000404 	.word	0x20000404

080036c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036d0:	f7ff fff0 	bl	80036b4 <HAL_GetTick>
 80036d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e0:	d005      	beq.n	80036ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036e2:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <HAL_Delay+0x44>)
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	461a      	mov	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4413      	add	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036ee:	bf00      	nop
 80036f0:	f7ff ffe0 	bl	80036b4 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d8f7      	bhi.n	80036f0 <HAL_Delay+0x28>
  {
  }
}
 8003700:	bf00      	nop
 8003702:	bf00      	nop
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000074 	.word	0x20000074

08003710 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003718:	2300      	movs	r3, #0
 800371a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800371c:	2300      	movs	r3, #0
 800371e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003724:	2300      	movs	r3, #0
 8003726:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e0be      	b.n	80038b0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373c:	2b00      	cmp	r3, #0
 800373e:	d109      	bne.n	8003754 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fe f9f6 	bl	8001b40 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 fcc3 	bl	80040e0 <ADC_ConversionStop_Disable>
 800375a:	4603      	mov	r3, r0
 800375c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003762:	f003 0310 	and.w	r3, r3, #16
 8003766:	2b00      	cmp	r3, #0
 8003768:	f040 8099 	bne.w	800389e <HAL_ADC_Init+0x18e>
 800376c:	7dfb      	ldrb	r3, [r7, #23]
 800376e:	2b00      	cmp	r3, #0
 8003770:	f040 8095 	bne.w	800389e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003778:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800377c:	f023 0302 	bic.w	r3, r3, #2
 8003780:	f043 0202 	orr.w	r2, r3, #2
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003790:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	7b1b      	ldrb	r3, [r3, #12]
 8003796:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003798:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800379a:	68ba      	ldr	r2, [r7, #8]
 800379c:	4313      	orrs	r3, r2
 800379e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037a8:	d003      	beq.n	80037b2 <HAL_ADC_Init+0xa2>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d102      	bne.n	80037b8 <HAL_ADC_Init+0xa8>
 80037b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037b6:	e000      	b.n	80037ba <HAL_ADC_Init+0xaa>
 80037b8:	2300      	movs	r3, #0
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	4313      	orrs	r3, r2
 80037be:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	7d1b      	ldrb	r3, [r3, #20]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d119      	bne.n	80037fc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	7b1b      	ldrb	r3, [r3, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d109      	bne.n	80037e4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	3b01      	subs	r3, #1
 80037d6:	035a      	lsls	r2, r3, #13
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	4313      	orrs	r3, r2
 80037dc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80037e0:	613b      	str	r3, [r7, #16]
 80037e2:	e00b      	b.n	80037fc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e8:	f043 0220 	orr.w	r2, r3, #32
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f4:	f043 0201 	orr.w	r2, r3, #1
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	430a      	orrs	r2, r1
 800380e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	4b28      	ldr	r3, [pc, #160]	@ (80038b8 <HAL_ADC_Init+0x1a8>)
 8003818:	4013      	ands	r3, r2
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6812      	ldr	r2, [r2, #0]
 800381e:	68b9      	ldr	r1, [r7, #8]
 8003820:	430b      	orrs	r3, r1
 8003822:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800382c:	d003      	beq.n	8003836 <HAL_ADC_Init+0x126>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d104      	bne.n	8003840 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	691b      	ldr	r3, [r3, #16]
 800383a:	3b01      	subs	r3, #1
 800383c:	051b      	lsls	r3, r3, #20
 800383e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003846:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	430a      	orrs	r2, r1
 8003852:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	4b18      	ldr	r3, [pc, #96]	@ (80038bc <HAL_ADC_Init+0x1ac>)
 800385c:	4013      	ands	r3, r2
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	429a      	cmp	r2, r3
 8003862:	d10b      	bne.n	800387c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800386e:	f023 0303 	bic.w	r3, r3, #3
 8003872:	f043 0201 	orr.w	r2, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800387a:	e018      	b.n	80038ae <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003880:	f023 0312 	bic.w	r3, r3, #18
 8003884:	f043 0210 	orr.w	r2, r3, #16
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003890:	f043 0201 	orr.w	r2, r3, #1
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800389c:	e007      	b.n	80038ae <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a2:	f043 0210 	orr.w	r2, r3, #16
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80038ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	ffe1f7fd 	.word	0xffe1f7fd
 80038bc:	ff1f0efe 	.word	0xff1f0efe

080038c0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038c8:	2300      	movs	r3, #0
 80038ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d101      	bne.n	80038da <HAL_ADC_Start+0x1a>
 80038d6:	2302      	movs	r3, #2
 80038d8:	e098      	b.n	8003a0c <HAL_ADC_Start+0x14c>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2201      	movs	r2, #1
 80038de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 fba2 	bl	800402c <ADC_Enable>
 80038e8:	4603      	mov	r3, r0
 80038ea:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80038ec:	7bfb      	ldrb	r3, [r7, #15]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f040 8087 	bne.w	8003a02 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038fc:	f023 0301 	bic.w	r3, r3, #1
 8003900:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a41      	ldr	r2, [pc, #260]	@ (8003a14 <HAL_ADC_Start+0x154>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d105      	bne.n	800391e <HAL_ADC_Start+0x5e>
 8003912:	4b41      	ldr	r3, [pc, #260]	@ (8003a18 <HAL_ADC_Start+0x158>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d115      	bne.n	800394a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003922:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003934:	2b00      	cmp	r3, #0
 8003936:	d026      	beq.n	8003986 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003940:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003948:	e01d      	b.n	8003986 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a2f      	ldr	r2, [pc, #188]	@ (8003a18 <HAL_ADC_Start+0x158>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d004      	beq.n	800396a <HAL_ADC_Start+0xaa>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a2b      	ldr	r2, [pc, #172]	@ (8003a14 <HAL_ADC_Start+0x154>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d10d      	bne.n	8003986 <HAL_ADC_Start+0xc6>
 800396a:	4b2b      	ldr	r3, [pc, #172]	@ (8003a18 <HAL_ADC_Start+0x158>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003972:	2b00      	cmp	r3, #0
 8003974:	d007      	beq.n	8003986 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800397e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800398a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d006      	beq.n	80039a0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003996:	f023 0206 	bic.w	r2, r3, #6
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800399e:	e002      	b.n	80039a6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f06f 0202 	mvn.w	r2, #2
 80039b6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80039c2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80039c6:	d113      	bne.n	80039f0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80039cc:	4a11      	ldr	r2, [pc, #68]	@ (8003a14 <HAL_ADC_Start+0x154>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d105      	bne.n	80039de <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80039d2:	4b11      	ldr	r3, [pc, #68]	@ (8003a18 <HAL_ADC_Start+0x158>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d108      	bne.n	80039f0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80039ec:	609a      	str	r2, [r3, #8]
 80039ee:	e00c      	b.n	8003a0a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80039fe:	609a      	str	r2, [r3, #8]
 8003a00:	e003      	b.n	8003a0a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	40012800 	.word	0x40012800
 8003a18:	40012400 	.word	0x40012400

08003a1c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_ADC_Stop+0x1a>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e01a      	b.n	8003a6c <HAL_ADC_Stop+0x50>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 fb4e 	bl	80040e0 <ADC_ConversionStop_Disable>
 8003a44:	4603      	mov	r3, r0
 8003a46:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d109      	bne.n	8003a62 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a52:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003a56:	f023 0301 	bic.w	r3, r3, #1
 8003a5a:	f043 0201 	orr.w	r2, r3, #1
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3710      	adds	r7, #16
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003a74:	b590      	push	{r4, r7, lr}
 8003a76:	b087      	sub	sp, #28
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003a8a:	f7ff fe13 	bl	80036b4 <HAL_GetTick>
 8003a8e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00b      	beq.n	8003ab6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa2:	f043 0220 	orr.w	r2, r3, #32
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e0d3      	b.n	8003c5e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d131      	bne.n	8003b28 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aca:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d12a      	bne.n	8003b28 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003ad2:	e021      	b.n	8003b18 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ada:	d01d      	beq.n	8003b18 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d007      	beq.n	8003af2 <HAL_ADC_PollForConversion+0x7e>
 8003ae2:	f7ff fde7 	bl	80036b4 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d212      	bcs.n	8003b18 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0302 	and.w	r3, r3, #2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10b      	bne.n	8003b18 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b04:	f043 0204 	orr.w	r2, r3, #4
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e0a2      	b.n	8003c5e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d0d6      	beq.n	8003ad4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003b26:	e070      	b.n	8003c0a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003b28:	4b4f      	ldr	r3, [pc, #316]	@ (8003c68 <HAL_ADC_PollForConversion+0x1f4>)
 8003b2a:	681c      	ldr	r4, [r3, #0]
 8003b2c:	2002      	movs	r0, #2
 8003b2e:	f002 fcfd 	bl	800652c <HAL_RCCEx_GetPeriphCLKFreq>
 8003b32:	4603      	mov	r3, r0
 8003b34:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6919      	ldr	r1, [r3, #16]
 8003b3e:	4b4b      	ldr	r3, [pc, #300]	@ (8003c6c <HAL_ADC_PollForConversion+0x1f8>)
 8003b40:	400b      	ands	r3, r1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d118      	bne.n	8003b78 <HAL_ADC_PollForConversion+0x104>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68d9      	ldr	r1, [r3, #12]
 8003b4c:	4b48      	ldr	r3, [pc, #288]	@ (8003c70 <HAL_ADC_PollForConversion+0x1fc>)
 8003b4e:	400b      	ands	r3, r1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d111      	bne.n	8003b78 <HAL_ADC_PollForConversion+0x104>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6919      	ldr	r1, [r3, #16]
 8003b5a:	4b46      	ldr	r3, [pc, #280]	@ (8003c74 <HAL_ADC_PollForConversion+0x200>)
 8003b5c:	400b      	ands	r3, r1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d108      	bne.n	8003b74 <HAL_ADC_PollForConversion+0x100>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68d9      	ldr	r1, [r3, #12]
 8003b68:	4b43      	ldr	r3, [pc, #268]	@ (8003c78 <HAL_ADC_PollForConversion+0x204>)
 8003b6a:	400b      	ands	r3, r1
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_ADC_PollForConversion+0x100>
 8003b70:	2314      	movs	r3, #20
 8003b72:	e020      	b.n	8003bb6 <HAL_ADC_PollForConversion+0x142>
 8003b74:	2329      	movs	r3, #41	@ 0x29
 8003b76:	e01e      	b.n	8003bb6 <HAL_ADC_PollForConversion+0x142>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6919      	ldr	r1, [r3, #16]
 8003b7e:	4b3d      	ldr	r3, [pc, #244]	@ (8003c74 <HAL_ADC_PollForConversion+0x200>)
 8003b80:	400b      	ands	r3, r1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d106      	bne.n	8003b94 <HAL_ADC_PollForConversion+0x120>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68d9      	ldr	r1, [r3, #12]
 8003b8c:	4b3a      	ldr	r3, [pc, #232]	@ (8003c78 <HAL_ADC_PollForConversion+0x204>)
 8003b8e:	400b      	ands	r3, r1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00d      	beq.n	8003bb0 <HAL_ADC_PollForConversion+0x13c>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6919      	ldr	r1, [r3, #16]
 8003b9a:	4b38      	ldr	r3, [pc, #224]	@ (8003c7c <HAL_ADC_PollForConversion+0x208>)
 8003b9c:	400b      	ands	r3, r1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d108      	bne.n	8003bb4 <HAL_ADC_PollForConversion+0x140>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68d9      	ldr	r1, [r3, #12]
 8003ba8:	4b34      	ldr	r3, [pc, #208]	@ (8003c7c <HAL_ADC_PollForConversion+0x208>)
 8003baa:	400b      	ands	r3, r1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_ADC_PollForConversion+0x140>
 8003bb0:	2354      	movs	r3, #84	@ 0x54
 8003bb2:	e000      	b.n	8003bb6 <HAL_ADC_PollForConversion+0x142>
 8003bb4:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003bb6:	fb02 f303 	mul.w	r3, r2, r3
 8003bba:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003bbc:	e021      	b.n	8003c02 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc4:	d01a      	beq.n	8003bfc <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d007      	beq.n	8003bdc <HAL_ADC_PollForConversion+0x168>
 8003bcc:	f7ff fd72 	bl	80036b4 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d20f      	bcs.n	8003bfc <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	693a      	ldr	r2, [r7, #16]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d90b      	bls.n	8003bfc <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be8:	f043 0204 	orr.w	r2, r3, #4
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e030      	b.n	8003c5e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	3301      	adds	r3, #1
 8003c00:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	693a      	ldr	r2, [r7, #16]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d8d9      	bhi.n	8003bbe <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f06f 0212 	mvn.w	r2, #18
 8003c12:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c18:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003c2a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003c2e:	d115      	bne.n	8003c5c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d111      	bne.n	8003c5c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d105      	bne.n	8003c5c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c54:	f043 0201 	orr.w	r2, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	371c      	adds	r7, #28
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd90      	pop	{r4, r7, pc}
 8003c66:	bf00      	nop
 8003c68:	2000006c 	.word	0x2000006c
 8003c6c:	24924924 	.word	0x24924924
 8003c70:	00924924 	.word	0x00924924
 8003c74:	12492492 	.word	0x12492492
 8003c78:	00492492 	.word	0x00492492
 8003c7c:	00249249 	.word	0x00249249

08003c80 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bc80      	pop	{r7}
 8003c96:	4770      	bx	lr

08003c98 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	f003 0320 	and.w	r3, r3, #32
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d03e      	beq.n	8003d38 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d039      	beq.n	8003d38 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc8:	f003 0310 	and.w	r3, r3, #16
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d105      	bne.n	8003cdc <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003ce6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003cea:	d11d      	bne.n	8003d28 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d119      	bne.n	8003d28 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 0220 	bic.w	r2, r2, #32
 8003d02:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d105      	bne.n	8003d28 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d20:	f043 0201 	orr.w	r2, r3, #1
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f874 	bl	8003e16 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f06f 0212 	mvn.w	r2, #18
 8003d36:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d04d      	beq.n	8003dde <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f003 0304 	and.w	r3, r3, #4
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d048      	beq.n	8003dde <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d105      	bne.n	8003d64 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003d6e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8003d72:	d012      	beq.n	8003d9a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d125      	bne.n	8003dce <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003d8c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003d90:	d11d      	bne.n	8003dce <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d119      	bne.n	8003dce <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003da8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d105      	bne.n	8003dce <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc6:	f043 0201 	orr.w	r2, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f9c7 	bl	8004162 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f06f 020c 	mvn.w	r2, #12
 8003ddc:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d012      	beq.n	8003e0e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00d      	beq.n	8003e0e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f812 	bl	8003e28 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0201 	mvn.w	r2, #1
 8003e0c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003e0e:	bf00      	nop
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b083      	sub	sp, #12
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003e1e:	bf00      	nop
 8003e20:	370c      	adds	r7, #12
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bc80      	pop	{r7}
 8003e26:	4770      	bx	lr

08003e28 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr
	...

08003e3c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e46:	2300      	movs	r3, #0
 8003e48:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_ADC_ConfigChannel+0x20>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e0dc      	b.n	8004016 <HAL_ADC_ConfigChannel+0x1da>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	2b06      	cmp	r3, #6
 8003e6a:	d81c      	bhi.n	8003ea6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	4613      	mov	r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	4413      	add	r3, r2
 8003e7c:	3b05      	subs	r3, #5
 8003e7e:	221f      	movs	r2, #31
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	43db      	mvns	r3, r3
 8003e86:	4019      	ands	r1, r3
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	6818      	ldr	r0, [r3, #0]
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	4613      	mov	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	3b05      	subs	r3, #5
 8003e98:	fa00 f203 	lsl.w	r2, r0, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	635a      	str	r2, [r3, #52]	@ 0x34
 8003ea4:	e03c      	b.n	8003f20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	2b0c      	cmp	r3, #12
 8003eac:	d81c      	bhi.n	8003ee8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	4613      	mov	r3, r2
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	4413      	add	r3, r2
 8003ebe:	3b23      	subs	r3, #35	@ 0x23
 8003ec0:	221f      	movs	r2, #31
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	4019      	ands	r1, r3
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	6818      	ldr	r0, [r3, #0]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4413      	add	r3, r2
 8003ed8:	3b23      	subs	r3, #35	@ 0x23
 8003eda:	fa00 f203 	lsl.w	r2, r0, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ee6:	e01b      	b.n	8003f20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	4413      	add	r3, r2
 8003ef8:	3b41      	subs	r3, #65	@ 0x41
 8003efa:	221f      	movs	r2, #31
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	43db      	mvns	r3, r3
 8003f02:	4019      	ands	r1, r3
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	6818      	ldr	r0, [r3, #0]
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4413      	add	r3, r2
 8003f12:	3b41      	subs	r3, #65	@ 0x41
 8003f14:	fa00 f203 	lsl.w	r2, r0, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2b09      	cmp	r3, #9
 8003f26:	d91c      	bls.n	8003f62 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	68d9      	ldr	r1, [r3, #12]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	4613      	mov	r3, r2
 8003f34:	005b      	lsls	r3, r3, #1
 8003f36:	4413      	add	r3, r2
 8003f38:	3b1e      	subs	r3, #30
 8003f3a:	2207      	movs	r2, #7
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	43db      	mvns	r3, r3
 8003f42:	4019      	ands	r1, r3
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	6898      	ldr	r0, [r3, #8]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	4413      	add	r3, r2
 8003f52:	3b1e      	subs	r3, #30
 8003f54:	fa00 f203 	lsl.w	r2, r0, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	60da      	str	r2, [r3, #12]
 8003f60:	e019      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	6919      	ldr	r1, [r3, #16]
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	005b      	lsls	r3, r3, #1
 8003f70:	4413      	add	r3, r2
 8003f72:	2207      	movs	r2, #7
 8003f74:	fa02 f303 	lsl.w	r3, r2, r3
 8003f78:	43db      	mvns	r3, r3
 8003f7a:	4019      	ands	r1, r3
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	6898      	ldr	r0, [r3, #8]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	4613      	mov	r3, r2
 8003f86:	005b      	lsls	r3, r3, #1
 8003f88:	4413      	add	r3, r2
 8003f8a:	fa00 f203 	lsl.w	r2, r0, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b10      	cmp	r3, #16
 8003f9c:	d003      	beq.n	8003fa6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003fa2:	2b11      	cmp	r3, #17
 8003fa4:	d132      	bne.n	800400c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a1d      	ldr	r2, [pc, #116]	@ (8004020 <HAL_ADC_ConfigChannel+0x1e4>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d125      	bne.n	8003ffc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d126      	bne.n	800400c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003fcc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b10      	cmp	r3, #16
 8003fd4:	d11a      	bne.n	800400c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003fd6:	4b13      	ldr	r3, [pc, #76]	@ (8004024 <HAL_ADC_ConfigChannel+0x1e8>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a13      	ldr	r2, [pc, #76]	@ (8004028 <HAL_ADC_ConfigChannel+0x1ec>)
 8003fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe0:	0c9a      	lsrs	r2, r3, #18
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003fec:	e002      	b.n	8003ff4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1f9      	bne.n	8003fee <HAL_ADC_ConfigChannel+0x1b2>
 8003ffa:	e007      	b.n	800400c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004000:	f043 0220 	orr.w	r2, r3, #32
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004014:	7bfb      	ldrb	r3, [r7, #15]
}
 8004016:	4618      	mov	r0, r3
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	bc80      	pop	{r7}
 800401e:	4770      	bx	lr
 8004020:	40012400 	.word	0x40012400
 8004024:	2000006c 	.word	0x2000006c
 8004028:	431bde83 	.word	0x431bde83

0800402c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004034:	2300      	movs	r3, #0
 8004036:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004038:	2300      	movs	r3, #0
 800403a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b01      	cmp	r3, #1
 8004048:	d040      	beq.n	80040cc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f042 0201 	orr.w	r2, r2, #1
 8004058:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800405a:	4b1f      	ldr	r3, [pc, #124]	@ (80040d8 <ADC_Enable+0xac>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a1f      	ldr	r2, [pc, #124]	@ (80040dc <ADC_Enable+0xb0>)
 8004060:	fba2 2303 	umull	r2, r3, r2, r3
 8004064:	0c9b      	lsrs	r3, r3, #18
 8004066:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004068:	e002      	b.n	8004070 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	3b01      	subs	r3, #1
 800406e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1f9      	bne.n	800406a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004076:	f7ff fb1d 	bl	80036b4 <HAL_GetTick>
 800407a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800407c:	e01f      	b.n	80040be <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800407e:	f7ff fb19 	bl	80036b4 <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	2b02      	cmp	r3, #2
 800408a:	d918      	bls.n	80040be <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b01      	cmp	r3, #1
 8004098:	d011      	beq.n	80040be <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800409e:	f043 0210 	orr.w	r2, r3, #16
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040aa:	f043 0201 	orr.w	r2, r3, #1
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e007      	b.n	80040ce <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d1d8      	bne.n	800407e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	2000006c 	.word	0x2000006c
 80040dc:	431bde83 	.word	0x431bde83

080040e0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040e8:	2300      	movs	r3, #0
 80040ea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d12e      	bne.n	8004158 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689a      	ldr	r2, [r3, #8]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0201 	bic.w	r2, r2, #1
 8004108:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800410a:	f7ff fad3 	bl	80036b4 <HAL_GetTick>
 800410e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004110:	e01b      	b.n	800414a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004112:	f7ff facf 	bl	80036b4 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d914      	bls.n	800414a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	2b01      	cmp	r3, #1
 800412c:	d10d      	bne.n	800414a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004132:	f043 0210 	orr.w	r2, r3, #16
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413e:	f043 0201 	orr.w	r2, r3, #1
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e007      	b.n	800415a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b01      	cmp	r3, #1
 8004156:	d0dc      	beq.n	8004112 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004162:	b480      	push	{r7}
 8004164:	b083      	sub	sp, #12
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	bc80      	pop	{r7}
 8004172:	4770      	bx	lr

08004174 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e0ed      	b.n	8004362 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 3020 	ldrb.w	r3, [r3, #32]
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d102      	bne.n	8004198 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f7fd fdae 	bl	8001cf4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f042 0201 	orr.w	r2, r2, #1
 80041a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041a8:	f7ff fa84 	bl	80036b4 <HAL_GetTick>
 80041ac:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80041ae:	e012      	b.n	80041d6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041b0:	f7ff fa80 	bl	80036b4 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b0a      	cmp	r3, #10
 80041bc:	d90b      	bls.n	80041d6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2205      	movs	r2, #5
 80041ce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e0c5      	b.n	8004362 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0e5      	beq.n	80041b0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0202 	bic.w	r2, r2, #2
 80041f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041f4:	f7ff fa5e 	bl	80036b4 <HAL_GetTick>
 80041f8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80041fa:	e012      	b.n	8004222 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041fc:	f7ff fa5a 	bl	80036b4 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b0a      	cmp	r3, #10
 8004208:	d90b      	bls.n	8004222 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2205      	movs	r2, #5
 800421a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e09f      	b.n	8004362 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1e5      	bne.n	80041fc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	7e1b      	ldrb	r3, [r3, #24]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d108      	bne.n	800424a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004246:	601a      	str	r2, [r3, #0]
 8004248:	e007      	b.n	800425a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004258:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	7e5b      	ldrb	r3, [r3, #25]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d108      	bne.n	8004274 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	e007      	b.n	8004284 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004282:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	7e9b      	ldrb	r3, [r3, #26]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d108      	bne.n	800429e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0220 	orr.w	r2, r2, #32
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	e007      	b.n	80042ae <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f022 0220 	bic.w	r2, r2, #32
 80042ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	7edb      	ldrb	r3, [r3, #27]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d108      	bne.n	80042c8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 0210 	bic.w	r2, r2, #16
 80042c4:	601a      	str	r2, [r3, #0]
 80042c6:	e007      	b.n	80042d8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0210 	orr.w	r2, r2, #16
 80042d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	7f1b      	ldrb	r3, [r3, #28]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d108      	bne.n	80042f2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f042 0208 	orr.w	r2, r2, #8
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	e007      	b.n	8004302 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0208 	bic.w	r2, r2, #8
 8004300:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	7f5b      	ldrb	r3, [r3, #29]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d108      	bne.n	800431c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f042 0204 	orr.w	r2, r2, #4
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	e007      	b.n	800432c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0204 	bic.w	r2, r2, #4
 800432a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	431a      	orrs	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	ea42 0103 	orr.w	r1, r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	1e5a      	subs	r2, r3, #1
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	430a      	orrs	r2, r1
 8004350:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b084      	sub	sp, #16
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b01      	cmp	r3, #1
 800437c:	d12e      	bne.n	80043dc <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2202      	movs	r2, #2
 8004382:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 0201 	bic.w	r2, r2, #1
 8004394:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004396:	f7ff f98d 	bl	80036b4 <HAL_GetTick>
 800439a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800439c:	e012      	b.n	80043c4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800439e:	f7ff f989 	bl	80036b4 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	2b0a      	cmp	r3, #10
 80043aa:	d90b      	bls.n	80043c4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2205      	movs	r2, #5
 80043bc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e012      	b.n	80043ea <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d1e5      	bne.n	800439e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80043d8:	2300      	movs	r3, #0
 80043da:	e006      	b.n	80043ea <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
  }
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3710      	adds	r7, #16
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b089      	sub	sp, #36	@ 0x24
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	60f8      	str	r0, [r7, #12]
 80043fa:	60b9      	str	r1, [r7, #8]
 80043fc:	607a      	str	r2, [r7, #4]
 80043fe:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004406:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004410:	7ffb      	ldrb	r3, [r7, #31]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d003      	beq.n	800441e <HAL_CAN_AddTxMessage+0x2c>
 8004416:	7ffb      	ldrb	r3, [r7, #31]
 8004418:	2b02      	cmp	r3, #2
 800441a:	f040 80ad 	bne.w	8004578 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10a      	bne.n	800443e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800442e:	2b00      	cmp	r3, #0
 8004430:	d105      	bne.n	800443e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 8095 	beq.w	8004568 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	0e1b      	lsrs	r3, r3, #24
 8004442:	f003 0303 	and.w	r3, r3, #3
 8004446:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004448:	2201      	movs	r2, #1
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	409a      	lsls	r2, r3
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d10d      	bne.n	8004476 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004464:	68f9      	ldr	r1, [r7, #12]
 8004466:	6809      	ldr	r1, [r1, #0]
 8004468:	431a      	orrs	r2, r3
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	3318      	adds	r3, #24
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	440b      	add	r3, r1
 8004472:	601a      	str	r2, [r3, #0]
 8004474:	e00f      	b.n	8004496 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004480:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004486:	68f9      	ldr	r1, [r7, #12]
 8004488:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800448a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	3318      	adds	r3, #24
 8004490:	011b      	lsls	r3, r3, #4
 8004492:	440b      	add	r3, r1
 8004494:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6819      	ldr	r1, [r3, #0]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	691a      	ldr	r2, [r3, #16]
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	3318      	adds	r3, #24
 80044a2:	011b      	lsls	r3, r3, #4
 80044a4:	440b      	add	r3, r1
 80044a6:	3304      	adds	r3, #4
 80044a8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	7d1b      	ldrb	r3, [r3, #20]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d111      	bne.n	80044d6 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	3318      	adds	r3, #24
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	4413      	add	r3, r2
 80044be:	3304      	adds	r3, #4
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68fa      	ldr	r2, [r7, #12]
 80044c4:	6811      	ldr	r1, [r2, #0]
 80044c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	3318      	adds	r3, #24
 80044ce:	011b      	lsls	r3, r3, #4
 80044d0:	440b      	add	r3, r1
 80044d2:	3304      	adds	r3, #4
 80044d4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	3307      	adds	r3, #7
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	061a      	lsls	r2, r3, #24
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	3306      	adds	r3, #6
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	041b      	lsls	r3, r3, #16
 80044e6:	431a      	orrs	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	3305      	adds	r3, #5
 80044ec:	781b      	ldrb	r3, [r3, #0]
 80044ee:	021b      	lsls	r3, r3, #8
 80044f0:	4313      	orrs	r3, r2
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	3204      	adds	r2, #4
 80044f6:	7812      	ldrb	r2, [r2, #0]
 80044f8:	4610      	mov	r0, r2
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	6811      	ldr	r1, [r2, #0]
 80044fe:	ea43 0200 	orr.w	r2, r3, r0
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	011b      	lsls	r3, r3, #4
 8004506:	440b      	add	r3, r1
 8004508:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800450c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	3303      	adds	r3, #3
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	061a      	lsls	r2, r3, #24
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	3302      	adds	r3, #2
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	041b      	lsls	r3, r3, #16
 800451e:	431a      	orrs	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	3301      	adds	r3, #1
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	021b      	lsls	r3, r3, #8
 8004528:	4313      	orrs	r3, r2
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	7812      	ldrb	r2, [r2, #0]
 800452e:	4610      	mov	r0, r2
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	6811      	ldr	r1, [r2, #0]
 8004534:	ea43 0200 	orr.w	r2, r3, r0
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	440b      	add	r3, r1
 800453e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004542:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	3318      	adds	r3, #24
 800454c:	011b      	lsls	r3, r3, #4
 800454e:	4413      	add	r3, r2
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	6811      	ldr	r1, [r2, #0]
 8004556:	f043 0201 	orr.w	r2, r3, #1
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	3318      	adds	r3, #24
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	440b      	add	r3, r1
 8004562:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004564:	2300      	movs	r3, #0
 8004566:	e00e      	b.n	8004586 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e006      	b.n	8004586 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
  }
}
 8004586:	4618      	mov	r0, r3
 8004588:	3724      	adds	r7, #36	@ 0x24
 800458a:	46bd      	mov	sp, r7
 800458c:	bc80      	pop	{r7}
 800458e:	4770      	bx	lr

08004590 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004590:	b480      	push	{r7}
 8004592:	b085      	sub	sp, #20
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045a0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80045a2:	7bfb      	ldrb	r3, [r7, #15]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d002      	beq.n	80045ae <HAL_CAN_ActivateNotification+0x1e>
 80045a8:	7bfb      	ldrb	r3, [r7, #15]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d109      	bne.n	80045c2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6959      	ldr	r1, [r3, #20]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80045be:	2300      	movs	r3, #0
 80045c0:	e006      	b.n	80045d0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
  }
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3714      	adds	r7, #20
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bc80      	pop	{r7}
 80045d8:	4770      	bx	lr

080045da <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b08a      	sub	sp, #40	@ 0x28
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80045e2:	2300      	movs	r3, #0
 80045e4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	695b      	ldr	r3, [r3, #20]
 80045ec:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	f003 0301 	and.w	r3, r3, #1
 800461c:	2b00      	cmp	r3, #0
 800461e:	d07c      	beq.n	800471a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d023      	beq.n	8004672 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2201      	movs	r2, #1
 8004630:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d003      	beq.n	8004644 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f7fd fc13 	bl	8001e68 <HAL_CAN_TxMailbox0CompleteCallback>
 8004642:	e016      	b.n	8004672 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	f003 0304 	and.w	r3, r3, #4
 800464a:	2b00      	cmp	r3, #0
 800464c:	d004      	beq.n	8004658 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004654:	627b      	str	r3, [r7, #36]	@ 0x24
 8004656:	e00c      	b.n	8004672 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b00      	cmp	r3, #0
 8004660:	d004      	beq.n	800466c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004664:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004668:	627b      	str	r3, [r7, #36]	@ 0x24
 800466a:	e002      	b.n	8004672 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 f97d 	bl	800496c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004678:	2b00      	cmp	r3, #0
 800467a:	d024      	beq.n	80046c6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004684:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800468c:	2b00      	cmp	r3, #0
 800468e:	d003      	beq.n	8004698 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 f959 	bl	8004948 <HAL_CAN_TxMailbox1CompleteCallback>
 8004696:	e016      	b.n	80046c6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d004      	beq.n	80046ac <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80046a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80046a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80046aa:	e00c      	b.n	80046c6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d004      	beq.n	80046c0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80046b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80046be:	e002      	b.n	80046c6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 f95c 	bl	800497e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d024      	beq.n	800471a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80046d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d003      	beq.n	80046ec <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 f938 	bl	800495a <HAL_CAN_TxMailbox2CompleteCallback>
 80046ea:	e016      	b.n	800471a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d004      	beq.n	8004700 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80046fe:	e00c      	b.n	800471a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d004      	beq.n	8004714 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800470a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004710:	627b      	str	r3, [r7, #36]	@ 0x24
 8004712:	e002      	b.n	800471a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 f93b 	bl	8004990 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800471a:	6a3b      	ldr	r3, [r7, #32]
 800471c:	f003 0308 	and.w	r3, r3, #8
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00c      	beq.n	800473e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	f003 0310 	and.w	r3, r3, #16
 800472a:	2b00      	cmp	r3, #0
 800472c:	d007      	beq.n	800473e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800472e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004730:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004734:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2210      	movs	r2, #16
 800473c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	f003 0304 	and.w	r3, r3, #4
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00b      	beq.n	8004760 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f003 0308 	and.w	r3, r3, #8
 800474e:	2b00      	cmp	r3, #0
 8004750:	d006      	beq.n	8004760 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2208      	movs	r2, #8
 8004758:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f92a 	bl	80049b4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004760:	6a3b      	ldr	r3, [r7, #32]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d009      	beq.n	800477e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	f003 0303 	and.w	r3, r3, #3
 8004774:	2b00      	cmp	r3, #0
 8004776:	d002      	beq.n	800477e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f912 	bl	80049a2 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00c      	beq.n	80047a2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	f003 0310 	and.w	r3, r3, #16
 800478e:	2b00      	cmp	r3, #0
 8004790:	d007      	beq.n	80047a2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004794:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004798:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2210      	movs	r2, #16
 80047a0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80047a2:	6a3b      	ldr	r3, [r7, #32]
 80047a4:	f003 0320 	and.w	r3, r3, #32
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00b      	beq.n	80047c4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f003 0308 	and.w	r3, r3, #8
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d006      	beq.n	80047c4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2208      	movs	r2, #8
 80047bc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f90a 	bl	80049d8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80047c4:	6a3b      	ldr	r3, [r7, #32]
 80047c6:	f003 0310 	and.w	r3, r3, #16
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d009      	beq.n	80047e2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	f003 0303 	and.w	r3, r3, #3
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d002      	beq.n	80047e2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 f8f2 	bl	80049c6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80047e2:	6a3b      	ldr	r3, [r7, #32]
 80047e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d00b      	beq.n	8004804 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	f003 0310 	and.w	r3, r3, #16
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d006      	beq.n	8004804 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2210      	movs	r2, #16
 80047fc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 f8f3 	bl	80049ea <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00b      	beq.n	8004826 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	f003 0308 	and.w	r3, r3, #8
 8004814:	2b00      	cmp	r3, #0
 8004816:	d006      	beq.n	8004826 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2208      	movs	r2, #8
 800481e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 f8eb 	bl	80049fc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004826:	6a3b      	ldr	r3, [r7, #32]
 8004828:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d07b      	beq.n	8004928 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	f003 0304 	and.w	r3, r3, #4
 8004836:	2b00      	cmp	r3, #0
 8004838:	d072      	beq.n	8004920 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800483a:	6a3b      	ldr	r3, [r7, #32]
 800483c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004840:	2b00      	cmp	r3, #0
 8004842:	d008      	beq.n	8004856 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800484a:	2b00      	cmp	r3, #0
 800484c:	d003      	beq.n	8004856 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800484e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004850:	f043 0301 	orr.w	r3, r3, #1
 8004854:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004856:	6a3b      	ldr	r3, [r7, #32]
 8004858:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800485c:	2b00      	cmp	r3, #0
 800485e:	d008      	beq.n	8004872 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004866:	2b00      	cmp	r3, #0
 8004868:	d003      	beq.n	8004872 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800486a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486c:	f043 0302 	orr.w	r3, r3, #2
 8004870:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004872:	6a3b      	ldr	r3, [r7, #32]
 8004874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004878:	2b00      	cmp	r3, #0
 800487a:	d008      	beq.n	800488e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004882:	2b00      	cmp	r3, #0
 8004884:	d003      	beq.n	800488e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004888:	f043 0304 	orr.w	r3, r3, #4
 800488c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800488e:	6a3b      	ldr	r3, [r7, #32]
 8004890:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004894:	2b00      	cmp	r3, #0
 8004896:	d043      	beq.n	8004920 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d03e      	beq.n	8004920 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048a8:	2b60      	cmp	r3, #96	@ 0x60
 80048aa:	d02b      	beq.n	8004904 <HAL_CAN_IRQHandler+0x32a>
 80048ac:	2b60      	cmp	r3, #96	@ 0x60
 80048ae:	d82e      	bhi.n	800490e <HAL_CAN_IRQHandler+0x334>
 80048b0:	2b50      	cmp	r3, #80	@ 0x50
 80048b2:	d022      	beq.n	80048fa <HAL_CAN_IRQHandler+0x320>
 80048b4:	2b50      	cmp	r3, #80	@ 0x50
 80048b6:	d82a      	bhi.n	800490e <HAL_CAN_IRQHandler+0x334>
 80048b8:	2b40      	cmp	r3, #64	@ 0x40
 80048ba:	d019      	beq.n	80048f0 <HAL_CAN_IRQHandler+0x316>
 80048bc:	2b40      	cmp	r3, #64	@ 0x40
 80048be:	d826      	bhi.n	800490e <HAL_CAN_IRQHandler+0x334>
 80048c0:	2b30      	cmp	r3, #48	@ 0x30
 80048c2:	d010      	beq.n	80048e6 <HAL_CAN_IRQHandler+0x30c>
 80048c4:	2b30      	cmp	r3, #48	@ 0x30
 80048c6:	d822      	bhi.n	800490e <HAL_CAN_IRQHandler+0x334>
 80048c8:	2b10      	cmp	r3, #16
 80048ca:	d002      	beq.n	80048d2 <HAL_CAN_IRQHandler+0x2f8>
 80048cc:	2b20      	cmp	r3, #32
 80048ce:	d005      	beq.n	80048dc <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80048d0:	e01d      	b.n	800490e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80048d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d4:	f043 0308 	orr.w	r3, r3, #8
 80048d8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048da:	e019      	b.n	8004910 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80048dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048de:	f043 0310 	orr.w	r3, r3, #16
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048e4:	e014      	b.n	8004910 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80048e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e8:	f043 0320 	orr.w	r3, r3, #32
 80048ec:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048ee:	e00f      	b.n	8004910 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80048f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048f6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048f8:	e00a      	b.n	8004910 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80048fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004900:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004902:	e005      	b.n	8004910 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004906:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800490a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800490c:	e000      	b.n	8004910 <HAL_CAN_IRQHandler+0x336>
            break;
 800490e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699a      	ldr	r2, [r3, #24]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800491e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2204      	movs	r2, #4
 8004926:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492a:	2b00      	cmp	r3, #0
 800492c:	d008      	beq.n	8004940 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004934:	431a      	orrs	r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f867 	bl	8004a0e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004940:	bf00      	nop
 8004942:	3728      	adds	r7, #40	@ 0x28
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	bc80      	pop	{r7}
 8004958:	4770      	bx	lr

0800495a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800495a:	b480      	push	{r7}
 800495c:	b083      	sub	sp, #12
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004962:	bf00      	nop
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr

0800496c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	bc80      	pop	{r7}
 800497c:	4770      	bx	lr

0800497e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800497e:	b480      	push	{r7}
 8004980:	b083      	sub	sp, #12
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004986:	bf00      	nop
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	bc80      	pop	{r7}
 800498e:	4770      	bx	lr

08004990 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	bc80      	pop	{r7}
 80049a0:	4770      	bx	lr

080049a2 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80049a2:	b480      	push	{r7}
 80049a4:	b083      	sub	sp, #12
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80049aa:	bf00      	nop
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bc80      	pop	{r7}
 80049b2:	4770      	bx	lr

080049b4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr

080049c6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b083      	sub	sp, #12
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80049ce:	bf00      	nop
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bc80      	pop	{r7}
 80049d6:	4770      	bx	lr

080049d8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bc80      	pop	{r7}
 80049e8:	4770      	bx	lr

080049ea <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b083      	sub	sp, #12
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bc80      	pop	{r7}
 80049fa:	4770      	bx	lr

080049fc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bc80      	pop	{r7}
 8004a0c:	4770      	bx	lr

08004a0e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b083      	sub	sp, #12
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004a16:	bf00      	nop
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bc80      	pop	{r7}
 8004a1e:	4770      	bx	lr

08004a20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f003 0307 	and.w	r3, r3, #7
 8004a2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a30:	4b0c      	ldr	r3, [pc, #48]	@ (8004a64 <__NVIC_SetPriorityGrouping+0x44>)
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a52:	4a04      	ldr	r2, [pc, #16]	@ (8004a64 <__NVIC_SetPriorityGrouping+0x44>)
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	60d3      	str	r3, [r2, #12]
}
 8004a58:	bf00      	nop
 8004a5a:	3714      	adds	r7, #20
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bc80      	pop	{r7}
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	e000ed00 	.word	0xe000ed00

08004a68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a6c:	4b04      	ldr	r3, [pc, #16]	@ (8004a80 <__NVIC_GetPriorityGrouping+0x18>)
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	0a1b      	lsrs	r3, r3, #8
 8004a72:	f003 0307 	and.w	r3, r3, #7
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bc80      	pop	{r7}
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	e000ed00 	.word	0xe000ed00

08004a84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	db0b      	blt.n	8004aae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a96:	79fb      	ldrb	r3, [r7, #7]
 8004a98:	f003 021f 	and.w	r2, r3, #31
 8004a9c:	4906      	ldr	r1, [pc, #24]	@ (8004ab8 <__NVIC_EnableIRQ+0x34>)
 8004a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa2:	095b      	lsrs	r3, r3, #5
 8004aa4:	2001      	movs	r0, #1
 8004aa6:	fa00 f202 	lsl.w	r2, r0, r2
 8004aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004aae:	bf00      	nop
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bc80      	pop	{r7}
 8004ab6:	4770      	bx	lr
 8004ab8:	e000e100 	.word	0xe000e100

08004abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	6039      	str	r1, [r7, #0]
 8004ac6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	db0a      	blt.n	8004ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	b2da      	uxtb	r2, r3
 8004ad4:	490c      	ldr	r1, [pc, #48]	@ (8004b08 <__NVIC_SetPriority+0x4c>)
 8004ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ada:	0112      	lsls	r2, r2, #4
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	440b      	add	r3, r1
 8004ae0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ae4:	e00a      	b.n	8004afc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	b2da      	uxtb	r2, r3
 8004aea:	4908      	ldr	r1, [pc, #32]	@ (8004b0c <__NVIC_SetPriority+0x50>)
 8004aec:	79fb      	ldrb	r3, [r7, #7]
 8004aee:	f003 030f 	and.w	r3, r3, #15
 8004af2:	3b04      	subs	r3, #4
 8004af4:	0112      	lsls	r2, r2, #4
 8004af6:	b2d2      	uxtb	r2, r2
 8004af8:	440b      	add	r3, r1
 8004afa:	761a      	strb	r2, [r3, #24]
}
 8004afc:	bf00      	nop
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bc80      	pop	{r7}
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	e000e100 	.word	0xe000e100
 8004b0c:	e000ed00 	.word	0xe000ed00

08004b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b089      	sub	sp, #36	@ 0x24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f003 0307 	and.w	r3, r3, #7
 8004b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	f1c3 0307 	rsb	r3, r3, #7
 8004b2a:	2b04      	cmp	r3, #4
 8004b2c:	bf28      	it	cs
 8004b2e:	2304      	movcs	r3, #4
 8004b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	3304      	adds	r3, #4
 8004b36:	2b06      	cmp	r3, #6
 8004b38:	d902      	bls.n	8004b40 <NVIC_EncodePriority+0x30>
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	3b03      	subs	r3, #3
 8004b3e:	e000      	b.n	8004b42 <NVIC_EncodePriority+0x32>
 8004b40:	2300      	movs	r3, #0
 8004b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b44:	f04f 32ff 	mov.w	r2, #4294967295
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4e:	43da      	mvns	r2, r3
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	401a      	ands	r2, r3
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b58:	f04f 31ff 	mov.w	r1, #4294967295
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b62:	43d9      	mvns	r1, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b68:	4313      	orrs	r3, r2
         );
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3724      	adds	r7, #36	@ 0x24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bc80      	pop	{r7}
 8004b72:	4770      	bx	lr

08004b74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b84:	d301      	bcc.n	8004b8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b86:	2301      	movs	r3, #1
 8004b88:	e00f      	b.n	8004baa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8004bb4 <SysTick_Config+0x40>)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b92:	210f      	movs	r1, #15
 8004b94:	f04f 30ff 	mov.w	r0, #4294967295
 8004b98:	f7ff ff90 	bl	8004abc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b9c:	4b05      	ldr	r3, [pc, #20]	@ (8004bb4 <SysTick_Config+0x40>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ba2:	4b04      	ldr	r3, [pc, #16]	@ (8004bb4 <SysTick_Config+0x40>)
 8004ba4:	2207      	movs	r2, #7
 8004ba6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3708      	adds	r7, #8
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	e000e010 	.word	0xe000e010

08004bb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f7ff ff2d 	bl	8004a20 <__NVIC_SetPriorityGrouping>
}
 8004bc6:	bf00      	nop
 8004bc8:	3708      	adds	r7, #8
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b086      	sub	sp, #24
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	60b9      	str	r1, [r7, #8]
 8004bd8:	607a      	str	r2, [r7, #4]
 8004bda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004be0:	f7ff ff42 	bl	8004a68 <__NVIC_GetPriorityGrouping>
 8004be4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	68b9      	ldr	r1, [r7, #8]
 8004bea:	6978      	ldr	r0, [r7, #20]
 8004bec:	f7ff ff90 	bl	8004b10 <NVIC_EncodePriority>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bf6:	4611      	mov	r1, r2
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f7ff ff5f 	bl	8004abc <__NVIC_SetPriority>
}
 8004bfe:	bf00      	nop
 8004c00:	3718      	adds	r7, #24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b082      	sub	sp, #8
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c14:	4618      	mov	r0, r3
 8004c16:	f7ff ff35 	bl	8004a84 <__NVIC_EnableIRQ>
}
 8004c1a:	bf00      	nop
 8004c1c:	3708      	adds	r7, #8
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b082      	sub	sp, #8
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f7ff ffa2 	bl	8004b74 <SysTick_Config>
 8004c30:	4603      	mov	r3, r0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3708      	adds	r7, #8
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
	...

08004c3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e059      	b.n	8004d06 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	4b2d      	ldr	r3, [pc, #180]	@ (8004d10 <HAL_DMA_Init+0xd4>)
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d80f      	bhi.n	8004c7e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	461a      	mov	r2, r3
 8004c64:	4b2b      	ldr	r3, [pc, #172]	@ (8004d14 <HAL_DMA_Init+0xd8>)
 8004c66:	4413      	add	r3, r2
 8004c68:	4a2b      	ldr	r2, [pc, #172]	@ (8004d18 <HAL_DMA_Init+0xdc>)
 8004c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c6e:	091b      	lsrs	r3, r3, #4
 8004c70:	009a      	lsls	r2, r3, #2
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a28      	ldr	r2, [pc, #160]	@ (8004d1c <HAL_DMA_Init+0xe0>)
 8004c7a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c7c:	e00e      	b.n	8004c9c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	461a      	mov	r2, r3
 8004c84:	4b26      	ldr	r3, [pc, #152]	@ (8004d20 <HAL_DMA_Init+0xe4>)
 8004c86:	4413      	add	r3, r2
 8004c88:	4a23      	ldr	r2, [pc, #140]	@ (8004d18 <HAL_DMA_Init+0xdc>)
 8004c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8e:	091b      	lsrs	r3, r3, #4
 8004c90:	009a      	lsls	r2, r3, #2
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a22      	ldr	r2, [pc, #136]	@ (8004d24 <HAL_DMA_Init+0xe8>)
 8004c9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004cb2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004cb6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ccc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr
 8004d10:	40020407 	.word	0x40020407
 8004d14:	bffdfff8 	.word	0xbffdfff8
 8004d18:	cccccccd 	.word	0xcccccccd
 8004d1c:	40020000 	.word	0x40020000
 8004d20:	bffdfbf8 	.word	0xbffdfbf8
 8004d24:	40020400 	.word	0x40020400

08004d28 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b086      	sub	sp, #24
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
 8004d34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d36:	2300      	movs	r3, #0
 8004d38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d101      	bne.n	8004d48 <HAL_DMA_Start_IT+0x20>
 8004d44:	2302      	movs	r3, #2
 8004d46:	e04b      	b.n	8004de0 <HAL_DMA_Start_IT+0xb8>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d13a      	bne.n	8004dd2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0201 	bic.w	r2, r2, #1
 8004d78:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	68b9      	ldr	r1, [r7, #8]
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f000 fbb1 	bl	80054e8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d008      	beq.n	8004da0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f042 020e 	orr.w	r2, r2, #14
 8004d9c:	601a      	str	r2, [r3, #0]
 8004d9e:	e00f      	b.n	8004dc0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f022 0204 	bic.w	r2, r2, #4
 8004dae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 020a 	orr.w	r2, r2, #10
 8004dbe:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0201 	orr.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	e005      	b.n	8004dde <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004dda:	2302      	movs	r3, #2
 8004ddc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004dde:	7dfb      	ldrb	r3, [r7, #23]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3718      	adds	r7, #24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004df0:	2300      	movs	r3, #0
 8004df2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d008      	beq.n	8004e12 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2204      	movs	r2, #4
 8004e04:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e020      	b.n	8004e54 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 020e 	bic.w	r2, r2, #14
 8004e20:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 0201 	bic.w	r2, r2, #1
 8004e30:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e40:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3714      	adds	r7, #20
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bc80      	pop	{r7}
 8004e5c:	4770      	bx	lr
	...

08004e60 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d005      	beq.n	8004e84 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2204      	movs	r2, #4
 8004e7c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	73fb      	strb	r3, [r7, #15]
 8004e82:	e0d6      	b.n	8005032 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f022 020e 	bic.w	r2, r2, #14
 8004e92:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f022 0201 	bic.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	4b64      	ldr	r3, [pc, #400]	@ (800503c <HAL_DMA_Abort_IT+0x1dc>)
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d958      	bls.n	8004f62 <HAL_DMA_Abort_IT+0x102>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a62      	ldr	r2, [pc, #392]	@ (8005040 <HAL_DMA_Abort_IT+0x1e0>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d04f      	beq.n	8004f5a <HAL_DMA_Abort_IT+0xfa>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a61      	ldr	r2, [pc, #388]	@ (8005044 <HAL_DMA_Abort_IT+0x1e4>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d048      	beq.n	8004f56 <HAL_DMA_Abort_IT+0xf6>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a5f      	ldr	r2, [pc, #380]	@ (8005048 <HAL_DMA_Abort_IT+0x1e8>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d040      	beq.n	8004f50 <HAL_DMA_Abort_IT+0xf0>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a5e      	ldr	r2, [pc, #376]	@ (800504c <HAL_DMA_Abort_IT+0x1ec>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d038      	beq.n	8004f4a <HAL_DMA_Abort_IT+0xea>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a5c      	ldr	r2, [pc, #368]	@ (8005050 <HAL_DMA_Abort_IT+0x1f0>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d030      	beq.n	8004f44 <HAL_DMA_Abort_IT+0xe4>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a5b      	ldr	r2, [pc, #364]	@ (8005054 <HAL_DMA_Abort_IT+0x1f4>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d028      	beq.n	8004f3e <HAL_DMA_Abort_IT+0xde>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a52      	ldr	r2, [pc, #328]	@ (800503c <HAL_DMA_Abort_IT+0x1dc>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d020      	beq.n	8004f38 <HAL_DMA_Abort_IT+0xd8>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a57      	ldr	r2, [pc, #348]	@ (8005058 <HAL_DMA_Abort_IT+0x1f8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d019      	beq.n	8004f34 <HAL_DMA_Abort_IT+0xd4>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a55      	ldr	r2, [pc, #340]	@ (800505c <HAL_DMA_Abort_IT+0x1fc>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d012      	beq.n	8004f30 <HAL_DMA_Abort_IT+0xd0>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a54      	ldr	r2, [pc, #336]	@ (8005060 <HAL_DMA_Abort_IT+0x200>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d00a      	beq.n	8004f2a <HAL_DMA_Abort_IT+0xca>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a52      	ldr	r2, [pc, #328]	@ (8005064 <HAL_DMA_Abort_IT+0x204>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d102      	bne.n	8004f24 <HAL_DMA_Abort_IT+0xc4>
 8004f1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f22:	e01b      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004f28:	e018      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f2e:	e015      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f30:	2310      	movs	r3, #16
 8004f32:	e013      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f34:	2301      	movs	r3, #1
 8004f36:	e011      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f3c:	e00e      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f3e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004f42:	e00b      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004f48:	e008      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f4e:	e005      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f54:	e002      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f56:	2310      	movs	r3, #16
 8004f58:	e000      	b.n	8004f5c <HAL_DMA_Abort_IT+0xfc>
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	4a42      	ldr	r2, [pc, #264]	@ (8005068 <HAL_DMA_Abort_IT+0x208>)
 8004f5e:	6053      	str	r3, [r2, #4]
 8004f60:	e057      	b.n	8005012 <HAL_DMA_Abort_IT+0x1b2>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a36      	ldr	r2, [pc, #216]	@ (8005040 <HAL_DMA_Abort_IT+0x1e0>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d04f      	beq.n	800500c <HAL_DMA_Abort_IT+0x1ac>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a34      	ldr	r2, [pc, #208]	@ (8005044 <HAL_DMA_Abort_IT+0x1e4>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d048      	beq.n	8005008 <HAL_DMA_Abort_IT+0x1a8>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a33      	ldr	r2, [pc, #204]	@ (8005048 <HAL_DMA_Abort_IT+0x1e8>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d040      	beq.n	8005002 <HAL_DMA_Abort_IT+0x1a2>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a31      	ldr	r2, [pc, #196]	@ (800504c <HAL_DMA_Abort_IT+0x1ec>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d038      	beq.n	8004ffc <HAL_DMA_Abort_IT+0x19c>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a30      	ldr	r2, [pc, #192]	@ (8005050 <HAL_DMA_Abort_IT+0x1f0>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d030      	beq.n	8004ff6 <HAL_DMA_Abort_IT+0x196>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a2e      	ldr	r2, [pc, #184]	@ (8005054 <HAL_DMA_Abort_IT+0x1f4>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d028      	beq.n	8004ff0 <HAL_DMA_Abort_IT+0x190>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a26      	ldr	r2, [pc, #152]	@ (800503c <HAL_DMA_Abort_IT+0x1dc>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d020      	beq.n	8004fea <HAL_DMA_Abort_IT+0x18a>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a2a      	ldr	r2, [pc, #168]	@ (8005058 <HAL_DMA_Abort_IT+0x1f8>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d019      	beq.n	8004fe6 <HAL_DMA_Abort_IT+0x186>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a29      	ldr	r2, [pc, #164]	@ (800505c <HAL_DMA_Abort_IT+0x1fc>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d012      	beq.n	8004fe2 <HAL_DMA_Abort_IT+0x182>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a27      	ldr	r2, [pc, #156]	@ (8005060 <HAL_DMA_Abort_IT+0x200>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d00a      	beq.n	8004fdc <HAL_DMA_Abort_IT+0x17c>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a26      	ldr	r2, [pc, #152]	@ (8005064 <HAL_DMA_Abort_IT+0x204>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d102      	bne.n	8004fd6 <HAL_DMA_Abort_IT+0x176>
 8004fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004fd4:	e01b      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8004fd6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004fda:	e018      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8004fdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004fe0:	e015      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8004fe2:	2310      	movs	r3, #16
 8004fe4:	e013      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e011      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8004fea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004fee:	e00e      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8004ff0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004ff4:	e00b      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8004ff6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004ffa:	e008      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8004ffc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005000:	e005      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8005002:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005006:	e002      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 8005008:	2310      	movs	r3, #16
 800500a:	e000      	b.n	800500e <HAL_DMA_Abort_IT+0x1ae>
 800500c:	2301      	movs	r3, #1
 800500e:	4a17      	ldr	r2, [pc, #92]	@ (800506c <HAL_DMA_Abort_IT+0x20c>)
 8005010:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	4798      	blx	r3
    } 
  }
  return status;
 8005032:	7bfb      	ldrb	r3, [r7, #15]
}
 8005034:	4618      	mov	r0, r3
 8005036:	3710      	adds	r7, #16
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	40020080 	.word	0x40020080
 8005040:	40020008 	.word	0x40020008
 8005044:	4002001c 	.word	0x4002001c
 8005048:	40020030 	.word	0x40020030
 800504c:	40020044 	.word	0x40020044
 8005050:	40020058 	.word	0x40020058
 8005054:	4002006c 	.word	0x4002006c
 8005058:	40020408 	.word	0x40020408
 800505c:	4002041c 	.word	0x4002041c
 8005060:	40020430 	.word	0x40020430
 8005064:	40020444 	.word	0x40020444
 8005068:	40020400 	.word	0x40020400
 800506c:	40020000 	.word	0x40020000

08005070 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508c:	2204      	movs	r2, #4
 800508e:	409a      	lsls	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	4013      	ands	r3, r2
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 80f1 	beq.w	800527c <HAL_DMA_IRQHandler+0x20c>
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	f003 0304 	and.w	r3, r3, #4
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f000 80eb 	beq.w	800527c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0320 	and.w	r3, r3, #32
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d107      	bne.n	80050c4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0204 	bic.w	r2, r2, #4
 80050c2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	461a      	mov	r2, r3
 80050ca:	4b5f      	ldr	r3, [pc, #380]	@ (8005248 <HAL_DMA_IRQHandler+0x1d8>)
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d958      	bls.n	8005182 <HAL_DMA_IRQHandler+0x112>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a5d      	ldr	r2, [pc, #372]	@ (800524c <HAL_DMA_IRQHandler+0x1dc>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d04f      	beq.n	800517a <HAL_DMA_IRQHandler+0x10a>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a5c      	ldr	r2, [pc, #368]	@ (8005250 <HAL_DMA_IRQHandler+0x1e0>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d048      	beq.n	8005176 <HAL_DMA_IRQHandler+0x106>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a5a      	ldr	r2, [pc, #360]	@ (8005254 <HAL_DMA_IRQHandler+0x1e4>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d040      	beq.n	8005170 <HAL_DMA_IRQHandler+0x100>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a59      	ldr	r2, [pc, #356]	@ (8005258 <HAL_DMA_IRQHandler+0x1e8>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d038      	beq.n	800516a <HAL_DMA_IRQHandler+0xfa>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a57      	ldr	r2, [pc, #348]	@ (800525c <HAL_DMA_IRQHandler+0x1ec>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d030      	beq.n	8005164 <HAL_DMA_IRQHandler+0xf4>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a56      	ldr	r2, [pc, #344]	@ (8005260 <HAL_DMA_IRQHandler+0x1f0>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d028      	beq.n	800515e <HAL_DMA_IRQHandler+0xee>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a4d      	ldr	r2, [pc, #308]	@ (8005248 <HAL_DMA_IRQHandler+0x1d8>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d020      	beq.n	8005158 <HAL_DMA_IRQHandler+0xe8>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a52      	ldr	r2, [pc, #328]	@ (8005264 <HAL_DMA_IRQHandler+0x1f4>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d019      	beq.n	8005154 <HAL_DMA_IRQHandler+0xe4>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a50      	ldr	r2, [pc, #320]	@ (8005268 <HAL_DMA_IRQHandler+0x1f8>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d012      	beq.n	8005150 <HAL_DMA_IRQHandler+0xe0>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a4f      	ldr	r2, [pc, #316]	@ (800526c <HAL_DMA_IRQHandler+0x1fc>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d00a      	beq.n	800514a <HAL_DMA_IRQHandler+0xda>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a4d      	ldr	r2, [pc, #308]	@ (8005270 <HAL_DMA_IRQHandler+0x200>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d102      	bne.n	8005144 <HAL_DMA_IRQHandler+0xd4>
 800513e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005142:	e01b      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 8005144:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005148:	e018      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 800514a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800514e:	e015      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 8005150:	2340      	movs	r3, #64	@ 0x40
 8005152:	e013      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 8005154:	2304      	movs	r3, #4
 8005156:	e011      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 8005158:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800515c:	e00e      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 800515e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005162:	e00b      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 8005164:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005168:	e008      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 800516a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800516e:	e005      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 8005170:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005174:	e002      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 8005176:	2340      	movs	r3, #64	@ 0x40
 8005178:	e000      	b.n	800517c <HAL_DMA_IRQHandler+0x10c>
 800517a:	2304      	movs	r3, #4
 800517c:	4a3d      	ldr	r2, [pc, #244]	@ (8005274 <HAL_DMA_IRQHandler+0x204>)
 800517e:	6053      	str	r3, [r2, #4]
 8005180:	e057      	b.n	8005232 <HAL_DMA_IRQHandler+0x1c2>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a31      	ldr	r2, [pc, #196]	@ (800524c <HAL_DMA_IRQHandler+0x1dc>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d04f      	beq.n	800522c <HAL_DMA_IRQHandler+0x1bc>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a2f      	ldr	r2, [pc, #188]	@ (8005250 <HAL_DMA_IRQHandler+0x1e0>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d048      	beq.n	8005228 <HAL_DMA_IRQHandler+0x1b8>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a2e      	ldr	r2, [pc, #184]	@ (8005254 <HAL_DMA_IRQHandler+0x1e4>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d040      	beq.n	8005222 <HAL_DMA_IRQHandler+0x1b2>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a2c      	ldr	r2, [pc, #176]	@ (8005258 <HAL_DMA_IRQHandler+0x1e8>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d038      	beq.n	800521c <HAL_DMA_IRQHandler+0x1ac>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a2b      	ldr	r2, [pc, #172]	@ (800525c <HAL_DMA_IRQHandler+0x1ec>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d030      	beq.n	8005216 <HAL_DMA_IRQHandler+0x1a6>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a29      	ldr	r2, [pc, #164]	@ (8005260 <HAL_DMA_IRQHandler+0x1f0>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d028      	beq.n	8005210 <HAL_DMA_IRQHandler+0x1a0>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a21      	ldr	r2, [pc, #132]	@ (8005248 <HAL_DMA_IRQHandler+0x1d8>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d020      	beq.n	800520a <HAL_DMA_IRQHandler+0x19a>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a25      	ldr	r2, [pc, #148]	@ (8005264 <HAL_DMA_IRQHandler+0x1f4>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d019      	beq.n	8005206 <HAL_DMA_IRQHandler+0x196>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a24      	ldr	r2, [pc, #144]	@ (8005268 <HAL_DMA_IRQHandler+0x1f8>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d012      	beq.n	8005202 <HAL_DMA_IRQHandler+0x192>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a22      	ldr	r2, [pc, #136]	@ (800526c <HAL_DMA_IRQHandler+0x1fc>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d00a      	beq.n	80051fc <HAL_DMA_IRQHandler+0x18c>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a21      	ldr	r2, [pc, #132]	@ (8005270 <HAL_DMA_IRQHandler+0x200>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d102      	bne.n	80051f6 <HAL_DMA_IRQHandler+0x186>
 80051f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80051f4:	e01b      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 80051f6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80051fa:	e018      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 80051fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005200:	e015      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 8005202:	2340      	movs	r3, #64	@ 0x40
 8005204:	e013      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 8005206:	2304      	movs	r3, #4
 8005208:	e011      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 800520a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800520e:	e00e      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 8005210:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005214:	e00b      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 8005216:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800521a:	e008      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 800521c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005220:	e005      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 8005222:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005226:	e002      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 8005228:	2340      	movs	r3, #64	@ 0x40
 800522a:	e000      	b.n	800522e <HAL_DMA_IRQHandler+0x1be>
 800522c:	2304      	movs	r3, #4
 800522e:	4a12      	ldr	r2, [pc, #72]	@ (8005278 <HAL_DMA_IRQHandler+0x208>)
 8005230:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005236:	2b00      	cmp	r3, #0
 8005238:	f000 8136 	beq.w	80054a8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005244:	e130      	b.n	80054a8 <HAL_DMA_IRQHandler+0x438>
 8005246:	bf00      	nop
 8005248:	40020080 	.word	0x40020080
 800524c:	40020008 	.word	0x40020008
 8005250:	4002001c 	.word	0x4002001c
 8005254:	40020030 	.word	0x40020030
 8005258:	40020044 	.word	0x40020044
 800525c:	40020058 	.word	0x40020058
 8005260:	4002006c 	.word	0x4002006c
 8005264:	40020408 	.word	0x40020408
 8005268:	4002041c 	.word	0x4002041c
 800526c:	40020430 	.word	0x40020430
 8005270:	40020444 	.word	0x40020444
 8005274:	40020400 	.word	0x40020400
 8005278:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005280:	2202      	movs	r2, #2
 8005282:	409a      	lsls	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	4013      	ands	r3, r2
 8005288:	2b00      	cmp	r3, #0
 800528a:	f000 80dd 	beq.w	8005448 <HAL_DMA_IRQHandler+0x3d8>
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 80d7 	beq.w	8005448 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0320 	and.w	r3, r3, #32
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10b      	bne.n	80052c0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f022 020a 	bic.w	r2, r2, #10
 80052b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	461a      	mov	r2, r3
 80052c6:	4b7b      	ldr	r3, [pc, #492]	@ (80054b4 <HAL_DMA_IRQHandler+0x444>)
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d958      	bls.n	800537e <HAL_DMA_IRQHandler+0x30e>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a79      	ldr	r2, [pc, #484]	@ (80054b8 <HAL_DMA_IRQHandler+0x448>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d04f      	beq.n	8005376 <HAL_DMA_IRQHandler+0x306>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a78      	ldr	r2, [pc, #480]	@ (80054bc <HAL_DMA_IRQHandler+0x44c>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d048      	beq.n	8005372 <HAL_DMA_IRQHandler+0x302>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a76      	ldr	r2, [pc, #472]	@ (80054c0 <HAL_DMA_IRQHandler+0x450>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d040      	beq.n	800536c <HAL_DMA_IRQHandler+0x2fc>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a75      	ldr	r2, [pc, #468]	@ (80054c4 <HAL_DMA_IRQHandler+0x454>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d038      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2f6>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a73      	ldr	r2, [pc, #460]	@ (80054c8 <HAL_DMA_IRQHandler+0x458>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d030      	beq.n	8005360 <HAL_DMA_IRQHandler+0x2f0>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a72      	ldr	r2, [pc, #456]	@ (80054cc <HAL_DMA_IRQHandler+0x45c>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d028      	beq.n	800535a <HAL_DMA_IRQHandler+0x2ea>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a69      	ldr	r2, [pc, #420]	@ (80054b4 <HAL_DMA_IRQHandler+0x444>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d020      	beq.n	8005354 <HAL_DMA_IRQHandler+0x2e4>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a6e      	ldr	r2, [pc, #440]	@ (80054d0 <HAL_DMA_IRQHandler+0x460>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d019      	beq.n	8005350 <HAL_DMA_IRQHandler+0x2e0>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a6c      	ldr	r2, [pc, #432]	@ (80054d4 <HAL_DMA_IRQHandler+0x464>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d012      	beq.n	800534c <HAL_DMA_IRQHandler+0x2dc>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a6b      	ldr	r2, [pc, #428]	@ (80054d8 <HAL_DMA_IRQHandler+0x468>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d00a      	beq.n	8005346 <HAL_DMA_IRQHandler+0x2d6>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a69      	ldr	r2, [pc, #420]	@ (80054dc <HAL_DMA_IRQHandler+0x46c>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d102      	bne.n	8005340 <HAL_DMA_IRQHandler+0x2d0>
 800533a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800533e:	e01b      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 8005340:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005344:	e018      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 8005346:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800534a:	e015      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 800534c:	2320      	movs	r3, #32
 800534e:	e013      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 8005350:	2302      	movs	r3, #2
 8005352:	e011      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 8005354:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005358:	e00e      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 800535a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800535e:	e00b      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 8005360:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005364:	e008      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 8005366:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800536a:	e005      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 800536c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005370:	e002      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 8005372:	2320      	movs	r3, #32
 8005374:	e000      	b.n	8005378 <HAL_DMA_IRQHandler+0x308>
 8005376:	2302      	movs	r3, #2
 8005378:	4a59      	ldr	r2, [pc, #356]	@ (80054e0 <HAL_DMA_IRQHandler+0x470>)
 800537a:	6053      	str	r3, [r2, #4]
 800537c:	e057      	b.n	800542e <HAL_DMA_IRQHandler+0x3be>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a4d      	ldr	r2, [pc, #308]	@ (80054b8 <HAL_DMA_IRQHandler+0x448>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d04f      	beq.n	8005428 <HAL_DMA_IRQHandler+0x3b8>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a4b      	ldr	r2, [pc, #300]	@ (80054bc <HAL_DMA_IRQHandler+0x44c>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d048      	beq.n	8005424 <HAL_DMA_IRQHandler+0x3b4>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a4a      	ldr	r2, [pc, #296]	@ (80054c0 <HAL_DMA_IRQHandler+0x450>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d040      	beq.n	800541e <HAL_DMA_IRQHandler+0x3ae>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a48      	ldr	r2, [pc, #288]	@ (80054c4 <HAL_DMA_IRQHandler+0x454>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d038      	beq.n	8005418 <HAL_DMA_IRQHandler+0x3a8>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a47      	ldr	r2, [pc, #284]	@ (80054c8 <HAL_DMA_IRQHandler+0x458>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d030      	beq.n	8005412 <HAL_DMA_IRQHandler+0x3a2>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a45      	ldr	r2, [pc, #276]	@ (80054cc <HAL_DMA_IRQHandler+0x45c>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d028      	beq.n	800540c <HAL_DMA_IRQHandler+0x39c>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a3d      	ldr	r2, [pc, #244]	@ (80054b4 <HAL_DMA_IRQHandler+0x444>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d020      	beq.n	8005406 <HAL_DMA_IRQHandler+0x396>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a41      	ldr	r2, [pc, #260]	@ (80054d0 <HAL_DMA_IRQHandler+0x460>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d019      	beq.n	8005402 <HAL_DMA_IRQHandler+0x392>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a40      	ldr	r2, [pc, #256]	@ (80054d4 <HAL_DMA_IRQHandler+0x464>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d012      	beq.n	80053fe <HAL_DMA_IRQHandler+0x38e>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a3e      	ldr	r2, [pc, #248]	@ (80054d8 <HAL_DMA_IRQHandler+0x468>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d00a      	beq.n	80053f8 <HAL_DMA_IRQHandler+0x388>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a3d      	ldr	r2, [pc, #244]	@ (80054dc <HAL_DMA_IRQHandler+0x46c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d102      	bne.n	80053f2 <HAL_DMA_IRQHandler+0x382>
 80053ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80053f0:	e01b      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 80053f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80053f6:	e018      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 80053f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80053fc:	e015      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 80053fe:	2320      	movs	r3, #32
 8005400:	e013      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 8005402:	2302      	movs	r3, #2
 8005404:	e011      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 8005406:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800540a:	e00e      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 800540c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005410:	e00b      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 8005412:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005416:	e008      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 8005418:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800541c:	e005      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 800541e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005422:	e002      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 8005424:	2320      	movs	r3, #32
 8005426:	e000      	b.n	800542a <HAL_DMA_IRQHandler+0x3ba>
 8005428:	2302      	movs	r3, #2
 800542a:	4a2e      	ldr	r2, [pc, #184]	@ (80054e4 <HAL_DMA_IRQHandler+0x474>)
 800542c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800543a:	2b00      	cmp	r3, #0
 800543c:	d034      	beq.n	80054a8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005446:	e02f      	b.n	80054a8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544c:	2208      	movs	r2, #8
 800544e:	409a      	lsls	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	4013      	ands	r3, r2
 8005454:	2b00      	cmp	r3, #0
 8005456:	d028      	beq.n	80054aa <HAL_DMA_IRQHandler+0x43a>
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f003 0308 	and.w	r3, r3, #8
 800545e:	2b00      	cmp	r3, #0
 8005460:	d023      	beq.n	80054aa <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 020e 	bic.w	r2, r2, #14
 8005470:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547a:	2101      	movs	r1, #1
 800547c:	fa01 f202 	lsl.w	r2, r1, r2
 8005480:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800549c:	2b00      	cmp	r3, #0
 800549e:	d004      	beq.n	80054aa <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	4798      	blx	r3
    }
  }
  return;
 80054a8:	bf00      	nop
 80054aa:	bf00      	nop
}
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	40020080 	.word	0x40020080
 80054b8:	40020008 	.word	0x40020008
 80054bc:	4002001c 	.word	0x4002001c
 80054c0:	40020030 	.word	0x40020030
 80054c4:	40020044 	.word	0x40020044
 80054c8:	40020058 	.word	0x40020058
 80054cc:	4002006c 	.word	0x4002006c
 80054d0:	40020408 	.word	0x40020408
 80054d4:	4002041c 	.word	0x4002041c
 80054d8:	40020430 	.word	0x40020430
 80054dc:	40020444 	.word	0x40020444
 80054e0:	40020400 	.word	0x40020400
 80054e4:	40020000 	.word	0x40020000

080054e8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
 80054f4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054fe:	2101      	movs	r1, #1
 8005500:	fa01 f202 	lsl.w	r2, r1, r2
 8005504:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2b10      	cmp	r3, #16
 8005514:	d108      	bne.n	8005528 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68ba      	ldr	r2, [r7, #8]
 8005524:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005526:	e007      	b.n	8005538 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68ba      	ldr	r2, [r7, #8]
 800552e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	60da      	str	r2, [r3, #12]
}
 8005538:	bf00      	nop
 800553a:	3714      	adds	r7, #20
 800553c:	46bd      	mov	sp, r7
 800553e:	bc80      	pop	{r7}
 8005540:	4770      	bx	lr
	...

08005544 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005544:	b480      	push	{r7}
 8005546:	b08b      	sub	sp, #44	@ 0x2c
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800554e:	2300      	movs	r3, #0
 8005550:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005552:	2300      	movs	r3, #0
 8005554:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005556:	e169      	b.n	800582c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005558:	2201      	movs	r2, #1
 800555a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555c:	fa02 f303 	lsl.w	r3, r2, r3
 8005560:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	69fa      	ldr	r2, [r7, #28]
 8005568:	4013      	ands	r3, r2
 800556a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	429a      	cmp	r2, r3
 8005572:	f040 8158 	bne.w	8005826 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	4a9a      	ldr	r2, [pc, #616]	@ (80057e4 <HAL_GPIO_Init+0x2a0>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d05e      	beq.n	800563e <HAL_GPIO_Init+0xfa>
 8005580:	4a98      	ldr	r2, [pc, #608]	@ (80057e4 <HAL_GPIO_Init+0x2a0>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d875      	bhi.n	8005672 <HAL_GPIO_Init+0x12e>
 8005586:	4a98      	ldr	r2, [pc, #608]	@ (80057e8 <HAL_GPIO_Init+0x2a4>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d058      	beq.n	800563e <HAL_GPIO_Init+0xfa>
 800558c:	4a96      	ldr	r2, [pc, #600]	@ (80057e8 <HAL_GPIO_Init+0x2a4>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d86f      	bhi.n	8005672 <HAL_GPIO_Init+0x12e>
 8005592:	4a96      	ldr	r2, [pc, #600]	@ (80057ec <HAL_GPIO_Init+0x2a8>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d052      	beq.n	800563e <HAL_GPIO_Init+0xfa>
 8005598:	4a94      	ldr	r2, [pc, #592]	@ (80057ec <HAL_GPIO_Init+0x2a8>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d869      	bhi.n	8005672 <HAL_GPIO_Init+0x12e>
 800559e:	4a94      	ldr	r2, [pc, #592]	@ (80057f0 <HAL_GPIO_Init+0x2ac>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d04c      	beq.n	800563e <HAL_GPIO_Init+0xfa>
 80055a4:	4a92      	ldr	r2, [pc, #584]	@ (80057f0 <HAL_GPIO_Init+0x2ac>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d863      	bhi.n	8005672 <HAL_GPIO_Init+0x12e>
 80055aa:	4a92      	ldr	r2, [pc, #584]	@ (80057f4 <HAL_GPIO_Init+0x2b0>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d046      	beq.n	800563e <HAL_GPIO_Init+0xfa>
 80055b0:	4a90      	ldr	r2, [pc, #576]	@ (80057f4 <HAL_GPIO_Init+0x2b0>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d85d      	bhi.n	8005672 <HAL_GPIO_Init+0x12e>
 80055b6:	2b12      	cmp	r3, #18
 80055b8:	d82a      	bhi.n	8005610 <HAL_GPIO_Init+0xcc>
 80055ba:	2b12      	cmp	r3, #18
 80055bc:	d859      	bhi.n	8005672 <HAL_GPIO_Init+0x12e>
 80055be:	a201      	add	r2, pc, #4	@ (adr r2, 80055c4 <HAL_GPIO_Init+0x80>)
 80055c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c4:	0800563f 	.word	0x0800563f
 80055c8:	08005619 	.word	0x08005619
 80055cc:	0800562b 	.word	0x0800562b
 80055d0:	0800566d 	.word	0x0800566d
 80055d4:	08005673 	.word	0x08005673
 80055d8:	08005673 	.word	0x08005673
 80055dc:	08005673 	.word	0x08005673
 80055e0:	08005673 	.word	0x08005673
 80055e4:	08005673 	.word	0x08005673
 80055e8:	08005673 	.word	0x08005673
 80055ec:	08005673 	.word	0x08005673
 80055f0:	08005673 	.word	0x08005673
 80055f4:	08005673 	.word	0x08005673
 80055f8:	08005673 	.word	0x08005673
 80055fc:	08005673 	.word	0x08005673
 8005600:	08005673 	.word	0x08005673
 8005604:	08005673 	.word	0x08005673
 8005608:	08005621 	.word	0x08005621
 800560c:	08005635 	.word	0x08005635
 8005610:	4a79      	ldr	r2, [pc, #484]	@ (80057f8 <HAL_GPIO_Init+0x2b4>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d013      	beq.n	800563e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005616:	e02c      	b.n	8005672 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	623b      	str	r3, [r7, #32]
          break;
 800561e:	e029      	b.n	8005674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	3304      	adds	r3, #4
 8005626:	623b      	str	r3, [r7, #32]
          break;
 8005628:	e024      	b.n	8005674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	3308      	adds	r3, #8
 8005630:	623b      	str	r3, [r7, #32]
          break;
 8005632:	e01f      	b.n	8005674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	330c      	adds	r3, #12
 800563a:	623b      	str	r3, [r7, #32]
          break;
 800563c:	e01a      	b.n	8005674 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d102      	bne.n	800564c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005646:	2304      	movs	r3, #4
 8005648:	623b      	str	r3, [r7, #32]
          break;
 800564a:	e013      	b.n	8005674 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	2b01      	cmp	r3, #1
 8005652:	d105      	bne.n	8005660 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005654:	2308      	movs	r3, #8
 8005656:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	69fa      	ldr	r2, [r7, #28]
 800565c:	611a      	str	r2, [r3, #16]
          break;
 800565e:	e009      	b.n	8005674 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005660:	2308      	movs	r3, #8
 8005662:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	69fa      	ldr	r2, [r7, #28]
 8005668:	615a      	str	r2, [r3, #20]
          break;
 800566a:	e003      	b.n	8005674 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800566c:	2300      	movs	r3, #0
 800566e:	623b      	str	r3, [r7, #32]
          break;
 8005670:	e000      	b.n	8005674 <HAL_GPIO_Init+0x130>
          break;
 8005672:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	2bff      	cmp	r3, #255	@ 0xff
 8005678:	d801      	bhi.n	800567e <HAL_GPIO_Init+0x13a>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	e001      	b.n	8005682 <HAL_GPIO_Init+0x13e>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	3304      	adds	r3, #4
 8005682:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	2bff      	cmp	r3, #255	@ 0xff
 8005688:	d802      	bhi.n	8005690 <HAL_GPIO_Init+0x14c>
 800568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	e002      	b.n	8005696 <HAL_GPIO_Init+0x152>
 8005690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005692:	3b08      	subs	r3, #8
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	210f      	movs	r1, #15
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	fa01 f303 	lsl.w	r3, r1, r3
 80056a4:	43db      	mvns	r3, r3
 80056a6:	401a      	ands	r2, r3
 80056a8:	6a39      	ldr	r1, [r7, #32]
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	fa01 f303 	lsl.w	r3, r1, r3
 80056b0:	431a      	orrs	r2, r3
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 80b1 	beq.w	8005826 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80056c4:	4b4d      	ldr	r3, [pc, #308]	@ (80057fc <HAL_GPIO_Init+0x2b8>)
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	4a4c      	ldr	r2, [pc, #304]	@ (80057fc <HAL_GPIO_Init+0x2b8>)
 80056ca:	f043 0301 	orr.w	r3, r3, #1
 80056ce:	6193      	str	r3, [r2, #24]
 80056d0:	4b4a      	ldr	r3, [pc, #296]	@ (80057fc <HAL_GPIO_Init+0x2b8>)
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	f003 0301 	and.w	r3, r3, #1
 80056d8:	60bb      	str	r3, [r7, #8]
 80056da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80056dc:	4a48      	ldr	r2, [pc, #288]	@ (8005800 <HAL_GPIO_Init+0x2bc>)
 80056de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e0:	089b      	lsrs	r3, r3, #2
 80056e2:	3302      	adds	r3, #2
 80056e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	f003 0303 	and.w	r3, r3, #3
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	220f      	movs	r2, #15
 80056f4:	fa02 f303 	lsl.w	r3, r2, r3
 80056f8:	43db      	mvns	r3, r3
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	4013      	ands	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a40      	ldr	r2, [pc, #256]	@ (8005804 <HAL_GPIO_Init+0x2c0>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d013      	beq.n	8005730 <HAL_GPIO_Init+0x1ec>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a3f      	ldr	r2, [pc, #252]	@ (8005808 <HAL_GPIO_Init+0x2c4>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d00d      	beq.n	800572c <HAL_GPIO_Init+0x1e8>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a3e      	ldr	r2, [pc, #248]	@ (800580c <HAL_GPIO_Init+0x2c8>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d007      	beq.n	8005728 <HAL_GPIO_Init+0x1e4>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a3d      	ldr	r2, [pc, #244]	@ (8005810 <HAL_GPIO_Init+0x2cc>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d101      	bne.n	8005724 <HAL_GPIO_Init+0x1e0>
 8005720:	2303      	movs	r3, #3
 8005722:	e006      	b.n	8005732 <HAL_GPIO_Init+0x1ee>
 8005724:	2304      	movs	r3, #4
 8005726:	e004      	b.n	8005732 <HAL_GPIO_Init+0x1ee>
 8005728:	2302      	movs	r3, #2
 800572a:	e002      	b.n	8005732 <HAL_GPIO_Init+0x1ee>
 800572c:	2301      	movs	r3, #1
 800572e:	e000      	b.n	8005732 <HAL_GPIO_Init+0x1ee>
 8005730:	2300      	movs	r3, #0
 8005732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005734:	f002 0203 	and.w	r2, r2, #3
 8005738:	0092      	lsls	r2, r2, #2
 800573a:	4093      	lsls	r3, r2
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	4313      	orrs	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005742:	492f      	ldr	r1, [pc, #188]	@ (8005800 <HAL_GPIO_Init+0x2bc>)
 8005744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005746:	089b      	lsrs	r3, r3, #2
 8005748:	3302      	adds	r3, #2
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d006      	beq.n	800576a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800575c:	4b2d      	ldr	r3, [pc, #180]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 800575e:	689a      	ldr	r2, [r3, #8]
 8005760:	492c      	ldr	r1, [pc, #176]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	4313      	orrs	r3, r2
 8005766:	608b      	str	r3, [r1, #8]
 8005768:	e006      	b.n	8005778 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800576a:	4b2a      	ldr	r3, [pc, #168]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 800576c:	689a      	ldr	r2, [r3, #8]
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	43db      	mvns	r3, r3
 8005772:	4928      	ldr	r1, [pc, #160]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 8005774:	4013      	ands	r3, r2
 8005776:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d006      	beq.n	8005792 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005784:	4b23      	ldr	r3, [pc, #140]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 8005786:	68da      	ldr	r2, [r3, #12]
 8005788:	4922      	ldr	r1, [pc, #136]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	4313      	orrs	r3, r2
 800578e:	60cb      	str	r3, [r1, #12]
 8005790:	e006      	b.n	80057a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005792:	4b20      	ldr	r3, [pc, #128]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	43db      	mvns	r3, r3
 800579a:	491e      	ldr	r1, [pc, #120]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 800579c:	4013      	ands	r3, r2
 800579e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d006      	beq.n	80057ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80057ac:	4b19      	ldr	r3, [pc, #100]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	4918      	ldr	r1, [pc, #96]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	604b      	str	r3, [r1, #4]
 80057b8:	e006      	b.n	80057c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80057ba:	4b16      	ldr	r3, [pc, #88]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 80057bc:	685a      	ldr	r2, [r3, #4]
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	43db      	mvns	r3, r3
 80057c2:	4914      	ldr	r1, [pc, #80]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d021      	beq.n	8005818 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80057d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	490e      	ldr	r1, [pc, #56]	@ (8005814 <HAL_GPIO_Init+0x2d0>)
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	4313      	orrs	r3, r2
 80057de:	600b      	str	r3, [r1, #0]
 80057e0:	e021      	b.n	8005826 <HAL_GPIO_Init+0x2e2>
 80057e2:	bf00      	nop
 80057e4:	10320000 	.word	0x10320000
 80057e8:	10310000 	.word	0x10310000
 80057ec:	10220000 	.word	0x10220000
 80057f0:	10210000 	.word	0x10210000
 80057f4:	10120000 	.word	0x10120000
 80057f8:	10110000 	.word	0x10110000
 80057fc:	40021000 	.word	0x40021000
 8005800:	40010000 	.word	0x40010000
 8005804:	40010800 	.word	0x40010800
 8005808:	40010c00 	.word	0x40010c00
 800580c:	40011000 	.word	0x40011000
 8005810:	40011400 	.word	0x40011400
 8005814:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005818:	4b0b      	ldr	r3, [pc, #44]	@ (8005848 <HAL_GPIO_Init+0x304>)
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	43db      	mvns	r3, r3
 8005820:	4909      	ldr	r1, [pc, #36]	@ (8005848 <HAL_GPIO_Init+0x304>)
 8005822:	4013      	ands	r3, r2
 8005824:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005828:	3301      	adds	r3, #1
 800582a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005832:	fa22 f303 	lsr.w	r3, r2, r3
 8005836:	2b00      	cmp	r3, #0
 8005838:	f47f ae8e 	bne.w	8005558 <HAL_GPIO_Init+0x14>
  }
}
 800583c:	bf00      	nop
 800583e:	bf00      	nop
 8005840:	372c      	adds	r7, #44	@ 0x2c
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr
 8005848:	40010400 	.word	0x40010400

0800584c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800584c:	b480      	push	{r7}
 800584e:	b083      	sub	sp, #12
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	460b      	mov	r3, r1
 8005856:	807b      	strh	r3, [r7, #2]
 8005858:	4613      	mov	r3, r2
 800585a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800585c:	787b      	ldrb	r3, [r7, #1]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d003      	beq.n	800586a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005862:	887a      	ldrh	r2, [r7, #2]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005868:	e003      	b.n	8005872 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800586a:	887b      	ldrh	r3, [r7, #2]
 800586c:	041a      	lsls	r2, r3, #16
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	611a      	str	r2, [r3, #16]
}
 8005872:	bf00      	nop
 8005874:	370c      	adds	r7, #12
 8005876:	46bd      	mov	sp, r7
 8005878:	bc80      	pop	{r7}
 800587a:	4770      	bx	lr

0800587c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	460b      	mov	r3, r1
 8005886:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800588e:	887a      	ldrh	r2, [r7, #2]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	4013      	ands	r3, r2
 8005894:	041a      	lsls	r2, r3, #16
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	43d9      	mvns	r1, r3
 800589a:	887b      	ldrh	r3, [r7, #2]
 800589c:	400b      	ands	r3, r1
 800589e:	431a      	orrs	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	611a      	str	r2, [r3, #16]
}
 80058a4:	bf00      	nop
 80058a6:	3714      	adds	r7, #20
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bc80      	pop	{r7}
 80058ac:	4770      	bx	lr
	...

080058b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d101      	bne.n	80058c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e304      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f000 8087 	beq.w	80059de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80058d0:	4b92      	ldr	r3, [pc, #584]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f003 030c 	and.w	r3, r3, #12
 80058d8:	2b04      	cmp	r3, #4
 80058da:	d00c      	beq.n	80058f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80058dc:	4b8f      	ldr	r3, [pc, #572]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	f003 030c 	and.w	r3, r3, #12
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d112      	bne.n	800590e <HAL_RCC_OscConfig+0x5e>
 80058e8:	4b8c      	ldr	r3, [pc, #560]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058f4:	d10b      	bne.n	800590e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f6:	4b89      	ldr	r3, [pc, #548]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d06c      	beq.n	80059dc <HAL_RCC_OscConfig+0x12c>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d168      	bne.n	80059dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e2de      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005916:	d106      	bne.n	8005926 <HAL_RCC_OscConfig+0x76>
 8005918:	4b80      	ldr	r3, [pc, #512]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a7f      	ldr	r2, [pc, #508]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 800591e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005922:	6013      	str	r3, [r2, #0]
 8005924:	e02e      	b.n	8005984 <HAL_RCC_OscConfig+0xd4>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10c      	bne.n	8005948 <HAL_RCC_OscConfig+0x98>
 800592e:	4b7b      	ldr	r3, [pc, #492]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a7a      	ldr	r2, [pc, #488]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005934:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005938:	6013      	str	r3, [r2, #0]
 800593a:	4b78      	ldr	r3, [pc, #480]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a77      	ldr	r2, [pc, #476]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005940:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005944:	6013      	str	r3, [r2, #0]
 8005946:	e01d      	b.n	8005984 <HAL_RCC_OscConfig+0xd4>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005950:	d10c      	bne.n	800596c <HAL_RCC_OscConfig+0xbc>
 8005952:	4b72      	ldr	r3, [pc, #456]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a71      	ldr	r2, [pc, #452]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005958:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800595c:	6013      	str	r3, [r2, #0]
 800595e:	4b6f      	ldr	r3, [pc, #444]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a6e      	ldr	r2, [pc, #440]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	e00b      	b.n	8005984 <HAL_RCC_OscConfig+0xd4>
 800596c:	4b6b      	ldr	r3, [pc, #428]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a6a      	ldr	r2, [pc, #424]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005972:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005976:	6013      	str	r3, [r2, #0]
 8005978:	4b68      	ldr	r3, [pc, #416]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a67      	ldr	r2, [pc, #412]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 800597e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005982:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d013      	beq.n	80059b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800598c:	f7fd fe92 	bl	80036b4 <HAL_GetTick>
 8005990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005992:	e008      	b.n	80059a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005994:	f7fd fe8e 	bl	80036b4 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b64      	cmp	r3, #100	@ 0x64
 80059a0:	d901      	bls.n	80059a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e292      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059a6:	4b5d      	ldr	r3, [pc, #372]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d0f0      	beq.n	8005994 <HAL_RCC_OscConfig+0xe4>
 80059b2:	e014      	b.n	80059de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059b4:	f7fd fe7e 	bl	80036b4 <HAL_GetTick>
 80059b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ba:	e008      	b.n	80059ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059bc:	f7fd fe7a 	bl	80036b4 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	2b64      	cmp	r3, #100	@ 0x64
 80059c8:	d901      	bls.n	80059ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e27e      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ce:	4b53      	ldr	r3, [pc, #332]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1f0      	bne.n	80059bc <HAL_RCC_OscConfig+0x10c>
 80059da:	e000      	b.n	80059de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d063      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80059ea:	4b4c      	ldr	r3, [pc, #304]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f003 030c 	and.w	r3, r3, #12
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00b      	beq.n	8005a0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80059f6:	4b49      	ldr	r3, [pc, #292]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	f003 030c 	and.w	r3, r3, #12
 80059fe:	2b08      	cmp	r3, #8
 8005a00:	d11c      	bne.n	8005a3c <HAL_RCC_OscConfig+0x18c>
 8005a02:	4b46      	ldr	r3, [pc, #280]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d116      	bne.n	8005a3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a0e:	4b43      	ldr	r3, [pc, #268]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d005      	beq.n	8005a26 <HAL_RCC_OscConfig+0x176>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d001      	beq.n	8005a26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e252      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a26:	4b3d      	ldr	r3, [pc, #244]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	00db      	lsls	r3, r3, #3
 8005a34:	4939      	ldr	r1, [pc, #228]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005a36:	4313      	orrs	r3, r2
 8005a38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a3a:	e03a      	b.n	8005ab2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	695b      	ldr	r3, [r3, #20]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d020      	beq.n	8005a86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a44:	4b36      	ldr	r3, [pc, #216]	@ (8005b20 <HAL_RCC_OscConfig+0x270>)
 8005a46:	2201      	movs	r2, #1
 8005a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4a:	f7fd fe33 	bl	80036b4 <HAL_GetTick>
 8005a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a50:	e008      	b.n	8005a64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a52:	f7fd fe2f 	bl	80036b4 <HAL_GetTick>
 8005a56:	4602      	mov	r2, r0
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d901      	bls.n	8005a64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e233      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a64:	4b2d      	ldr	r3, [pc, #180]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0302 	and.w	r3, r3, #2
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d0f0      	beq.n	8005a52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a70:	4b2a      	ldr	r3, [pc, #168]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	00db      	lsls	r3, r3, #3
 8005a7e:	4927      	ldr	r1, [pc, #156]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	600b      	str	r3, [r1, #0]
 8005a84:	e015      	b.n	8005ab2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a86:	4b26      	ldr	r3, [pc, #152]	@ (8005b20 <HAL_RCC_OscConfig+0x270>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a8c:	f7fd fe12 	bl	80036b4 <HAL_GetTick>
 8005a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a92:	e008      	b.n	8005aa6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a94:	f7fd fe0e 	bl	80036b4 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e212      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1f0      	bne.n	8005a94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d03a      	beq.n	8005b34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	69db      	ldr	r3, [r3, #28]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d019      	beq.n	8005afa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ac6:	4b17      	ldr	r3, [pc, #92]	@ (8005b24 <HAL_RCC_OscConfig+0x274>)
 8005ac8:	2201      	movs	r2, #1
 8005aca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005acc:	f7fd fdf2 	bl	80036b4 <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ad2:	e008      	b.n	8005ae6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ad4:	f7fd fdee 	bl	80036b4 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e1f2      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8005b1c <HAL_RCC_OscConfig+0x26c>)
 8005ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d0f0      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005af2:	2001      	movs	r0, #1
 8005af4:	f000 fbca 	bl	800628c <RCC_Delay>
 8005af8:	e01c      	b.n	8005b34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005afa:	4b0a      	ldr	r3, [pc, #40]	@ (8005b24 <HAL_RCC_OscConfig+0x274>)
 8005afc:	2200      	movs	r2, #0
 8005afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b00:	f7fd fdd8 	bl	80036b4 <HAL_GetTick>
 8005b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b06:	e00f      	b.n	8005b28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b08:	f7fd fdd4 	bl	80036b4 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d908      	bls.n	8005b28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e1d8      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
 8005b1a:	bf00      	nop
 8005b1c:	40021000 	.word	0x40021000
 8005b20:	42420000 	.word	0x42420000
 8005b24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b28:	4b9b      	ldr	r3, [pc, #620]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2c:	f003 0302 	and.w	r3, r3, #2
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1e9      	bne.n	8005b08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0304 	and.w	r3, r3, #4
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 80a6 	beq.w	8005c8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b42:	2300      	movs	r3, #0
 8005b44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b46:	4b94      	ldr	r3, [pc, #592]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005b48:	69db      	ldr	r3, [r3, #28]
 8005b4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d10d      	bne.n	8005b6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b52:	4b91      	ldr	r3, [pc, #580]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	4a90      	ldr	r2, [pc, #576]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005b58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b5c:	61d3      	str	r3, [r2, #28]
 8005b5e:	4b8e      	ldr	r3, [pc, #568]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005b60:	69db      	ldr	r3, [r3, #28]
 8005b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b66:	60bb      	str	r3, [r7, #8]
 8005b68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b6e:	4b8b      	ldr	r3, [pc, #556]	@ (8005d9c <HAL_RCC_OscConfig+0x4ec>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d118      	bne.n	8005bac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b7a:	4b88      	ldr	r3, [pc, #544]	@ (8005d9c <HAL_RCC_OscConfig+0x4ec>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a87      	ldr	r2, [pc, #540]	@ (8005d9c <HAL_RCC_OscConfig+0x4ec>)
 8005b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b86:	f7fd fd95 	bl	80036b4 <HAL_GetTick>
 8005b8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b8c:	e008      	b.n	8005ba0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b8e:	f7fd fd91 	bl	80036b4 <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	2b64      	cmp	r3, #100	@ 0x64
 8005b9a:	d901      	bls.n	8005ba0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	e195      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ba0:	4b7e      	ldr	r3, [pc, #504]	@ (8005d9c <HAL_RCC_OscConfig+0x4ec>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d0f0      	beq.n	8005b8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d106      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x312>
 8005bb4:	4b78      	ldr	r3, [pc, #480]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bb6:	6a1b      	ldr	r3, [r3, #32]
 8005bb8:	4a77      	ldr	r2, [pc, #476]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bba:	f043 0301 	orr.w	r3, r3, #1
 8005bbe:	6213      	str	r3, [r2, #32]
 8005bc0:	e02d      	b.n	8005c1e <HAL_RCC_OscConfig+0x36e>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d10c      	bne.n	8005be4 <HAL_RCC_OscConfig+0x334>
 8005bca:	4b73      	ldr	r3, [pc, #460]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	4a72      	ldr	r2, [pc, #456]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bd0:	f023 0301 	bic.w	r3, r3, #1
 8005bd4:	6213      	str	r3, [r2, #32]
 8005bd6:	4b70      	ldr	r3, [pc, #448]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	4a6f      	ldr	r2, [pc, #444]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bdc:	f023 0304 	bic.w	r3, r3, #4
 8005be0:	6213      	str	r3, [r2, #32]
 8005be2:	e01c      	b.n	8005c1e <HAL_RCC_OscConfig+0x36e>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	691b      	ldr	r3, [r3, #16]
 8005be8:	2b05      	cmp	r3, #5
 8005bea:	d10c      	bne.n	8005c06 <HAL_RCC_OscConfig+0x356>
 8005bec:	4b6a      	ldr	r3, [pc, #424]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bee:	6a1b      	ldr	r3, [r3, #32]
 8005bf0:	4a69      	ldr	r2, [pc, #420]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bf2:	f043 0304 	orr.w	r3, r3, #4
 8005bf6:	6213      	str	r3, [r2, #32]
 8005bf8:	4b67      	ldr	r3, [pc, #412]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bfa:	6a1b      	ldr	r3, [r3, #32]
 8005bfc:	4a66      	ldr	r2, [pc, #408]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005bfe:	f043 0301 	orr.w	r3, r3, #1
 8005c02:	6213      	str	r3, [r2, #32]
 8005c04:	e00b      	b.n	8005c1e <HAL_RCC_OscConfig+0x36e>
 8005c06:	4b64      	ldr	r3, [pc, #400]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	4a63      	ldr	r2, [pc, #396]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005c0c:	f023 0301 	bic.w	r3, r3, #1
 8005c10:	6213      	str	r3, [r2, #32]
 8005c12:	4b61      	ldr	r3, [pc, #388]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	4a60      	ldr	r2, [pc, #384]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005c18:	f023 0304 	bic.w	r3, r3, #4
 8005c1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	691b      	ldr	r3, [r3, #16]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d015      	beq.n	8005c52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c26:	f7fd fd45 	bl	80036b4 <HAL_GetTick>
 8005c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c2c:	e00a      	b.n	8005c44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c2e:	f7fd fd41 	bl	80036b4 <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d901      	bls.n	8005c44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e143      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c44:	4b54      	ldr	r3, [pc, #336]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	f003 0302 	and.w	r3, r3, #2
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d0ee      	beq.n	8005c2e <HAL_RCC_OscConfig+0x37e>
 8005c50:	e014      	b.n	8005c7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c52:	f7fd fd2f 	bl	80036b4 <HAL_GetTick>
 8005c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c58:	e00a      	b.n	8005c70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c5a:	f7fd fd2b 	bl	80036b4 <HAL_GetTick>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e12d      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c70:	4b49      	ldr	r3, [pc, #292]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005c72:	6a1b      	ldr	r3, [r3, #32]
 8005c74:	f003 0302 	and.w	r3, r3, #2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1ee      	bne.n	8005c5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005c7c:	7dfb      	ldrb	r3, [r7, #23]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d105      	bne.n	8005c8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c82:	4b45      	ldr	r3, [pc, #276]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	4a44      	ldr	r2, [pc, #272]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005c88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c8c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 808c 	beq.w	8005db0 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005c98:	4b3f      	ldr	r3, [pc, #252]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ca4:	d10e      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005ca6:	4b3c      	ldr	r3, [pc, #240]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005cae:	2b08      	cmp	r3, #8
 8005cb0:	d108      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8005cb2:	4b39      	ldr	r3, [pc, #228]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cbe:	d101      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e103      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d14e      	bne.n	8005d6a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005ccc:	4b32      	ldr	r3, [pc, #200]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d009      	beq.n	8005cec <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8005cd8:	4b2f      	ldr	r3, [pc, #188]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cdc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d001      	beq.n	8005cec <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e0ef      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005cec:	4b2c      	ldr	r3, [pc, #176]	@ (8005da0 <HAL_RCC_OscConfig+0x4f0>)
 8005cee:	2200      	movs	r2, #0
 8005cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cf2:	f7fd fcdf 	bl	80036b4 <HAL_GetTick>
 8005cf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005cf8:	e008      	b.n	8005d0c <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005cfa:	f7fd fcdb 	bl	80036b4 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	2b64      	cmp	r3, #100	@ 0x64
 8005d06:	d901      	bls.n	8005d0c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e0df      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005d0c:	4b22      	ldr	r3, [pc, #136]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1f0      	bne.n	8005cfa <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8005d18:	4b1f      	ldr	r3, [pc, #124]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d24:	491c      	ldr	r1, [pc, #112]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8005d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d36:	4918      	ldr	r1, [pc, #96]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8005d3c:	4b18      	ldr	r3, [pc, #96]	@ (8005da0 <HAL_RCC_OscConfig+0x4f0>)
 8005d3e:	2201      	movs	r2, #1
 8005d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d42:	f7fd fcb7 	bl	80036b4 <HAL_GetTick>
 8005d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005d48:	e008      	b.n	8005d5c <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005d4a:	f7fd fcb3 	bl	80036b4 <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	2b64      	cmp	r3, #100	@ 0x64
 8005d56:	d901      	bls.n	8005d5c <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e0b7      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d0f0      	beq.n	8005d4a <HAL_RCC_OscConfig+0x49a>
 8005d68:	e022      	b.n	8005db0 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8005d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8005d98 <HAL_RCC_OscConfig+0x4e8>)
 8005d70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005d76:	4b0a      	ldr	r3, [pc, #40]	@ (8005da0 <HAL_RCC_OscConfig+0x4f0>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d7c:	f7fd fc9a 	bl	80036b4 <HAL_GetTick>
 8005d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005d82:	e00f      	b.n	8005da4 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005d84:	f7fd fc96 	bl	80036b4 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b64      	cmp	r3, #100	@ 0x64
 8005d90:	d908      	bls.n	8005da4 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e09a      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
 8005d96:	bf00      	nop
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	40007000 	.word	0x40007000
 8005da0:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005da4:	4b4b      	ldr	r3, [pc, #300]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1e9      	bne.n	8005d84 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	f000 8088 	beq.w	8005eca <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005dba:	4b46      	ldr	r3, [pc, #280]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f003 030c 	and.w	r3, r3, #12
 8005dc2:	2b08      	cmp	r3, #8
 8005dc4:	d068      	beq.n	8005e98 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d14d      	bne.n	8005e6a <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dce:	4b42      	ldr	r3, [pc, #264]	@ (8005ed8 <HAL_RCC_OscConfig+0x628>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd4:	f7fd fc6e 	bl	80036b4 <HAL_GetTick>
 8005dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005dda:	e008      	b.n	8005dee <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ddc:	f7fd fc6a 	bl	80036b4 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e06e      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005dee:	4b39      	ldr	r3, [pc, #228]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1f0      	bne.n	8005ddc <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e02:	d10f      	bne.n	8005e24 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8005e04:	4b33      	ldr	r3, [pc, #204]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	4931      	ldr	r1, [pc, #196]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005e12:	4b30      	ldr	r3, [pc, #192]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e16:	f023 020f 	bic.w	r2, r3, #15
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	492d      	ldr	r1, [pc, #180]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e24:	4b2b      	ldr	r3, [pc, #172]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e34:	430b      	orrs	r3, r1
 8005e36:	4927      	ldr	r1, [pc, #156]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e3c:	4b26      	ldr	r3, [pc, #152]	@ (8005ed8 <HAL_RCC_OscConfig+0x628>)
 8005e3e:	2201      	movs	r2, #1
 8005e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e42:	f7fd fc37 	bl	80036b4 <HAL_GetTick>
 8005e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e48:	e008      	b.n	8005e5c <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e4a:	f7fd fc33 	bl	80036b4 <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d901      	bls.n	8005e5c <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e037      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d0f0      	beq.n	8005e4a <HAL_RCC_OscConfig+0x59a>
 8005e68:	e02f      	b.n	8005eca <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e6a:	4b1b      	ldr	r3, [pc, #108]	@ (8005ed8 <HAL_RCC_OscConfig+0x628>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e70:	f7fd fc20 	bl	80036b4 <HAL_GetTick>
 8005e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e76:	e008      	b.n	8005e8a <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e78:	f7fd fc1c 	bl	80036b4 <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	2b02      	cmp	r3, #2
 8005e84:	d901      	bls.n	8005e8a <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e020      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e8a:	4b12      	ldr	r3, [pc, #72]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1f0      	bne.n	8005e78 <HAL_RCC_OscConfig+0x5c8>
 8005e96:	e018      	b.n	8005eca <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a1b      	ldr	r3, [r3, #32]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d101      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e013      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed4 <HAL_RCC_OscConfig+0x624>)
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d106      	bne.n	8005ec6 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d001      	beq.n	8005eca <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e000      	b.n	8005ecc <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3718      	adds	r7, #24
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	40021000 	.word	0x40021000
 8005ed8:	42420060 	.word	0x42420060

08005edc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d101      	bne.n	8005ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e0d0      	b.n	8006092 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ef0:	4b6a      	ldr	r3, [pc, #424]	@ (800609c <HAL_RCC_ClockConfig+0x1c0>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0307 	and.w	r3, r3, #7
 8005ef8:	683a      	ldr	r2, [r7, #0]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d910      	bls.n	8005f20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005efe:	4b67      	ldr	r3, [pc, #412]	@ (800609c <HAL_RCC_ClockConfig+0x1c0>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f023 0207 	bic.w	r2, r3, #7
 8005f06:	4965      	ldr	r1, [pc, #404]	@ (800609c <HAL_RCC_ClockConfig+0x1c0>)
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f0e:	4b63      	ldr	r3, [pc, #396]	@ (800609c <HAL_RCC_ClockConfig+0x1c0>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0307 	and.w	r3, r3, #7
 8005f16:	683a      	ldr	r2, [r7, #0]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d001      	beq.n	8005f20 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e0b8      	b.n	8006092 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d020      	beq.n	8005f6e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0304 	and.w	r3, r3, #4
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d005      	beq.n	8005f44 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f38:	4b59      	ldr	r3, [pc, #356]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	4a58      	ldr	r2, [pc, #352]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005f3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005f42:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 0308 	and.w	r3, r3, #8
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d005      	beq.n	8005f5c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f50:	4b53      	ldr	r3, [pc, #332]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	4a52      	ldr	r2, [pc, #328]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005f56:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005f5a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f5c:	4b50      	ldr	r3, [pc, #320]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	494d      	ldr	r1, [pc, #308]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d040      	beq.n	8005ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d107      	bne.n	8005f92 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f82:	4b47      	ldr	r3, [pc, #284]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d115      	bne.n	8005fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e07f      	b.n	8006092 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d107      	bne.n	8005faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f9a:	4b41      	ldr	r3, [pc, #260]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d109      	bne.n	8005fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e073      	b.n	8006092 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005faa:	4b3d      	ldr	r3, [pc, #244]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e06b      	b.n	8006092 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fba:	4b39      	ldr	r3, [pc, #228]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f023 0203 	bic.w	r2, r3, #3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	4936      	ldr	r1, [pc, #216]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fcc:	f7fd fb72 	bl	80036b4 <HAL_GetTick>
 8005fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fd2:	e00a      	b.n	8005fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fd4:	f7fd fb6e 	bl	80036b4 <HAL_GetTick>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d901      	bls.n	8005fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e053      	b.n	8006092 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fea:	4b2d      	ldr	r3, [pc, #180]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f003 020c 	and.w	r2, r3, #12
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d1eb      	bne.n	8005fd4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ffc:	4b27      	ldr	r3, [pc, #156]	@ (800609c <HAL_RCC_ClockConfig+0x1c0>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0307 	and.w	r3, r3, #7
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	429a      	cmp	r2, r3
 8006008:	d210      	bcs.n	800602c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800600a:	4b24      	ldr	r3, [pc, #144]	@ (800609c <HAL_RCC_ClockConfig+0x1c0>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f023 0207 	bic.w	r2, r3, #7
 8006012:	4922      	ldr	r1, [pc, #136]	@ (800609c <HAL_RCC_ClockConfig+0x1c0>)
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	4313      	orrs	r3, r2
 8006018:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800601a:	4b20      	ldr	r3, [pc, #128]	@ (800609c <HAL_RCC_ClockConfig+0x1c0>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0307 	and.w	r3, r3, #7
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	429a      	cmp	r2, r3
 8006026:	d001      	beq.n	800602c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	e032      	b.n	8006092 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0304 	and.w	r3, r3, #4
 8006034:	2b00      	cmp	r3, #0
 8006036:	d008      	beq.n	800604a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006038:	4b19      	ldr	r3, [pc, #100]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	4916      	ldr	r1, [pc, #88]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8006046:	4313      	orrs	r3, r2
 8006048:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0308 	and.w	r3, r3, #8
 8006052:	2b00      	cmp	r3, #0
 8006054:	d009      	beq.n	800606a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006056:	4b12      	ldr	r3, [pc, #72]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	00db      	lsls	r3, r3, #3
 8006064:	490e      	ldr	r1, [pc, #56]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8006066:	4313      	orrs	r3, r2
 8006068:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800606a:	f000 f821 	bl	80060b0 <HAL_RCC_GetSysClockFreq>
 800606e:	4602      	mov	r2, r0
 8006070:	4b0b      	ldr	r3, [pc, #44]	@ (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	091b      	lsrs	r3, r3, #4
 8006076:	f003 030f 	and.w	r3, r3, #15
 800607a:	490a      	ldr	r1, [pc, #40]	@ (80060a4 <HAL_RCC_ClockConfig+0x1c8>)
 800607c:	5ccb      	ldrb	r3, [r1, r3]
 800607e:	fa22 f303 	lsr.w	r3, r2, r3
 8006082:	4a09      	ldr	r2, [pc, #36]	@ (80060a8 <HAL_RCC_ClockConfig+0x1cc>)
 8006084:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006086:	4b09      	ldr	r3, [pc, #36]	@ (80060ac <HAL_RCC_ClockConfig+0x1d0>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f7fd fad0 	bl	8003630 <HAL_InitTick>

  return HAL_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
 800609a:	bf00      	nop
 800609c:	40022000 	.word	0x40022000
 80060a0:	40021000 	.word	0x40021000
 80060a4:	08009f34 	.word	0x08009f34
 80060a8:	2000006c 	.word	0x2000006c
 80060ac:	20000070 	.word	0x20000070

080060b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060b4:	b08e      	sub	sp, #56	@ 0x38
 80060b6:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060bc:	2300      	movs	r3, #0
 80060be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060c0:	2300      	movs	r3, #0
 80060c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80060c4:	2300      	movs	r3, #0
 80060c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	633b      	str	r3, [r7, #48]	@ 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 80060cc:	2300      	movs	r3, #0
 80060ce:	623b      	str	r3, [r7, #32]
 80060d0:	2300      	movs	r3, #0
 80060d2:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80060d4:	4b4e      	ldr	r3, [pc, #312]	@ (8006210 <HAL_RCC_GetSysClockFreq+0x160>)
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80060da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060dc:	f003 030c 	and.w	r3, r3, #12
 80060e0:	2b04      	cmp	r3, #4
 80060e2:	d002      	beq.n	80060ea <HAL_RCC_GetSysClockFreq+0x3a>
 80060e4:	2b08      	cmp	r3, #8
 80060e6:	d003      	beq.n	80060f0 <HAL_RCC_GetSysClockFreq+0x40>
 80060e8:	e089      	b.n	80061fe <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80060ea:	4b4a      	ldr	r3, [pc, #296]	@ (8006214 <HAL_RCC_GetSysClockFreq+0x164>)
 80060ec:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80060ee:	e089      	b.n	8006204 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80060f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f2:	0c9b      	lsrs	r3, r3, #18
 80060f4:	f003 020f 	and.w	r2, r3, #15
 80060f8:	4b47      	ldr	r3, [pc, #284]	@ (8006218 <HAL_RCC_GetSysClockFreq+0x168>)
 80060fa:	5c9b      	ldrb	r3, [r3, r2]
 80060fc:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80060fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006100:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006104:	2b00      	cmp	r3, #0
 8006106:	d072      	beq.n	80061ee <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8006108:	4b41      	ldr	r3, [pc, #260]	@ (8006210 <HAL_RCC_GetSysClockFreq+0x160>)
 800610a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610c:	f003 020f 	and.w	r2, r3, #15
 8006110:	4b42      	ldr	r3, [pc, #264]	@ (800621c <HAL_RCC_GetSysClockFreq+0x16c>)
 8006112:	5c9b      	ldrb	r3, [r3, r2]
 8006114:	62bb      	str	r3, [r7, #40]	@ 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8006116:	4b3e      	ldr	r3, [pc, #248]	@ (8006210 <HAL_RCC_GetSysClockFreq+0x160>)
 8006118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d053      	beq.n	80061ca <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8006122:	4b3b      	ldr	r3, [pc, #236]	@ (8006210 <HAL_RCC_GetSysClockFreq+0x160>)
 8006124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006126:	091b      	lsrs	r3, r3, #4
 8006128:	f003 030f 	and.w	r3, r3, #15
 800612c:	3301      	adds	r3, #1
 800612e:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8006130:	4b37      	ldr	r3, [pc, #220]	@ (8006210 <HAL_RCC_GetSysClockFreq+0x160>)
 8006132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006134:	0a1b      	lsrs	r3, r3, #8
 8006136:	f003 030f 	and.w	r3, r3, #15
 800613a:	3302      	adds	r3, #2
 800613c:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	2200      	movs	r2, #0
 8006142:	469a      	mov	sl, r3
 8006144:	4693      	mov	fp, r2
 8006146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006148:	2200      	movs	r2, #0
 800614a:	613b      	str	r3, [r7, #16]
 800614c:	617a      	str	r2, [r7, #20]
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	fb03 f20b 	mul.w	r2, r3, fp
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	fb0a f303 	mul.w	r3, sl, r3
 800615a:	4413      	add	r3, r2
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	fbaa 0102 	umull	r0, r1, sl, r2
 8006162:	440b      	add	r3, r1
 8006164:	4619      	mov	r1, r3
 8006166:	4b2b      	ldr	r3, [pc, #172]	@ (8006214 <HAL_RCC_GetSysClockFreq+0x164>)
 8006168:	fb03 f201 	mul.w	r2, r3, r1
 800616c:	2300      	movs	r3, #0
 800616e:	fb00 f303 	mul.w	r3, r0, r3
 8006172:	4413      	add	r3, r2
 8006174:	4a27      	ldr	r2, [pc, #156]	@ (8006214 <HAL_RCC_GetSysClockFreq+0x164>)
 8006176:	fba0 4502 	umull	r4, r5, r0, r2
 800617a:	442b      	add	r3, r5
 800617c:	461d      	mov	r5, r3
 800617e:	6a3b      	ldr	r3, [r7, #32]
 8006180:	2200      	movs	r2, #0
 8006182:	60bb      	str	r3, [r7, #8]
 8006184:	60fa      	str	r2, [r7, #12]
 8006186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006188:	2200      	movs	r2, #0
 800618a:	603b      	str	r3, [r7, #0]
 800618c:	607a      	str	r2, [r7, #4]
 800618e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006192:	460b      	mov	r3, r1
 8006194:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006198:	4652      	mov	r2, sl
 800619a:	fb02 f203 	mul.w	r2, r2, r3
 800619e:	465b      	mov	r3, fp
 80061a0:	4684      	mov	ip, r0
 80061a2:	fb0c f303 	mul.w	r3, ip, r3
 80061a6:	4413      	add	r3, r2
 80061a8:	4602      	mov	r2, r0
 80061aa:	4651      	mov	r1, sl
 80061ac:	fba2 8901 	umull	r8, r9, r2, r1
 80061b0:	444b      	add	r3, r9
 80061b2:	4699      	mov	r9, r3
 80061b4:	4642      	mov	r2, r8
 80061b6:	464b      	mov	r3, r9
 80061b8:	4620      	mov	r0, r4
 80061ba:	4629      	mov	r1, r5
 80061bc:	f7fa ff76 	bl	80010ac <__aeabi_uldivmod>
 80061c0:	4602      	mov	r2, r0
 80061c2:	460b      	mov	r3, r1
 80061c4:	4613      	mov	r3, r2
 80061c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80061c8:	e007      	b.n	80061da <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 80061ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061cc:	4a11      	ldr	r2, [pc, #68]	@ (8006214 <HAL_RCC_GetSysClockFreq+0x164>)
 80061ce:	fb03 f202 	mul.w	r2, r3, r2
 80061d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d8:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80061da:	4b0f      	ldr	r3, [pc, #60]	@ (8006218 <HAL_RCC_GetSysClockFreq+0x168>)
 80061dc:	7b5b      	ldrb	r3, [r3, #13]
 80061de:	461a      	mov	r2, r3
 80061e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d108      	bne.n	80061f8 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 80061e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e8:	085b      	lsrs	r3, r3, #1
 80061ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80061ec:	e004      	b.n	80061f8 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80061ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f0:	4a0b      	ldr	r2, [pc, #44]	@ (8006220 <HAL_RCC_GetSysClockFreq+0x170>)
 80061f2:	fb02 f303 	mul.w	r3, r2, r3
 80061f6:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllclk;
 80061f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061fa:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80061fc:	e002      	b.n	8006204 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80061fe:	4b09      	ldr	r3, [pc, #36]	@ (8006224 <HAL_RCC_GetSysClockFreq+0x174>)
 8006200:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8006202:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8006206:	4618      	mov	r0, r3
 8006208:	3738      	adds	r7, #56	@ 0x38
 800620a:	46bd      	mov	sp, r7
 800620c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006210:	40021000 	.word	0x40021000
 8006214:	017d7840 	.word	0x017d7840
 8006218:	08009f4c 	.word	0x08009f4c
 800621c:	08009f5c 	.word	0x08009f5c
 8006220:	003d0900 	.word	0x003d0900
 8006224:	007a1200 	.word	0x007a1200

08006228 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006228:	b480      	push	{r7}
 800622a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800622c:	4b02      	ldr	r3, [pc, #8]	@ (8006238 <HAL_RCC_GetHCLKFreq+0x10>)
 800622e:	681b      	ldr	r3, [r3, #0]
}
 8006230:	4618      	mov	r0, r3
 8006232:	46bd      	mov	sp, r7
 8006234:	bc80      	pop	{r7}
 8006236:	4770      	bx	lr
 8006238:	2000006c 	.word	0x2000006c

0800623c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006240:	f7ff fff2 	bl	8006228 <HAL_RCC_GetHCLKFreq>
 8006244:	4602      	mov	r2, r0
 8006246:	4b05      	ldr	r3, [pc, #20]	@ (800625c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	0a1b      	lsrs	r3, r3, #8
 800624c:	f003 0307 	and.w	r3, r3, #7
 8006250:	4903      	ldr	r1, [pc, #12]	@ (8006260 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006252:	5ccb      	ldrb	r3, [r1, r3]
 8006254:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006258:	4618      	mov	r0, r3
 800625a:	bd80      	pop	{r7, pc}
 800625c:	40021000 	.word	0x40021000
 8006260:	08009f44 	.word	0x08009f44

08006264 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006268:	f7ff ffde 	bl	8006228 <HAL_RCC_GetHCLKFreq>
 800626c:	4602      	mov	r2, r0
 800626e:	4b05      	ldr	r3, [pc, #20]	@ (8006284 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	0adb      	lsrs	r3, r3, #11
 8006274:	f003 0307 	and.w	r3, r3, #7
 8006278:	4903      	ldr	r1, [pc, #12]	@ (8006288 <HAL_RCC_GetPCLK2Freq+0x24>)
 800627a:	5ccb      	ldrb	r3, [r1, r3]
 800627c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006280:	4618      	mov	r0, r3
 8006282:	bd80      	pop	{r7, pc}
 8006284:	40021000 	.word	0x40021000
 8006288:	08009f44 	.word	0x08009f44

0800628c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006294:	4b0a      	ldr	r3, [pc, #40]	@ (80062c0 <RCC_Delay+0x34>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a0a      	ldr	r2, [pc, #40]	@ (80062c4 <RCC_Delay+0x38>)
 800629a:	fba2 2303 	umull	r2, r3, r2, r3
 800629e:	0a5b      	lsrs	r3, r3, #9
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	fb02 f303 	mul.w	r3, r2, r3
 80062a6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80062a8:	bf00      	nop
  }
  while (Delay --);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	1e5a      	subs	r2, r3, #1
 80062ae:	60fa      	str	r2, [r7, #12]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d1f9      	bne.n	80062a8 <RCC_Delay+0x1c>
}
 80062b4:	bf00      	nop
 80062b6:	bf00      	nop
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bc80      	pop	{r7}
 80062be:	4770      	bx	lr
 80062c0:	2000006c 	.word	0x2000006c
 80062c4:	10624dd3 	.word	0x10624dd3

080062c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b088      	sub	sp, #32
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	617b      	str	r3, [r7, #20]
 80062d4:	2300      	movs	r3, #0
 80062d6:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 80062d8:	2300      	movs	r3, #0
 80062da:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0301 	and.w	r3, r3, #1
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d07d      	beq.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 80062e8:	2300      	movs	r3, #0
 80062ea:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062ec:	4b8b      	ldr	r3, [pc, #556]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062ee:	69db      	ldr	r3, [r3, #28]
 80062f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d10d      	bne.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062f8:	4b88      	ldr	r3, [pc, #544]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062fa:	69db      	ldr	r3, [r3, #28]
 80062fc:	4a87      	ldr	r2, [pc, #540]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006302:	61d3      	str	r3, [r2, #28]
 8006304:	4b85      	ldr	r3, [pc, #532]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006306:	69db      	ldr	r3, [r3, #28]
 8006308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800630c:	60fb      	str	r3, [r7, #12]
 800630e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006310:	2301      	movs	r3, #1
 8006312:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006314:	4b82      	ldr	r3, [pc, #520]	@ (8006520 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800631c:	2b00      	cmp	r3, #0
 800631e:	d118      	bne.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006320:	4b7f      	ldr	r3, [pc, #508]	@ (8006520 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a7e      	ldr	r2, [pc, #504]	@ (8006520 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006326:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800632a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800632c:	f7fd f9c2 	bl	80036b4 <HAL_GetTick>
 8006330:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006332:	e008      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006334:	f7fd f9be 	bl	80036b4 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	2b64      	cmp	r3, #100	@ 0x64
 8006340:	d901      	bls.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e0e5      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006346:	4b76      	ldr	r3, [pc, #472]	@ (8006520 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800634e:	2b00      	cmp	r3, #0
 8006350:	d0f0      	beq.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006352:	4b72      	ldr	r3, [pc, #456]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800635a:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d02e      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	429a      	cmp	r2, r3
 800636e:	d027      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006370:	4b6a      	ldr	r3, [pc, #424]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006378:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800637a:	4b6a      	ldr	r3, [pc, #424]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800637c:	2201      	movs	r2, #1
 800637e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006380:	4b68      	ldr	r3, [pc, #416]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006382:	2200      	movs	r2, #0
 8006384:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006386:	4a65      	ldr	r2, [pc, #404]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f003 0301 	and.w	r3, r3, #1
 8006392:	2b00      	cmp	r3, #0
 8006394:	d014      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006396:	f7fd f98d 	bl	80036b4 <HAL_GetTick>
 800639a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800639c:	e00a      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800639e:	f7fd f989 	bl	80036b4 <HAL_GetTick>
 80063a2:	4602      	mov	r2, r0
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d901      	bls.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 80063b0:	2303      	movs	r3, #3
 80063b2:	e0ae      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063b4:	4b59      	ldr	r3, [pc, #356]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063b6:	6a1b      	ldr	r3, [r3, #32]
 80063b8:	f003 0302 	and.w	r3, r3, #2
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d0ee      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063c0:	4b56      	ldr	r3, [pc, #344]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063c2:	6a1b      	ldr	r3, [r3, #32]
 80063c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	4953      	ldr	r1, [pc, #332]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80063d2:	7efb      	ldrb	r3, [r7, #27]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d105      	bne.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063d8:	4b50      	ldr	r3, [pc, #320]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063da:	69db      	ldr	r3, [r3, #28]
 80063dc:	4a4f      	ldr	r2, [pc, #316]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063e2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 0302 	and.w	r3, r3, #2
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d008      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80063f0:	4b4a      	ldr	r3, [pc, #296]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	4947      	ldr	r1, [pc, #284]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063fe:	4313      	orrs	r3, r2
 8006400:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0304 	and.w	r3, r3, #4
 800640a:	2b00      	cmp	r3, #0
 800640c:	d008      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800640e:	4b43      	ldr	r3, [pc, #268]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006412:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	4940      	ldr	r1, [pc, #256]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800641c:	4313      	orrs	r3, r2
 800641e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0308 	and.w	r3, r3, #8
 8006428:	2b00      	cmp	r3, #0
 800642a:	d008      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 800642c:	4b3b      	ldr	r3, [pc, #236]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800642e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006430:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	4938      	ldr	r1, [pc, #224]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800643a:	4313      	orrs	r3, r2
 800643c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 800643e:	4b37      	ldr	r3, [pc, #220]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d105      	bne.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 800644a:	4b34      	ldr	r3, [pc, #208]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800644c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800644e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8006456:	2301      	movs	r3, #1
 8006458:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d148      	bne.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8006460:	4b2e      	ldr	r3, [pc, #184]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d138      	bne.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 800646c:	4b2b      	ldr	r3, [pc, #172]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006474:	2b00      	cmp	r3, #0
 8006476:	d009      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8006478:	4b28      	ldr	r3, [pc, #160]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800647a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800647c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8006484:	429a      	cmp	r2, r3
 8006486:	d001      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e042      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 800648c:	4b23      	ldr	r3, [pc, #140]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800648e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006490:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	699b      	ldr	r3, [r3, #24]
 8006498:	4920      	ldr	r1, [pc, #128]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800649a:	4313      	orrs	r3, r2
 800649c:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 800649e:	4b1f      	ldr	r3, [pc, #124]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a2:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	695b      	ldr	r3, [r3, #20]
 80064aa:	491c      	ldr	r1, [pc, #112]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064ac:	4313      	orrs	r3, r2
 80064ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 80064b0:	4b1d      	ldr	r3, [pc, #116]	@ (8006528 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80064b2:	2201      	movs	r2, #1
 80064b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b6:	f7fd f8fd 	bl	80036b4 <HAL_GetTick>
 80064ba:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064bc:	e008      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80064be:	f7fd f8f9 	bl	80036b4 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b64      	cmp	r3, #100	@ 0x64
 80064ca:	d901      	bls.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e020      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064d0:	4b12      	ldr	r3, [pc, #72]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d0f0      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80064dc:	e009      	b.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 80064de:	4b0f      	ldr	r3, [pc, #60]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d001      	beq.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e00f      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0310 	and.w	r3, r3, #16
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d008      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064fe:	4b07      	ldr	r3, [pc, #28]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	69db      	ldr	r3, [r3, #28]
 800650a:	4904      	ldr	r1, [pc, #16]	@ (800651c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800650c:	4313      	orrs	r3, r2
 800650e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3720      	adds	r7, #32
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	40021000 	.word	0x40021000
 8006520:	40007000 	.word	0x40007000
 8006524:	42420440 	.word	0x42420440
 8006528:	42420070 	.word	0x42420070

0800652c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b08a      	sub	sp, #40	@ 0x28
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  static const uint8_t aPLLMULFactorTable[14U] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  static const uint8_t aPredivFactorTable[16U] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006534:	2300      	movs	r3, #0
 8006536:	61fb      	str	r3, [r7, #28]
 8006538:	2300      	movs	r3, #0
 800653a:	627b      	str	r3, [r7, #36]	@ 0x24
 800653c:	2300      	movs	r3, #0
 800653e:	61bb      	str	r3, [r7, #24]
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 8006540:	2300      	movs	r3, #0
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	2300      	movs	r3, #0
 8006546:	613b      	str	r3, [r7, #16]
 8006548:	2300      	movs	r3, #0
 800654a:	60fb      	str	r3, [r7, #12]
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800654c:	2300      	movs	r3, #0
 800654e:	60bb      	str	r3, [r7, #8]
 8006550:	2300      	movs	r3, #0
 8006552:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	3b01      	subs	r3, #1
 8006558:	2b0f      	cmp	r3, #15
 800655a:	f200 811d 	bhi.w	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 800655e:	a201      	add	r2, pc, #4	@ (adr r2, 8006564 <HAL_RCCEx_GetPeriphCLKFreq+0x38>)
 8006560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006564:	08006719 	.word	0x08006719
 8006568:	0800677d 	.word	0x0800677d
 800656c:	08006799 	.word	0x08006799
 8006570:	08006677 	.word	0x08006677
 8006574:	08006799 	.word	0x08006799
 8006578:	08006799 	.word	0x08006799
 800657c:	08006799 	.word	0x08006799
 8006580:	080066c9 	.word	0x080066c9
 8006584:	08006799 	.word	0x08006799
 8006588:	08006799 	.word	0x08006799
 800658c:	08006799 	.word	0x08006799
 8006590:	08006799 	.word	0x08006799
 8006594:	08006799 	.word	0x08006799
 8006598:	08006799 	.word	0x08006799
 800659c:	08006799 	.word	0x08006799
 80065a0:	080065a5 	.word	0x080065a5
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80065a4:	4b83      	ldr	r3, [pc, #524]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	60bb      	str	r3, [r7, #8]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80065aa:	4b82      	ldr	r3, [pc, #520]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f000 80f2 	beq.w	800679c <HAL_RCCEx_GetPeriphCLKFreq+0x270>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	0c9b      	lsrs	r3, r3, #18
 80065bc:	f003 030f 	and.w	r3, r3, #15
 80065c0:	4a7d      	ldr	r2, [pc, #500]	@ (80067b8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80065c2:	5cd3      	ldrb	r3, [r2, r3]
 80065c4:	61bb      	str	r3, [r7, #24]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d03b      	beq.n	8006648 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80065d0:	4b78      	ldr	r3, [pc, #480]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d4:	f003 030f 	and.w	r3, r3, #15
 80065d8:	4a78      	ldr	r2, [pc, #480]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80065da:	5cd3      	ldrb	r3, [r2, r3]
 80065dc:	61fb      	str	r3, [r7, #28]
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80065de:	4b75      	ldr	r3, [pc, #468]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d01c      	beq.n	8006624 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80065ea:	4b72      	ldr	r3, [pc, #456]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ee:	091b      	lsrs	r3, r3, #4
 80065f0:	f003 030f 	and.w	r3, r3, #15
 80065f4:	3301      	adds	r3, #1
 80065f6:	60fb      	str	r3, [r7, #12]
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80065f8:	4b6e      	ldr	r3, [pc, #440]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065fc:	0a1b      	lsrs	r3, r3, #8
 80065fe:	f003 030f 	and.w	r3, r3, #15
 8006602:	3302      	adds	r3, #2
 8006604:	617b      	str	r3, [r7, #20]
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 8006606:	4a6e      	ldr	r2, [pc, #440]	@ (80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	fbb2 f3f3 	udiv	r3, r2, r3
 800660e:	697a      	ldr	r2, [r7, #20]
 8006610:	fb03 f202 	mul.w	r2, r3, r2
 8006614:	69fb      	ldr	r3, [r7, #28]
 8006616:	fbb2 f2f3 	udiv	r2, r2, r3
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	fb02 f303 	mul.w	r3, r2, r3
 8006620:	627b      	str	r3, [r7, #36]	@ 0x24
 8006622:	e007      	b.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006624:	4a66      	ldr	r2, [pc, #408]	@ (80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	fbb2 f2f3 	udiv	r2, r2, r3
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	fb02 f303 	mul.w	r3, r2, r3
 8006632:	627b      	str	r3, [r7, #36]	@ 0x24
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8006634:	4b60      	ldr	r3, [pc, #384]	@ (80067b8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8006636:	7b5b      	ldrb	r3, [r3, #13]
 8006638:	461a      	mov	r2, r3
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	4293      	cmp	r3, r2
 800663e:	d108      	bne.n	8006652 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
          {
            pllclk = pllclk / 2;
 8006640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006642:	085b      	lsrs	r3, r3, #1
 8006644:	627b      	str	r3, [r7, #36]	@ 0x24
 8006646:	e004      	b.n	8006652 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	4a5e      	ldr	r2, [pc, #376]	@ (80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800664c:	fb02 f303 	mul.w	r3, r2, r3
 8006650:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 8006652:	4b58      	ldr	r3, [pc, #352]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800665a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800665e:	d102      	bne.n	8006666 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 8006660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006662:	623b      	str	r3, [r7, #32]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8006664:	e09a      	b.n	800679c <HAL_RCCEx_GetPeriphCLKFreq+0x270>
          frequency = (2 * pllclk) / 3;
 8006666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006668:	005b      	lsls	r3, r3, #1
 800666a:	4a57      	ldr	r2, [pc, #348]	@ (80067c8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800666c:	fba2 2303 	umull	r2, r3, r2, r3
 8006670:	085b      	lsrs	r3, r3, #1
 8006672:	623b      	str	r3, [r7, #32]
      break;
 8006674:	e092      	b.n	800679c <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 8006676:	4b4f      	ldr	r3, [pc, #316]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800667a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d103      	bne.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 8006682:	f7ff fd15 	bl	80060b0 <HAL_RCC_GetSysClockFreq>
 8006686:	6238      	str	r0, [r7, #32]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006688:	e08a      	b.n	80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 800668a:	4b4a      	ldr	r3, [pc, #296]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 8084 	beq.w	80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8006698:	4b46      	ldr	r3, [pc, #280]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800669a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669c:	091b      	lsrs	r3, r3, #4
 800669e:	f003 030f 	and.w	r3, r3, #15
 80066a2:	3301      	adds	r3, #1
 80066a4:	60fb      	str	r3, [r7, #12]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80066a6:	4b43      	ldr	r3, [pc, #268]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80066a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066aa:	0b1b      	lsrs	r3, r3, #12
 80066ac:	f003 030f 	and.w	r3, r3, #15
 80066b0:	3302      	adds	r3, #2
 80066b2:	613b      	str	r3, [r7, #16]
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80066b4:	4a42      	ldr	r2, [pc, #264]	@ (80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	fb02 f303 	mul.w	r3, r2, r3
 80066c2:	005b      	lsls	r3, r3, #1
 80066c4:	623b      	str	r3, [r7, #32]
      break;
 80066c6:	e06b      	b.n	80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 80066c8:	4b3a      	ldr	r3, [pc, #232]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80066ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d103      	bne.n	80066dc <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 80066d4:	f7ff fcec 	bl	80060b0 <HAL_RCC_GetSysClockFreq>
 80066d8:	6238      	str	r0, [r7, #32]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80066da:	e063      	b.n	80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80066dc:	4b35      	ldr	r3, [pc, #212]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d05d      	beq.n	80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80066e8:	4b32      	ldr	r3, [pc, #200]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80066ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ec:	091b      	lsrs	r3, r3, #4
 80066ee:	f003 030f 	and.w	r3, r3, #15
 80066f2:	3301      	adds	r3, #1
 80066f4:	60fb      	str	r3, [r7, #12]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80066f6:	4b2f      	ldr	r3, [pc, #188]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80066f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fa:	0b1b      	lsrs	r3, r3, #12
 80066fc:	f003 030f 	and.w	r3, r3, #15
 8006700:	3302      	adds	r3, #2
 8006702:	613b      	str	r3, [r7, #16]
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8006704:	4a2e      	ldr	r2, [pc, #184]	@ (80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	fbb2 f3f3 	udiv	r3, r2, r3
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	fb02 f303 	mul.w	r3, r2, r3
 8006712:	005b      	lsls	r3, r3, #1
 8006714:	623b      	str	r3, [r7, #32]
      break;
 8006716:	e045      	b.n	80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8006718:	4b26      	ldr	r3, [pc, #152]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800671a:	6a1b      	ldr	r3, [r3, #32]
 800671c:	60bb      	str	r3, [r7, #8]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006728:	d108      	bne.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	f003 0302 	and.w	r3, r3, #2
 8006730:	2b00      	cmp	r3, #0
 8006732:	d003      	beq.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
      {
        frequency = LSE_VALUE;
 8006734:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006738:	623b      	str	r3, [r7, #32]
 800673a:	e01e      	b.n	800677a <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006742:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006746:	d109      	bne.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 8006748:	4b1a      	ldr	r3, [pc, #104]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800674a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800674c:	f003 0302 	and.w	r3, r3, #2
 8006750:	2b00      	cmp	r3, #0
 8006752:	d003      	beq.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
      {
        frequency = LSI_VALUE;
 8006754:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8006758:	623b      	str	r3, [r7, #32]
 800675a:	e00e      	b.n	800677a <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006762:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006766:	d11f      	bne.n	80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006768:	4b12      	ldr	r3, [pc, #72]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d019      	beq.n	80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
      {
        frequency = HSE_VALUE / 128U;
 8006774:	4b15      	ldr	r3, [pc, #84]	@ (80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006776:	623b      	str	r3, [r7, #32]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8006778:	e016      	b.n	80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800677a:	e015      	b.n	80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800677c:	f7ff fd72 	bl	8006264 <HAL_RCC_GetPCLK2Freq>
 8006780:	4602      	mov	r2, r0
 8006782:	4b0c      	ldr	r3, [pc, #48]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	0b9b      	lsrs	r3, r3, #14
 8006788:	f003 0303 	and.w	r3, r3, #3
 800678c:	3301      	adds	r3, #1
 800678e:	005b      	lsls	r3, r3, #1
 8006790:	fbb2 f3f3 	udiv	r3, r2, r3
 8006794:	623b      	str	r3, [r7, #32]
      break;
 8006796:	e008      	b.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
    }
    default:
    {
      break;
 8006798:	bf00      	nop
 800679a:	e006      	b.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 800679c:	bf00      	nop
 800679e:	e004      	b.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 80067a0:	bf00      	nop
 80067a2:	e002      	b.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 80067a4:	bf00      	nop
 80067a6:	e000      	b.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 80067a8:	bf00      	nop
    }
  }
  return (frequency);
 80067aa:	6a3b      	ldr	r3, [r7, #32]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3728      	adds	r7, #40	@ 0x28
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	40021000 	.word	0x40021000
 80067b8:	08009f6c 	.word	0x08009f6c
 80067bc:	08009f7c 	.word	0x08009f7c
 80067c0:	017d7840 	.word	0x017d7840
 80067c4:	003d0900 	.word	0x003d0900
 80067c8:	aaaaaaab 	.word	0xaaaaaaab
 80067cc:	0002faf0 	.word	0x0002faf0

080067d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b082      	sub	sp, #8
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e076      	b.n	80068d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d108      	bne.n	80067fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067f2:	d009      	beq.n	8006808 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	61da      	str	r2, [r3, #28]
 80067fa:	e005      	b.n	8006808 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006814:	b2db      	uxtb	r3, r3
 8006816:	2b00      	cmp	r3, #0
 8006818:	d106      	bne.n	8006828 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f7fc fafa 	bl	8002e1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800683e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006850:	431a      	orrs	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800685a:	431a      	orrs	r2, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	f003 0302 	and.w	r3, r3, #2
 8006864:	431a      	orrs	r2, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	431a      	orrs	r2, r3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	699b      	ldr	r3, [r3, #24]
 8006874:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006878:	431a      	orrs	r2, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	69db      	ldr	r3, [r3, #28]
 800687e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006882:	431a      	orrs	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6a1b      	ldr	r3, [r3, #32]
 8006888:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800688c:	ea42 0103 	orr.w	r1, r2, r3
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006894:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	430a      	orrs	r2, r1
 800689e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	699b      	ldr	r3, [r3, #24]
 80068a4:	0c1a      	lsrs	r2, r3, #16
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f002 0204 	and.w	r2, r2, #4
 80068ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	69da      	ldr	r2, [r3, #28]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2200      	movs	r2, #0
 80068c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80068ce:	2300      	movs	r3, #0
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3708      	adds	r7, #8
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b088      	sub	sp, #32
 80068dc:	af00      	add	r7, sp, #0
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	603b      	str	r3, [r7, #0]
 80068e4:	4613      	mov	r3, r2
 80068e6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068e8:	f7fc fee4 	bl	80036b4 <HAL_GetTick>
 80068ec:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80068ee:	88fb      	ldrh	r3, [r7, #6]
 80068f0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d001      	beq.n	8006902 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80068fe:	2302      	movs	r3, #2
 8006900:	e12a      	b.n	8006b58 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d002      	beq.n	800690e <HAL_SPI_Transmit+0x36>
 8006908:	88fb      	ldrh	r3, [r7, #6]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d101      	bne.n	8006912 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	e122      	b.n	8006b58 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006918:	2b01      	cmp	r3, #1
 800691a:	d101      	bne.n	8006920 <HAL_SPI_Transmit+0x48>
 800691c:	2302      	movs	r3, #2
 800691e:	e11b      	b.n	8006b58 <HAL_SPI_Transmit+0x280>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2203      	movs	r2, #3
 800692c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2200      	movs	r2, #0
 8006934:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	68ba      	ldr	r2, [r7, #8]
 800693a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	88fa      	ldrh	r2, [r7, #6]
 8006940:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	88fa      	ldrh	r2, [r7, #6]
 8006946:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2200      	movs	r2, #0
 8006952:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2200      	movs	r2, #0
 8006958:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2200      	movs	r2, #0
 800695e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2200      	movs	r2, #0
 8006964:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800696e:	d10f      	bne.n	8006990 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800697e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800698e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800699a:	2b40      	cmp	r3, #64	@ 0x40
 800699c:	d007      	beq.n	80069ae <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069b6:	d152      	bne.n	8006a5e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d002      	beq.n	80069c6 <HAL_SPI_Transmit+0xee>
 80069c0:	8b7b      	ldrh	r3, [r7, #26]
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d145      	bne.n	8006a52 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069ca:	881a      	ldrh	r2, [r3, #0]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d6:	1c9a      	adds	r2, r3, #2
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	3b01      	subs	r3, #1
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80069ea:	e032      	b.n	8006a52 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d112      	bne.n	8006a20 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069fe:	881a      	ldrh	r2, [r3, #0]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a0a:	1c9a      	adds	r2, r3, #2
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	3b01      	subs	r3, #1
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006a1e:	e018      	b.n	8006a52 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a20:	f7fc fe48 	bl	80036b4 <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	683a      	ldr	r2, [r7, #0]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d803      	bhi.n	8006a38 <HAL_SPI_Transmit+0x160>
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a36:	d102      	bne.n	8006a3e <HAL_SPI_Transmit+0x166>
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d109      	bne.n	8006a52 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e082      	b.n	8006b58 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d1c7      	bne.n	80069ec <HAL_SPI_Transmit+0x114>
 8006a5c:	e053      	b.n	8006b06 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d002      	beq.n	8006a6c <HAL_SPI_Transmit+0x194>
 8006a66:	8b7b      	ldrh	r3, [r7, #26]
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d147      	bne.n	8006afc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	330c      	adds	r3, #12
 8006a76:	7812      	ldrb	r2, [r2, #0]
 8006a78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006a92:	e033      	b.n	8006afc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	f003 0302 	and.w	r3, r3, #2
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	d113      	bne.n	8006aca <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	330c      	adds	r3, #12
 8006aac:	7812      	ldrb	r2, [r2, #0]
 8006aae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab4:	1c5a      	adds	r2, r3, #1
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	b29a      	uxth	r2, r3
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006ac8:	e018      	b.n	8006afc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006aca:	f7fc fdf3 	bl	80036b4 <HAL_GetTick>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	1ad3      	subs	r3, r2, r3
 8006ad4:	683a      	ldr	r2, [r7, #0]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d803      	bhi.n	8006ae2 <HAL_SPI_Transmit+0x20a>
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ae0:	d102      	bne.n	8006ae8 <HAL_SPI_Transmit+0x210>
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d109      	bne.n	8006afc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2201      	movs	r2, #1
 8006aec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e02d      	b.n	8006b58 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1c6      	bne.n	8006a94 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b06:	69fa      	ldr	r2, [r7, #28]
 8006b08:	6839      	ldr	r1, [r7, #0]
 8006b0a:	68f8      	ldr	r0, [r7, #12]
 8006b0c:	f000 fcc0 	bl	8007490 <SPI_EndRxTxTransaction>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d002      	beq.n	8006b1c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2220      	movs	r2, #32
 8006b1a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d10a      	bne.n	8006b3a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b24:	2300      	movs	r3, #0
 8006b26:	617b      	str	r3, [r7, #20]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	617b      	str	r3, [r7, #20]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	617b      	str	r3, [r7, #20]
 8006b38:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d001      	beq.n	8006b56 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	e000      	b.n	8006b58 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006b56:	2300      	movs	r3, #0
  }
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3720      	adds	r7, #32
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b088      	sub	sp, #32
 8006b64:	af02      	add	r7, sp, #8
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	603b      	str	r3, [r7, #0]
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d001      	beq.n	8006b80 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006b7c:	2302      	movs	r3, #2
 8006b7e:	e104      	b.n	8006d8a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b88:	d112      	bne.n	8006bb0 <HAL_SPI_Receive+0x50>
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d10e      	bne.n	8006bb0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2204      	movs	r2, #4
 8006b96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006b9a:	88fa      	ldrh	r2, [r7, #6]
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	68ba      	ldr	r2, [r7, #8]
 8006ba4:	68b9      	ldr	r1, [r7, #8]
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f000 f8f3 	bl	8006d92 <HAL_SPI_TransmitReceive>
 8006bac:	4603      	mov	r3, r0
 8006bae:	e0ec      	b.n	8006d8a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bb0:	f7fc fd80 	bl	80036b4 <HAL_GetTick>
 8006bb4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d002      	beq.n	8006bc2 <HAL_SPI_Receive+0x62>
 8006bbc:	88fb      	ldrh	r3, [r7, #6]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d101      	bne.n	8006bc6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	e0e1      	b.n	8006d8a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d101      	bne.n	8006bd4 <HAL_SPI_Receive+0x74>
 8006bd0:	2302      	movs	r3, #2
 8006bd2:	e0da      	b.n	8006d8a <HAL_SPI_Receive+0x22a>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2204      	movs	r2, #4
 8006be0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	88fa      	ldrh	r2, [r7, #6]
 8006bf4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	88fa      	ldrh	r2, [r7, #6]
 8006bfa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2200      	movs	r2, #0
 8006c06:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c22:	d10f      	bne.n	8006c44 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c32:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006c42:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c4e:	2b40      	cmp	r3, #64	@ 0x40
 8006c50:	d007      	beq.n	8006c62 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c60:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d170      	bne.n	8006d4c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006c6a:	e035      	b.n	8006cd8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f003 0301 	and.w	r3, r3, #1
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d115      	bne.n	8006ca6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f103 020c 	add.w	r2, r3, #12
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c86:	7812      	ldrb	r2, [r2, #0]
 8006c88:	b2d2      	uxtb	r2, r2
 8006c8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c90:	1c5a      	adds	r2, r3, #1
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ca4:	e018      	b.n	8006cd8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ca6:	f7fc fd05 	bl	80036b4 <HAL_GetTick>
 8006caa:	4602      	mov	r2, r0
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	683a      	ldr	r2, [r7, #0]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d803      	bhi.n	8006cbe <HAL_SPI_Receive+0x15e>
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cbc:	d102      	bne.n	8006cc4 <HAL_SPI_Receive+0x164>
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d109      	bne.n	8006cd8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	e058      	b.n	8006d8a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1c4      	bne.n	8006c6c <HAL_SPI_Receive+0x10c>
 8006ce2:	e038      	b.n	8006d56 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d113      	bne.n	8006d1a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	68da      	ldr	r2, [r3, #12]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cfc:	b292      	uxth	r2, r2
 8006cfe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d04:	1c9a      	adds	r2, r3, #2
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	3b01      	subs	r3, #1
 8006d12:	b29a      	uxth	r2, r3
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d18:	e018      	b.n	8006d4c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d1a:	f7fc fccb 	bl	80036b4 <HAL_GetTick>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	1ad3      	subs	r3, r2, r3
 8006d24:	683a      	ldr	r2, [r7, #0]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d803      	bhi.n	8006d32 <HAL_SPI_Receive+0x1d2>
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d30:	d102      	bne.n	8006d38 <HAL_SPI_Receive+0x1d8>
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d109      	bne.n	8006d4c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e01e      	b.n	8006d8a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1c6      	bne.n	8006ce4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	6839      	ldr	r1, [r7, #0]
 8006d5a:	68f8      	ldr	r0, [r7, #12]
 8006d5c:	f000 fb46 	bl	80073ec <SPI_EndRxTransaction>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d002      	beq.n	8006d6c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2220      	movs	r2, #32
 8006d6a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d001      	beq.n	8006d88 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	e000      	b.n	8006d8a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006d88:	2300      	movs	r3, #0
  }
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3718      	adds	r7, #24
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}

08006d92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006d92:	b580      	push	{r7, lr}
 8006d94:	b08a      	sub	sp, #40	@ 0x28
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	60f8      	str	r0, [r7, #12]
 8006d9a:	60b9      	str	r1, [r7, #8]
 8006d9c:	607a      	str	r2, [r7, #4]
 8006d9e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006da0:	2301      	movs	r3, #1
 8006da2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006da4:	f7fc fc86 	bl	80036b4 <HAL_GetTick>
 8006da8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006db0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006db8:	887b      	ldrh	r3, [r7, #2]
 8006dba:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006dbc:	7ffb      	ldrb	r3, [r7, #31]
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d00c      	beq.n	8006ddc <HAL_SPI_TransmitReceive+0x4a>
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006dc8:	d106      	bne.n	8006dd8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d102      	bne.n	8006dd8 <HAL_SPI_TransmitReceive+0x46>
 8006dd2:	7ffb      	ldrb	r3, [r7, #31]
 8006dd4:	2b04      	cmp	r3, #4
 8006dd6:	d001      	beq.n	8006ddc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006dd8:	2302      	movs	r3, #2
 8006dda:	e17f      	b.n	80070dc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d005      	beq.n	8006dee <HAL_SPI_TransmitReceive+0x5c>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d002      	beq.n	8006dee <HAL_SPI_TransmitReceive+0x5c>
 8006de8:	887b      	ldrh	r3, [r7, #2]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d101      	bne.n	8006df2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e174      	b.n	80070dc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d101      	bne.n	8006e00 <HAL_SPI_TransmitReceive+0x6e>
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	e16d      	b.n	80070dc <HAL_SPI_TransmitReceive+0x34a>
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	2b04      	cmp	r3, #4
 8006e12:	d003      	beq.n	8006e1c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2205      	movs	r2, #5
 8006e18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	887a      	ldrh	r2, [r7, #2]
 8006e2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	887a      	ldrh	r2, [r7, #2]
 8006e32:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	68ba      	ldr	r2, [r7, #8]
 8006e38:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	887a      	ldrh	r2, [r7, #2]
 8006e3e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	887a      	ldrh	r2, [r7, #2]
 8006e44:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e5c:	2b40      	cmp	r3, #64	@ 0x40
 8006e5e:	d007      	beq.n	8006e70 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e78:	d17e      	bne.n	8006f78 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d002      	beq.n	8006e88 <HAL_SPI_TransmitReceive+0xf6>
 8006e82:	8afb      	ldrh	r3, [r7, #22]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d16c      	bne.n	8006f62 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e8c:	881a      	ldrh	r2, [r3, #0]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e98:	1c9a      	adds	r2, r3, #2
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	3b01      	subs	r3, #1
 8006ea6:	b29a      	uxth	r2, r3
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006eac:	e059      	b.n	8006f62 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	f003 0302 	and.w	r3, r3, #2
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d11b      	bne.n	8006ef4 <HAL_SPI_TransmitReceive+0x162>
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d016      	beq.n	8006ef4 <HAL_SPI_TransmitReceive+0x162>
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d113      	bne.n	8006ef4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed0:	881a      	ldrh	r2, [r3, #0]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006edc:	1c9a      	adds	r2, r3, #2
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	b29a      	uxth	r2, r3
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	f003 0301 	and.w	r3, r3, #1
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d119      	bne.n	8006f36 <HAL_SPI_TransmitReceive+0x1a4>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d014      	beq.n	8006f36 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68da      	ldr	r2, [r3, #12]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f16:	b292      	uxth	r2, r2
 8006f18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f1e:	1c9a      	adds	r2, r3, #2
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	b29a      	uxth	r2, r3
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f32:	2301      	movs	r3, #1
 8006f34:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006f36:	f7fc fbbd 	bl	80036b4 <HAL_GetTick>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	6a3b      	ldr	r3, [r7, #32]
 8006f3e:	1ad3      	subs	r3, r2, r3
 8006f40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d80d      	bhi.n	8006f62 <HAL_SPI_TransmitReceive+0x1d0>
 8006f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f4c:	d009      	beq.n	8006f62 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e0bc      	b.n	80070dc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d1a0      	bne.n	8006eae <HAL_SPI_TransmitReceive+0x11c>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d19b      	bne.n	8006eae <HAL_SPI_TransmitReceive+0x11c>
 8006f76:	e082      	b.n	800707e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d002      	beq.n	8006f86 <HAL_SPI_TransmitReceive+0x1f4>
 8006f80:	8afb      	ldrh	r3, [r7, #22]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d171      	bne.n	800706a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	330c      	adds	r3, #12
 8006f90:	7812      	ldrb	r2, [r2, #0]
 8006f92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f98:	1c5a      	adds	r2, r3, #1
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	3b01      	subs	r3, #1
 8006fa6:	b29a      	uxth	r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fac:	e05d      	b.n	800706a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	f003 0302 	and.w	r3, r3, #2
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d11c      	bne.n	8006ff6 <HAL_SPI_TransmitReceive+0x264>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d017      	beq.n	8006ff6 <HAL_SPI_TransmitReceive+0x264>
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d114      	bne.n	8006ff6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	330c      	adds	r3, #12
 8006fd6:	7812      	ldrb	r2, [r2, #0]
 8006fd8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fde:	1c5a      	adds	r2, r3, #1
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	3b01      	subs	r3, #1
 8006fec:	b29a      	uxth	r2, r3
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f003 0301 	and.w	r3, r3, #1
 8007000:	2b01      	cmp	r3, #1
 8007002:	d119      	bne.n	8007038 <HAL_SPI_TransmitReceive+0x2a6>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007008:	b29b      	uxth	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d014      	beq.n	8007038 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68da      	ldr	r2, [r3, #12]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007018:	b2d2      	uxtb	r2, r2
 800701a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007020:	1c5a      	adds	r2, r3, #1
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800702a:	b29b      	uxth	r3, r3
 800702c:	3b01      	subs	r3, #1
 800702e:	b29a      	uxth	r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007034:	2301      	movs	r3, #1
 8007036:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007038:	f7fc fb3c 	bl	80036b4 <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007044:	429a      	cmp	r2, r3
 8007046:	d803      	bhi.n	8007050 <HAL_SPI_TransmitReceive+0x2be>
 8007048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800704e:	d102      	bne.n	8007056 <HAL_SPI_TransmitReceive+0x2c4>
 8007050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007052:	2b00      	cmp	r3, #0
 8007054:	d109      	bne.n	800706a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2201      	movs	r2, #1
 800705a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2200      	movs	r2, #0
 8007062:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007066:	2303      	movs	r3, #3
 8007068:	e038      	b.n	80070dc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800706e:	b29b      	uxth	r3, r3
 8007070:	2b00      	cmp	r3, #0
 8007072:	d19c      	bne.n	8006fae <HAL_SPI_TransmitReceive+0x21c>
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007078:	b29b      	uxth	r3, r3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d197      	bne.n	8006fae <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800707e:	6a3a      	ldr	r2, [r7, #32]
 8007080:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007082:	68f8      	ldr	r0, [r7, #12]
 8007084:	f000 fa04 	bl	8007490 <SPI_EndRxTxTransaction>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d008      	beq.n	80070a0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2220      	movs	r2, #32
 8007092:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e01d      	b.n	80070dc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d10a      	bne.n	80070be <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070a8:	2300      	movs	r3, #0
 80070aa:	613b      	str	r3, [r7, #16]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	613b      	str	r3, [r7, #16]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	613b      	str	r3, [r7, #16]
 80070bc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2201      	movs	r2, #1
 80070c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d001      	beq.n	80070da <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e000      	b.n	80070dc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80070da:	2300      	movs	r3, #0
  }
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3728      	adds	r7, #40	@ 0x28
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b088      	sub	sp, #32
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10e      	bne.n	8007124 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800710c:	2b00      	cmp	r3, #0
 800710e:	d009      	beq.n	8007124 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007116:	2b00      	cmp	r3, #0
 8007118:	d004      	beq.n	8007124 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	4798      	blx	r3
    return;
 8007122:	e0b7      	b.n	8007294 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	f003 0302 	and.w	r3, r3, #2
 800712a:	2b00      	cmp	r3, #0
 800712c:	d009      	beq.n	8007142 <HAL_SPI_IRQHandler+0x5e>
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007134:	2b00      	cmp	r3, #0
 8007136:	d004      	beq.n	8007142 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	4798      	blx	r3
    return;
 8007140:	e0a8      	b.n	8007294 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	f003 0320 	and.w	r3, r3, #32
 8007148:	2b00      	cmp	r3, #0
 800714a:	d105      	bne.n	8007158 <HAL_SPI_IRQHandler+0x74>
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007152:	2b00      	cmp	r3, #0
 8007154:	f000 809e 	beq.w	8007294 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	f003 0320 	and.w	r3, r3, #32
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 8098 	beq.w	8007294 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800716a:	2b00      	cmp	r3, #0
 800716c:	d023      	beq.n	80071b6 <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007174:	b2db      	uxtb	r3, r3
 8007176:	2b03      	cmp	r3, #3
 8007178:	d011      	beq.n	800719e <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800717e:	f043 0204 	orr.w	r2, r3, #4
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007186:	2300      	movs	r3, #0
 8007188:	617b      	str	r3, [r7, #20]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	617b      	str	r3, [r7, #20]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	617b      	str	r3, [r7, #20]
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	e00b      	b.n	80071b6 <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800719e:	2300      	movs	r3, #0
 80071a0:	613b      	str	r3, [r7, #16]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	613b      	str	r3, [r7, #16]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	613b      	str	r3, [r7, #16]
 80071b2:	693b      	ldr	r3, [r7, #16]
        return;
 80071b4:	e06e      	b.n	8007294 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	f003 0320 	and.w	r3, r3, #32
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d014      	beq.n	80071ea <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071c4:	f043 0201 	orr.w	r2, r3, #1
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80071cc:	2300      	movs	r3, #0
 80071ce:	60fb      	str	r3, [r7, #12]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	60fb      	str	r3, [r7, #12]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071e6:	601a      	str	r2, [r3, #0]
 80071e8:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d04f      	beq.n	8007292 <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007200:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	f003 0302 	and.w	r3, r3, #2
 8007210:	2b00      	cmp	r3, #0
 8007212:	d104      	bne.n	800721e <HAL_SPI_IRQHandler+0x13a>
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	2b00      	cmp	r3, #0
 800721c:	d034      	beq.n	8007288 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	685a      	ldr	r2, [r3, #4]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f022 0203 	bic.w	r2, r2, #3
 800722c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007232:	2b00      	cmp	r3, #0
 8007234:	d011      	beq.n	800725a <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800723a:	4a18      	ldr	r2, [pc, #96]	@ (800729c <HAL_SPI_IRQHandler+0x1b8>)
 800723c:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007242:	4618      	mov	r0, r3
 8007244:	f7fd fe0c 	bl	8004e60 <HAL_DMA_Abort_IT>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d005      	beq.n	800725a <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007252:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800725e:	2b00      	cmp	r3, #0
 8007260:	d016      	beq.n	8007290 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007266:	4a0d      	ldr	r2, [pc, #52]	@ (800729c <HAL_SPI_IRQHandler+0x1b8>)
 8007268:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800726e:	4618      	mov	r0, r3
 8007270:	f7fd fdf6 	bl	8004e60 <HAL_DMA_Abort_IT>
 8007274:	4603      	mov	r3, r0
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00a      	beq.n	8007290 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800727e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007286:	e003      	b.n	8007290 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f809 	bl	80072a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800728e:	e000      	b.n	8007292 <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8007290:	bf00      	nop
    return;
 8007292:	bf00      	nop
  }
}
 8007294:	3720      	adds	r7, #32
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	080072b3 	.word	0x080072b3

080072a0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bc80      	pop	{r7}
 80072b0:	4770      	bx	lr

080072b2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b084      	sub	sp, #16
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072be:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f7ff ffe7 	bl	80072a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80072d2:	bf00      	nop
 80072d4:	3710      	adds	r7, #16
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
	...

080072dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b088      	sub	sp, #32
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	603b      	str	r3, [r7, #0]
 80072e8:	4613      	mov	r3, r2
 80072ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80072ec:	f7fc f9e2 	bl	80036b4 <HAL_GetTick>
 80072f0:	4602      	mov	r2, r0
 80072f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f4:	1a9b      	subs	r3, r3, r2
 80072f6:	683a      	ldr	r2, [r7, #0]
 80072f8:	4413      	add	r3, r2
 80072fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80072fc:	f7fc f9da 	bl	80036b4 <HAL_GetTick>
 8007300:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007302:	4b39      	ldr	r3, [pc, #228]	@ (80073e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	015b      	lsls	r3, r3, #5
 8007308:	0d1b      	lsrs	r3, r3, #20
 800730a:	69fa      	ldr	r2, [r7, #28]
 800730c:	fb02 f303 	mul.w	r3, r2, r3
 8007310:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007312:	e054      	b.n	80073be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800731a:	d050      	beq.n	80073be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800731c:	f7fc f9ca 	bl	80036b4 <HAL_GetTick>
 8007320:	4602      	mov	r2, r0
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	69fa      	ldr	r2, [r7, #28]
 8007328:	429a      	cmp	r2, r3
 800732a:	d902      	bls.n	8007332 <SPI_WaitFlagStateUntilTimeout+0x56>
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d13d      	bne.n	80073ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	685a      	ldr	r2, [r3, #4]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007340:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800734a:	d111      	bne.n	8007370 <SPI_WaitFlagStateUntilTimeout+0x94>
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007354:	d004      	beq.n	8007360 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800735e:	d107      	bne.n	8007370 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800736e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007374:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007378:	d10f      	bne.n	800739a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007388:	601a      	str	r2, [r3, #0]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007398:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2201      	movs	r2, #1
 800739e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80073aa:	2303      	movs	r3, #3
 80073ac:	e017      	b.n	80073de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d101      	bne.n	80073b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80073b4:	2300      	movs	r3, #0
 80073b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	3b01      	subs	r3, #1
 80073bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	4013      	ands	r3, r2
 80073c8:	68ba      	ldr	r2, [r7, #8]
 80073ca:	429a      	cmp	r2, r3
 80073cc:	bf0c      	ite	eq
 80073ce:	2301      	moveq	r3, #1
 80073d0:	2300      	movne	r3, #0
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	461a      	mov	r2, r3
 80073d6:	79fb      	ldrb	r3, [r7, #7]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d19b      	bne.n	8007314 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3720      	adds	r7, #32
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	bf00      	nop
 80073e8:	2000006c 	.word	0x2000006c

080073ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b086      	sub	sp, #24
 80073f0:	af02      	add	r7, sp, #8
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007400:	d111      	bne.n	8007426 <SPI_EndRxTransaction+0x3a>
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800740a:	d004      	beq.n	8007416 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007414:	d107      	bne.n	8007426 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007424:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800742e:	d117      	bne.n	8007460 <SPI_EndRxTransaction+0x74>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007438:	d112      	bne.n	8007460 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	9300      	str	r3, [sp, #0]
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	2200      	movs	r2, #0
 8007442:	2101      	movs	r1, #1
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f7ff ff49 	bl	80072dc <SPI_WaitFlagStateUntilTimeout>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d01a      	beq.n	8007486 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007454:	f043 0220 	orr.w	r2, r3, #32
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800745c:	2303      	movs	r3, #3
 800745e:	e013      	b.n	8007488 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	9300      	str	r3, [sp, #0]
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	2200      	movs	r2, #0
 8007468:	2180      	movs	r1, #128	@ 0x80
 800746a:	68f8      	ldr	r0, [r7, #12]
 800746c:	f7ff ff36 	bl	80072dc <SPI_WaitFlagStateUntilTimeout>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d007      	beq.n	8007486 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800747a:	f043 0220 	orr.w	r2, r3, #32
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007482:	2303      	movs	r3, #3
 8007484:	e000      	b.n	8007488 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3710      	adds	r7, #16
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b086      	sub	sp, #24
 8007494:	af02      	add	r7, sp, #8
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	9300      	str	r3, [sp, #0]
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	2201      	movs	r2, #1
 80074a4:	2102      	movs	r1, #2
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f7ff ff18 	bl	80072dc <SPI_WaitFlagStateUntilTimeout>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d007      	beq.n	80074c2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074b6:	f043 0220 	orr.w	r2, r3, #32
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e013      	b.n	80074ea <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	2200      	movs	r2, #0
 80074ca:	2180      	movs	r1, #128	@ 0x80
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f7ff ff05 	bl	80072dc <SPI_WaitFlagStateUntilTimeout>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d007      	beq.n	80074e8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074dc:	f043 0220 	orr.w	r2, r3, #32
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80074e4:	2303      	movs	r3, #3
 80074e6:	e000      	b.n	80074ea <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3710      	adds	r7, #16
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}

080074f2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074f2:	b580      	push	{r7, lr}
 80074f4:	b082      	sub	sp, #8
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d101      	bne.n	8007504 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	e041      	b.n	8007588 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800750a:	b2db      	uxtb	r3, r3
 800750c:	2b00      	cmp	r3, #0
 800750e:	d106      	bne.n	800751e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f7fb fee7 	bl	80032ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2202      	movs	r2, #2
 8007522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	3304      	adds	r3, #4
 800752e:	4619      	mov	r1, r3
 8007530:	4610      	mov	r0, r2
 8007532:	f000 f94b 	bl	80077cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2201      	movs	r2, #1
 8007542:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2201      	movs	r2, #1
 8007552:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2201      	movs	r2, #1
 800757a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2201      	movs	r2, #1
 8007582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007586:	2300      	movs	r3, #0
}
 8007588:	4618      	mov	r0, r3
 800758a:	3708      	adds	r7, #8
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	691b      	ldr	r3, [r3, #16]
 80075a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	f003 0302 	and.w	r3, r3, #2
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d020      	beq.n	80075f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f003 0302 	and.w	r3, r3, #2
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d01b      	beq.n	80075f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f06f 0202 	mvn.w	r2, #2
 80075c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2201      	movs	r2, #1
 80075ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	699b      	ldr	r3, [r3, #24]
 80075d2:	f003 0303 	and.w	r3, r3, #3
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d003      	beq.n	80075e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 f8da 	bl	8007794 <HAL_TIM_IC_CaptureCallback>
 80075e0:	e005      	b.n	80075ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 f8cd 	bl	8007782 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 f8dc 	bl	80077a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	f003 0304 	and.w	r3, r3, #4
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d020      	beq.n	8007640 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f003 0304 	and.w	r3, r3, #4
 8007604:	2b00      	cmp	r3, #0
 8007606:	d01b      	beq.n	8007640 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f06f 0204 	mvn.w	r2, #4
 8007610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2202      	movs	r2, #2
 8007616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007622:	2b00      	cmp	r3, #0
 8007624:	d003      	beq.n	800762e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 f8b4 	bl	8007794 <HAL_TIM_IC_CaptureCallback>
 800762c:	e005      	b.n	800763a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 f8a7 	bl	8007782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 f8b6 	bl	80077a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f003 0308 	and.w	r3, r3, #8
 8007646:	2b00      	cmp	r3, #0
 8007648:	d020      	beq.n	800768c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f003 0308 	and.w	r3, r3, #8
 8007650:	2b00      	cmp	r3, #0
 8007652:	d01b      	beq.n	800768c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f06f 0208 	mvn.w	r2, #8
 800765c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2204      	movs	r2, #4
 8007662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	69db      	ldr	r3, [r3, #28]
 800766a:	f003 0303 	and.w	r3, r3, #3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d003      	beq.n	800767a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 f88e 	bl	8007794 <HAL_TIM_IC_CaptureCallback>
 8007678:	e005      	b.n	8007686 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f881 	bl	8007782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 f890 	bl	80077a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	f003 0310 	and.w	r3, r3, #16
 8007692:	2b00      	cmp	r3, #0
 8007694:	d020      	beq.n	80076d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f003 0310 	and.w	r3, r3, #16
 800769c:	2b00      	cmp	r3, #0
 800769e:	d01b      	beq.n	80076d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f06f 0210 	mvn.w	r2, #16
 80076a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2208      	movs	r2, #8
 80076ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	69db      	ldr	r3, [r3, #28]
 80076b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d003      	beq.n	80076c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f868 	bl	8007794 <HAL_TIM_IC_CaptureCallback>
 80076c4:	e005      	b.n	80076d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 f85b 	bl	8007782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f000 f86a 	bl	80077a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00c      	beq.n	80076fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f003 0301 	and.w	r3, r3, #1
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d007      	beq.n	80076fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f06f 0201 	mvn.w	r2, #1
 80076f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f83a 	bl	8007770 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00c      	beq.n	8007720 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800770c:	2b00      	cmp	r3, #0
 800770e:	d007      	beq.n	8007720 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 f93d 	bl	800799a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00c      	beq.n	8007744 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007730:	2b00      	cmp	r3, #0
 8007732:	d007      	beq.n	8007744 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800773c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f83a 	bl	80077b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	f003 0320 	and.w	r3, r3, #32
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00c      	beq.n	8007768 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f003 0320 	and.w	r3, r3, #32
 8007754:	2b00      	cmp	r3, #0
 8007756:	d007      	beq.n	8007768 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f06f 0220 	mvn.w	r2, #32
 8007760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f910 	bl	8007988 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007768:	bf00      	nop
 800776a:	3710      	adds	r7, #16
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007778:	bf00      	nop
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	bc80      	pop	{r7}
 8007780:	4770      	bx	lr

08007782 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007782:	b480      	push	{r7}
 8007784:	b083      	sub	sp, #12
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800778a:	bf00      	nop
 800778c:	370c      	adds	r7, #12
 800778e:	46bd      	mov	sp, r7
 8007790:	bc80      	pop	{r7}
 8007792:	4770      	bx	lr

08007794 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bc80      	pop	{r7}
 80077a4:	4770      	bx	lr

080077a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077a6:	b480      	push	{r7}
 80077a8:	b083      	sub	sp, #12
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077ae:	bf00      	nop
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bc80      	pop	{r7}
 80077b6:	4770      	bx	lr

080077b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bc80      	pop	{r7}
 80077c8:	4770      	bx	lr
	...

080077cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	4a33      	ldr	r2, [pc, #204]	@ (80078ac <TIM_Base_SetConfig+0xe0>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d00f      	beq.n	8007804 <TIM_Base_SetConfig+0x38>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077ea:	d00b      	beq.n	8007804 <TIM_Base_SetConfig+0x38>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a30      	ldr	r2, [pc, #192]	@ (80078b0 <TIM_Base_SetConfig+0xe4>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d007      	beq.n	8007804 <TIM_Base_SetConfig+0x38>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a2f      	ldr	r2, [pc, #188]	@ (80078b4 <TIM_Base_SetConfig+0xe8>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d003      	beq.n	8007804 <TIM_Base_SetConfig+0x38>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	4a2e      	ldr	r2, [pc, #184]	@ (80078b8 <TIM_Base_SetConfig+0xec>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d108      	bne.n	8007816 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800780a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	4313      	orrs	r3, r2
 8007814:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4a24      	ldr	r2, [pc, #144]	@ (80078ac <TIM_Base_SetConfig+0xe0>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d00f      	beq.n	800783e <TIM_Base_SetConfig+0x72>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007824:	d00b      	beq.n	800783e <TIM_Base_SetConfig+0x72>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a21      	ldr	r2, [pc, #132]	@ (80078b0 <TIM_Base_SetConfig+0xe4>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d007      	beq.n	800783e <TIM_Base_SetConfig+0x72>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a20      	ldr	r2, [pc, #128]	@ (80078b4 <TIM_Base_SetConfig+0xe8>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d003      	beq.n	800783e <TIM_Base_SetConfig+0x72>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a1f      	ldr	r2, [pc, #124]	@ (80078b8 <TIM_Base_SetConfig+0xec>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d108      	bne.n	8007850 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007844:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	4313      	orrs	r3, r2
 800784e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	4313      	orrs	r3, r2
 800785c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	68fa      	ldr	r2, [r7, #12]
 8007862:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	689a      	ldr	r2, [r3, #8]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a0d      	ldr	r2, [pc, #52]	@ (80078ac <TIM_Base_SetConfig+0xe0>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d103      	bne.n	8007884 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	691a      	ldr	r2, [r3, #16]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	f003 0301 	and.w	r3, r3, #1
 8007892:	2b00      	cmp	r3, #0
 8007894:	d005      	beq.n	80078a2 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	f023 0201 	bic.w	r2, r3, #1
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	611a      	str	r2, [r3, #16]
  }
}
 80078a2:	bf00      	nop
 80078a4:	3714      	adds	r7, #20
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bc80      	pop	{r7}
 80078aa:	4770      	bx	lr
 80078ac:	40012c00 	.word	0x40012c00
 80078b0:	40000400 	.word	0x40000400
 80078b4:	40000800 	.word	0x40000800
 80078b8:	40000c00 	.word	0x40000c00

080078bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078bc:	b480      	push	{r7}
 80078be:	b085      	sub	sp, #20
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d101      	bne.n	80078d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80078d0:	2302      	movs	r3, #2
 80078d2:	e04b      	b.n	800796c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2202      	movs	r2, #2
 80078e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	68fa      	ldr	r2, [r7, #12]
 8007902:	4313      	orrs	r3, r2
 8007904:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a19      	ldr	r2, [pc, #100]	@ (8007978 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d013      	beq.n	8007940 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007920:	d00e      	beq.n	8007940 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a15      	ldr	r2, [pc, #84]	@ (800797c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d009      	beq.n	8007940 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a13      	ldr	r2, [pc, #76]	@ (8007980 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d004      	beq.n	8007940 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a12      	ldr	r2, [pc, #72]	@ (8007984 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d10c      	bne.n	800795a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007946:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	68ba      	ldr	r2, [r7, #8]
 800794e:	4313      	orrs	r3, r2
 8007950:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	68ba      	ldr	r2, [r7, #8]
 8007958:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800796a:	2300      	movs	r3, #0
}
 800796c:	4618      	mov	r0, r3
 800796e:	3714      	adds	r7, #20
 8007970:	46bd      	mov	sp, r7
 8007972:	bc80      	pop	{r7}
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	40012c00 	.word	0x40012c00
 800797c:	40000400 	.word	0x40000400
 8007980:	40000800 	.word	0x40000800
 8007984:	40000c00 	.word	0x40000c00

08007988 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007988:	b480      	push	{r7}
 800798a:	b083      	sub	sp, #12
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007990:	bf00      	nop
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	bc80      	pop	{r7}
 8007998:	4770      	bx	lr

0800799a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800799a:	b480      	push	{r7}
 800799c:	b083      	sub	sp, #12
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80079a2:	bf00      	nop
 80079a4:	370c      	adds	r7, #12
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bc80      	pop	{r7}
 80079aa:	4770      	bx	lr

080079ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d101      	bne.n	80079be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	e042      	b.n	8007a44 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d106      	bne.n	80079d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2200      	movs	r2, #0
 80079ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f7fb fcda 	bl	800338c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2224      	movs	r2, #36	@ 0x24
 80079dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	68da      	ldr	r2, [r3, #12]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80079ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f000 fdc3 	bl	800857c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	691a      	ldr	r2, [r3, #16]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007a04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	695a      	ldr	r2, [r3, #20]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007a14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68da      	ldr	r2, [r3, #12]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007a24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2220      	movs	r2, #32
 8007a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2220      	movs	r2, #32
 8007a38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007a42:	2300      	movs	r3, #0
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3708      	adds	r7, #8
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b08c      	sub	sp, #48	@ 0x30
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	4613      	mov	r3, r2
 8007a58:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	2b20      	cmp	r3, #32
 8007a64:	d156      	bne.n	8007b14 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d002      	beq.n	8007a72 <HAL_UART_Transmit_DMA+0x26>
 8007a6c:	88fb      	ldrh	r3, [r7, #6]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d101      	bne.n	8007a76 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	e04f      	b.n	8007b16 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8007a76:	68ba      	ldr	r2, [r7, #8]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	88fa      	ldrh	r2, [r7, #6]
 8007a80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	88fa      	ldrh	r2, [r7, #6]
 8007a86:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2221      	movs	r2, #33	@ 0x21
 8007a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a9a:	4a21      	ldr	r2, [pc, #132]	@ (8007b20 <HAL_UART_Transmit_DMA+0xd4>)
 8007a9c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa2:	4a20      	ldr	r2, [pc, #128]	@ (8007b24 <HAL_UART_Transmit_DMA+0xd8>)
 8007aa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aaa:	4a1f      	ldr	r2, [pc, #124]	@ (8007b28 <HAL_UART_Transmit_DMA+0xdc>)
 8007aac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8007ab6:	f107 0308 	add.w	r3, r7, #8
 8007aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac2:	6819      	ldr	r1, [r3, #0]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	3304      	adds	r3, #4
 8007aca:	461a      	mov	r2, r3
 8007acc:	88fb      	ldrh	r3, [r7, #6]
 8007ace:	f7fd f92b 	bl	8004d28 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007ada:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	3314      	adds	r3, #20
 8007ae2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae4:	69bb      	ldr	r3, [r7, #24]
 8007ae6:	e853 3f00 	ldrex	r3, [r3]
 8007aea:	617b      	str	r3, [r7, #20]
   return(result);
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007af2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	3314      	adds	r3, #20
 8007afa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007afc:	627a      	str	r2, [r7, #36]	@ 0x24
 8007afe:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b00:	6a39      	ldr	r1, [r7, #32]
 8007b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b04:	e841 2300 	strex	r3, r2, [r1]
 8007b08:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b0a:	69fb      	ldr	r3, [r7, #28]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d1e5      	bne.n	8007adc <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8007b10:	2300      	movs	r3, #0
 8007b12:	e000      	b.n	8007b16 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007b14:	2302      	movs	r3, #2
  }
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3730      	adds	r7, #48	@ 0x30
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	080080af 	.word	0x080080af
 8007b24:	08008149 	.word	0x08008149
 8007b28:	08008165 	.word	0x08008165

08007b2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b0ba      	sub	sp, #232	@ 0xe8
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	68db      	ldr	r3, [r3, #12]
 8007b44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	695b      	ldr	r3, [r3, #20]
 8007b4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007b52:	2300      	movs	r3, #0
 8007b54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b62:	f003 030f 	and.w	r3, r3, #15
 8007b66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007b6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d10f      	bne.n	8007b92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b76:	f003 0320 	and.w	r3, r3, #32
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d009      	beq.n	8007b92 <HAL_UART_IRQHandler+0x66>
 8007b7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b82:	f003 0320 	and.w	r3, r3, #32
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d003      	beq.n	8007b92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 fc38 	bl	8008400 <UART_Receive_IT>
      return;
 8007b90:	e25b      	b.n	800804a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007b92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	f000 80de 	beq.w	8007d58 <HAL_UART_IRQHandler+0x22c>
 8007b9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ba0:	f003 0301 	and.w	r3, r3, #1
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d106      	bne.n	8007bb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f000 80d1 	beq.w	8007d58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bba:	f003 0301 	and.w	r3, r3, #1
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00b      	beq.n	8007bda <HAL_UART_IRQHandler+0xae>
 8007bc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d005      	beq.n	8007bda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bd2:	f043 0201 	orr.w	r2, r3, #1
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bde:	f003 0304 	and.w	r3, r3, #4
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00b      	beq.n	8007bfe <HAL_UART_IRQHandler+0xd2>
 8007be6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bea:	f003 0301 	and.w	r3, r3, #1
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d005      	beq.n	8007bfe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bf6:	f043 0202 	orr.w	r2, r3, #2
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00b      	beq.n	8007c22 <HAL_UART_IRQHandler+0xf6>
 8007c0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d005      	beq.n	8007c22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c1a:	f043 0204 	orr.w	r2, r3, #4
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c26:	f003 0308 	and.w	r3, r3, #8
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d011      	beq.n	8007c52 <HAL_UART_IRQHandler+0x126>
 8007c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c32:	f003 0320 	and.w	r3, r3, #32
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d105      	bne.n	8007c46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007c3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d005      	beq.n	8007c52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c4a:	f043 0208 	orr.w	r2, r3, #8
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f000 81f2 	beq.w	8008040 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c60:	f003 0320 	and.w	r3, r3, #32
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d008      	beq.n	8007c7a <HAL_UART_IRQHandler+0x14e>
 8007c68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c6c:	f003 0320 	and.w	r3, r3, #32
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d002      	beq.n	8007c7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f000 fbc3 	bl	8008400 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	bf14      	ite	ne
 8007c88:	2301      	movne	r3, #1
 8007c8a:	2300      	moveq	r3, #0
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c96:	f003 0308 	and.w	r3, r3, #8
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d103      	bne.n	8007ca6 <HAL_UART_IRQHandler+0x17a>
 8007c9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d04f      	beq.n	8007d46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 facd 	bl	8008246 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	695b      	ldr	r3, [r3, #20]
 8007cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d041      	beq.n	8007d3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	3314      	adds	r3, #20
 8007cc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007cc8:	e853 3f00 	ldrex	r3, [r3]
 8007ccc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007cd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007cd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	3314      	adds	r3, #20
 8007ce2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007ce6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007cea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007cf2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007cf6:	e841 2300 	strex	r3, r2, [r1]
 8007cfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007cfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d1d9      	bne.n	8007cba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d013      	beq.n	8007d36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d12:	4a7e      	ldr	r2, [pc, #504]	@ (8007f0c <HAL_UART_IRQHandler+0x3e0>)
 8007d14:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7fd f8a0 	bl	8004e60 <HAL_DMA_Abort_IT>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d016      	beq.n	8007d54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007d30:	4610      	mov	r0, r2
 8007d32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d34:	e00e      	b.n	8007d54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f000 f9a5 	bl	8008086 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d3c:	e00a      	b.n	8007d54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 f9a1 	bl	8008086 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d44:	e006      	b.n	8007d54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 f99d 	bl	8008086 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007d52:	e175      	b.n	8008040 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d54:	bf00      	nop
    return;
 8007d56:	e173      	b.n	8008040 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	f040 814f 	bne.w	8008000 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d66:	f003 0310 	and.w	r3, r3, #16
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f000 8148 	beq.w	8008000 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d74:	f003 0310 	and.w	r3, r3, #16
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f000 8141 	beq.w	8008000 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d7e:	2300      	movs	r3, #0
 8007d80:	60bb      	str	r3, [r7, #8]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	60bb      	str	r3, [r7, #8]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	60bb      	str	r3, [r7, #8]
 8007d92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	695b      	ldr	r3, [r3, #20]
 8007d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f000 80b6 	beq.w	8007f10 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007db0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	f000 8145 	beq.w	8008044 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007dbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	f080 813e 	bcs.w	8008044 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007dce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	2b20      	cmp	r3, #32
 8007dd8:	f000 8088 	beq.w	8007eec <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	330c      	adds	r3, #12
 8007de2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007dea:	e853 3f00 	ldrex	r3, [r3]
 8007dee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007df2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007df6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007dfa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	330c      	adds	r3, #12
 8007e04:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007e08:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007e0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e10:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007e14:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007e18:	e841 2300 	strex	r3, r2, [r1]
 8007e1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007e20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1d9      	bne.n	8007ddc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3314      	adds	r3, #20
 8007e2e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e32:	e853 3f00 	ldrex	r3, [r3]
 8007e36:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007e38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e3a:	f023 0301 	bic.w	r3, r3, #1
 8007e3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3314      	adds	r3, #20
 8007e48:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007e4c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007e50:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e52:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007e54:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007e58:	e841 2300 	strex	r3, r2, [r1]
 8007e5c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007e5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1e1      	bne.n	8007e28 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	3314      	adds	r3, #20
 8007e6a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e6e:	e853 3f00 	ldrex	r3, [r3]
 8007e72:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007e74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	3314      	adds	r3, #20
 8007e84:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007e88:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007e8a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007e8e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007e90:	e841 2300 	strex	r3, r2, [r1]
 8007e94:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007e96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d1e3      	bne.n	8007e64 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2220      	movs	r2, #32
 8007ea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	330c      	adds	r3, #12
 8007eb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007eb4:	e853 3f00 	ldrex	r3, [r3]
 8007eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ebc:	f023 0310 	bic.w	r3, r3, #16
 8007ec0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	330c      	adds	r3, #12
 8007eca:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007ece:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007ed0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ed4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ed6:	e841 2300 	strex	r3, r2, [r1]
 8007eda:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007edc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1e3      	bne.n	8007eaa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f7fc ff7e 	bl	8004de8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2202      	movs	r2, #2
 8007ef0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	4619      	mov	r1, r3
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 f8c8 	bl	8008098 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f08:	e09c      	b.n	8008044 <HAL_UART_IRQHandler+0x518>
 8007f0a:	bf00      	nop
 8007f0c:	0800830b 	.word	0x0800830b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f000 808e 	beq.w	8008048 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007f2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f000 8089 	beq.w	8008048 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	330c      	adds	r3, #12
 8007f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f40:	e853 3f00 	ldrex	r3, [r3]
 8007f44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	330c      	adds	r3, #12
 8007f56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007f5a:	647a      	str	r2, [r7, #68]	@ 0x44
 8007f5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f62:	e841 2300 	strex	r3, r2, [r1]
 8007f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1e3      	bne.n	8007f36 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	3314      	adds	r3, #20
 8007f74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f78:	e853 3f00 	ldrex	r3, [r3]
 8007f7c:	623b      	str	r3, [r7, #32]
   return(result);
 8007f7e:	6a3b      	ldr	r3, [r7, #32]
 8007f80:	f023 0301 	bic.w	r3, r3, #1
 8007f84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	3314      	adds	r3, #20
 8007f8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007f92:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f9a:	e841 2300 	strex	r3, r2, [r1]
 8007f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d1e3      	bne.n	8007f6e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2220      	movs	r2, #32
 8007faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	330c      	adds	r3, #12
 8007fba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	e853 3f00 	ldrex	r3, [r3]
 8007fc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f023 0310 	bic.w	r3, r3, #16
 8007fca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	330c      	adds	r3, #12
 8007fd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007fd8:	61fa      	str	r2, [r7, #28]
 8007fda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fdc:	69b9      	ldr	r1, [r7, #24]
 8007fde:	69fa      	ldr	r2, [r7, #28]
 8007fe0:	e841 2300 	strex	r3, r2, [r1]
 8007fe4:	617b      	str	r3, [r7, #20]
   return(result);
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1e3      	bne.n	8007fb4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ff2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f000 f84d 	bl	8008098 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ffe:	e023      	b.n	8008048 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008008:	2b00      	cmp	r3, #0
 800800a:	d009      	beq.n	8008020 <HAL_UART_IRQHandler+0x4f4>
 800800c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008010:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008014:	2b00      	cmp	r3, #0
 8008016:	d003      	beq.n	8008020 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 f98a 	bl	8008332 <UART_Transmit_IT>
    return;
 800801e:	e014      	b.n	800804a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008028:	2b00      	cmp	r3, #0
 800802a:	d00e      	beq.n	800804a <HAL_UART_IRQHandler+0x51e>
 800802c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008034:	2b00      	cmp	r3, #0
 8008036:	d008      	beq.n	800804a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 f9c9 	bl	80083d0 <UART_EndTransmit_IT>
    return;
 800803e:	e004      	b.n	800804a <HAL_UART_IRQHandler+0x51e>
    return;
 8008040:	bf00      	nop
 8008042:	e002      	b.n	800804a <HAL_UART_IRQHandler+0x51e>
      return;
 8008044:	bf00      	nop
 8008046:	e000      	b.n	800804a <HAL_UART_IRQHandler+0x51e>
      return;
 8008048:	bf00      	nop
  }
}
 800804a:	37e8      	adds	r7, #232	@ 0xe8
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008058:	bf00      	nop
 800805a:	370c      	adds	r7, #12
 800805c:	46bd      	mov	sp, r7
 800805e:	bc80      	pop	{r7}
 8008060:	4770      	bx	lr

08008062 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008062:	b480      	push	{r7}
 8008064:	b083      	sub	sp, #12
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800806a:	bf00      	nop
 800806c:	370c      	adds	r7, #12
 800806e:	46bd      	mov	sp, r7
 8008070:	bc80      	pop	{r7}
 8008072:	4770      	bx	lr

08008074 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800807c:	bf00      	nop
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	bc80      	pop	{r7}
 8008084:	4770      	bx	lr

08008086 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008086:	b480      	push	{r7}
 8008088:	b083      	sub	sp, #12
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800808e:	bf00      	nop
 8008090:	370c      	adds	r7, #12
 8008092:	46bd      	mov	sp, r7
 8008094:	bc80      	pop	{r7}
 8008096:	4770      	bx	lr

08008098 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	460b      	mov	r3, r1
 80080a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080a4:	bf00      	nop
 80080a6:	370c      	adds	r7, #12
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bc80      	pop	{r7}
 80080ac:	4770      	bx	lr

080080ae <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80080ae:	b580      	push	{r7, lr}
 80080b0:	b090      	sub	sp, #64	@ 0x40
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 0320 	and.w	r3, r3, #32
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d137      	bne.n	800813a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80080ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080cc:	2200      	movs	r2, #0
 80080ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80080d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	3314      	adds	r3, #20
 80080d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080da:	e853 3f00 	ldrex	r3, [r3]
 80080de:	623b      	str	r3, [r7, #32]
   return(result);
 80080e0:	6a3b      	ldr	r3, [r7, #32]
 80080e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	3314      	adds	r3, #20
 80080ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80080f0:	633a      	str	r2, [r7, #48]	@ 0x30
 80080f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080f8:	e841 2300 	strex	r3, r2, [r1]
 80080fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008100:	2b00      	cmp	r3, #0
 8008102:	d1e5      	bne.n	80080d0 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008104:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	330c      	adds	r3, #12
 800810a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	e853 3f00 	ldrex	r3, [r3]
 8008112:	60fb      	str	r3, [r7, #12]
   return(result);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800811a:	637b      	str	r3, [r7, #52]	@ 0x34
 800811c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	330c      	adds	r3, #12
 8008122:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008124:	61fa      	str	r2, [r7, #28]
 8008126:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008128:	69b9      	ldr	r1, [r7, #24]
 800812a:	69fa      	ldr	r2, [r7, #28]
 800812c:	e841 2300 	strex	r3, r2, [r1]
 8008130:	617b      	str	r3, [r7, #20]
   return(result);
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d1e5      	bne.n	8008104 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008138:	e002      	b.n	8008140 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800813a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800813c:	f7ff ff88 	bl	8008050 <HAL_UART_TxCpltCallback>
}
 8008140:	bf00      	nop
 8008142:	3740      	adds	r7, #64	@ 0x40
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008154:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008156:	68f8      	ldr	r0, [r7, #12]
 8008158:	f7ff ff83 	bl	8008062 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800815c:	bf00      	nop
 800815e:	3710      	adds	r7, #16
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}

08008164 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800816c:	2300      	movs	r3, #0
 800816e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008174:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	695b      	ldr	r3, [r3, #20]
 800817c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008180:	2b00      	cmp	r3, #0
 8008182:	bf14      	ite	ne
 8008184:	2301      	movne	r3, #1
 8008186:	2300      	moveq	r3, #0
 8008188:	b2db      	uxtb	r3, r3
 800818a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008192:	b2db      	uxtb	r3, r3
 8008194:	2b21      	cmp	r3, #33	@ 0x21
 8008196:	d108      	bne.n	80081aa <UART_DMAError+0x46>
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d005      	beq.n	80081aa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	2200      	movs	r2, #0
 80081a2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80081a4:	68b8      	ldr	r0, [r7, #8]
 80081a6:	f000 f827 	bl	80081f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	695b      	ldr	r3, [r3, #20]
 80081b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	bf14      	ite	ne
 80081b8:	2301      	movne	r3, #1
 80081ba:	2300      	moveq	r3, #0
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	2b22      	cmp	r3, #34	@ 0x22
 80081ca:	d108      	bne.n	80081de <UART_DMAError+0x7a>
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d005      	beq.n	80081de <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	2200      	movs	r2, #0
 80081d6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80081d8:	68b8      	ldr	r0, [r7, #8]
 80081da:	f000 f834 	bl	8008246 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081e2:	f043 0210 	orr.w	r2, r3, #16
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081ea:	68b8      	ldr	r0, [r7, #8]
 80081ec:	f7ff ff4b 	bl	8008086 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081f0:	bf00      	nop
 80081f2:	3710      	adds	r7, #16
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b089      	sub	sp, #36	@ 0x24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	330c      	adds	r3, #12
 8008206:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	e853 3f00 	ldrex	r3, [r3]
 800820e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008216:	61fb      	str	r3, [r7, #28]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	330c      	adds	r3, #12
 800821e:	69fa      	ldr	r2, [r7, #28]
 8008220:	61ba      	str	r2, [r7, #24]
 8008222:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008224:	6979      	ldr	r1, [r7, #20]
 8008226:	69ba      	ldr	r2, [r7, #24]
 8008228:	e841 2300 	strex	r3, r2, [r1]
 800822c:	613b      	str	r3, [r7, #16]
   return(result);
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1e5      	bne.n	8008200 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2220      	movs	r2, #32
 8008238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800823c:	bf00      	nop
 800823e:	3724      	adds	r7, #36	@ 0x24
 8008240:	46bd      	mov	sp, r7
 8008242:	bc80      	pop	{r7}
 8008244:	4770      	bx	lr

08008246 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008246:	b480      	push	{r7}
 8008248:	b095      	sub	sp, #84	@ 0x54
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	330c      	adds	r3, #12
 8008254:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008258:	e853 3f00 	ldrex	r3, [r3]
 800825c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800825e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008260:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008264:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	330c      	adds	r3, #12
 800826c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800826e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008270:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008272:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008274:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008276:	e841 2300 	strex	r3, r2, [r1]
 800827a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800827c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800827e:	2b00      	cmp	r3, #0
 8008280:	d1e5      	bne.n	800824e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	3314      	adds	r3, #20
 8008288:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828a:	6a3b      	ldr	r3, [r7, #32]
 800828c:	e853 3f00 	ldrex	r3, [r3]
 8008290:	61fb      	str	r3, [r7, #28]
   return(result);
 8008292:	69fb      	ldr	r3, [r7, #28]
 8008294:	f023 0301 	bic.w	r3, r3, #1
 8008298:	64bb      	str	r3, [r7, #72]	@ 0x48
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	3314      	adds	r3, #20
 80082a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80082a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082aa:	e841 2300 	strex	r3, r2, [r1]
 80082ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1e5      	bne.n	8008282 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d119      	bne.n	80082f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	330c      	adds	r3, #12
 80082c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	e853 3f00 	ldrex	r3, [r3]
 80082cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	f023 0310 	bic.w	r3, r3, #16
 80082d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	330c      	adds	r3, #12
 80082dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082de:	61ba      	str	r2, [r7, #24]
 80082e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e2:	6979      	ldr	r1, [r7, #20]
 80082e4:	69ba      	ldr	r2, [r7, #24]
 80082e6:	e841 2300 	strex	r3, r2, [r1]
 80082ea:	613b      	str	r3, [r7, #16]
   return(result);
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1e5      	bne.n	80082be <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2220      	movs	r2, #32
 80082f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2200      	movs	r2, #0
 80082fe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008300:	bf00      	nop
 8008302:	3754      	adds	r7, #84	@ 0x54
 8008304:	46bd      	mov	sp, r7
 8008306:	bc80      	pop	{r7}
 8008308:	4770      	bx	lr

0800830a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800830a:	b580      	push	{r7, lr}
 800830c:	b084      	sub	sp, #16
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008316:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2200      	movs	r2, #0
 800831c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2200      	movs	r2, #0
 8008322:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	f7ff feae 	bl	8008086 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800832a:	bf00      	nop
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}

08008332 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008332:	b480      	push	{r7}
 8008334:	b085      	sub	sp, #20
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008340:	b2db      	uxtb	r3, r3
 8008342:	2b21      	cmp	r3, #33	@ 0x21
 8008344:	d13e      	bne.n	80083c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800834e:	d114      	bne.n	800837a <UART_Transmit_IT+0x48>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	691b      	ldr	r3, [r3, #16]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d110      	bne.n	800837a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a1b      	ldr	r3, [r3, #32]
 800835c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	881b      	ldrh	r3, [r3, #0]
 8008362:	461a      	mov	r2, r3
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800836c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6a1b      	ldr	r3, [r3, #32]
 8008372:	1c9a      	adds	r2, r3, #2
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	621a      	str	r2, [r3, #32]
 8008378:	e008      	b.n	800838c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6a1b      	ldr	r3, [r3, #32]
 800837e:	1c59      	adds	r1, r3, #1
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	6211      	str	r1, [r2, #32]
 8008384:	781a      	ldrb	r2, [r3, #0]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008390:	b29b      	uxth	r3, r3
 8008392:	3b01      	subs	r3, #1
 8008394:	b29b      	uxth	r3, r3
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	4619      	mov	r1, r3
 800839a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800839c:	2b00      	cmp	r3, #0
 800839e:	d10f      	bne.n	80083c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	68da      	ldr	r2, [r3, #12]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80083ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	68da      	ldr	r2, [r3, #12]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80083c0:	2300      	movs	r3, #0
 80083c2:	e000      	b.n	80083c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80083c4:	2302      	movs	r3, #2
  }
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3714      	adds	r7, #20
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bc80      	pop	{r7}
 80083ce:	4770      	bx	lr

080083d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b082      	sub	sp, #8
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	68da      	ldr	r2, [r3, #12]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2220      	movs	r2, #32
 80083ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f7ff fe2d 	bl	8008050 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80083f6:	2300      	movs	r3, #0
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3708      	adds	r7, #8
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b08c      	sub	sp, #48	@ 0x30
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b22      	cmp	r3, #34	@ 0x22
 8008412:	f040 80ae 	bne.w	8008572 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	689b      	ldr	r3, [r3, #8]
 800841a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800841e:	d117      	bne.n	8008450 <UART_Receive_IT+0x50>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	691b      	ldr	r3, [r3, #16]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d113      	bne.n	8008450 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008428:	2300      	movs	r3, #0
 800842a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008430:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	b29b      	uxth	r3, r3
 800843a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800843e:	b29a      	uxth	r2, r3
 8008440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008442:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008448:	1c9a      	adds	r2, r3, #2
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	629a      	str	r2, [r3, #40]	@ 0x28
 800844e:	e026      	b.n	800849e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008454:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008456:	2300      	movs	r3, #0
 8008458:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008462:	d007      	beq.n	8008474 <UART_Receive_IT+0x74>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10a      	bne.n	8008482 <UART_Receive_IT+0x82>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d106      	bne.n	8008482 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	b2da      	uxtb	r2, r3
 800847c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800847e:	701a      	strb	r2, [r3, #0]
 8008480:	e008      	b.n	8008494 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	b2db      	uxtb	r3, r3
 800848a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800848e:	b2da      	uxtb	r2, r3
 8008490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008492:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008498:	1c5a      	adds	r2, r3, #1
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	3b01      	subs	r3, #1
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	4619      	mov	r1, r3
 80084ac:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d15d      	bne.n	800856e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68da      	ldr	r2, [r3, #12]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f022 0220 	bic.w	r2, r2, #32
 80084c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	68da      	ldr	r2, [r3, #12]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	695a      	ldr	r2, [r3, #20]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f022 0201 	bic.w	r2, r2, #1
 80084e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2220      	movs	r2, #32
 80084e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d135      	bne.n	8008564 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2200      	movs	r2, #0
 80084fc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	330c      	adds	r3, #12
 8008504:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	e853 3f00 	ldrex	r3, [r3]
 800850c:	613b      	str	r3, [r7, #16]
   return(result);
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	f023 0310 	bic.w	r3, r3, #16
 8008514:	627b      	str	r3, [r7, #36]	@ 0x24
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	330c      	adds	r3, #12
 800851c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800851e:	623a      	str	r2, [r7, #32]
 8008520:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008522:	69f9      	ldr	r1, [r7, #28]
 8008524:	6a3a      	ldr	r2, [r7, #32]
 8008526:	e841 2300 	strex	r3, r2, [r1]
 800852a:	61bb      	str	r3, [r7, #24]
   return(result);
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1e5      	bne.n	80084fe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f003 0310 	and.w	r3, r3, #16
 800853c:	2b10      	cmp	r3, #16
 800853e:	d10a      	bne.n	8008556 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008540:	2300      	movs	r3, #0
 8008542:	60fb      	str	r3, [r7, #12]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	60fb      	str	r3, [r7, #12]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	60fb      	str	r3, [r7, #12]
 8008554:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800855a:	4619      	mov	r1, r3
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f7ff fd9b 	bl	8008098 <HAL_UARTEx_RxEventCallback>
 8008562:	e002      	b.n	800856a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f7ff fd85 	bl	8008074 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800856a:	2300      	movs	r3, #0
 800856c:	e002      	b.n	8008574 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800856e:	2300      	movs	r3, #0
 8008570:	e000      	b.n	8008574 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008572:	2302      	movs	r3, #2
  }
}
 8008574:	4618      	mov	r0, r3
 8008576:	3730      	adds	r7, #48	@ 0x30
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	691b      	ldr	r3, [r3, #16]
 800858a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	68da      	ldr	r2, [r3, #12]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	430a      	orrs	r2, r1
 8008598:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	689a      	ldr	r2, [r3, #8]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	431a      	orrs	r2, r3
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	695b      	ldr	r3, [r3, #20]
 80085a8:	4313      	orrs	r3, r2
 80085aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80085b6:	f023 030c 	bic.w	r3, r3, #12
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	6812      	ldr	r2, [r2, #0]
 80085be:	68b9      	ldr	r1, [r7, #8]
 80085c0:	430b      	orrs	r3, r1
 80085c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	695b      	ldr	r3, [r3, #20]
 80085ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	699a      	ldr	r2, [r3, #24]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	430a      	orrs	r2, r1
 80085d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a2c      	ldr	r2, [pc, #176]	@ (8008690 <UART_SetConfig+0x114>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d103      	bne.n	80085ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80085e4:	f7fd fe3e 	bl	8006264 <HAL_RCC_GetPCLK2Freq>
 80085e8:	60f8      	str	r0, [r7, #12]
 80085ea:	e002      	b.n	80085f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80085ec:	f7fd fe26 	bl	800623c <HAL_RCC_GetPCLK1Freq>
 80085f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80085f2:	68fa      	ldr	r2, [r7, #12]
 80085f4:	4613      	mov	r3, r2
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	4413      	add	r3, r2
 80085fa:	009a      	lsls	r2, r3, #2
 80085fc:	441a      	add	r2, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	fbb2 f3f3 	udiv	r3, r2, r3
 8008608:	4a22      	ldr	r2, [pc, #136]	@ (8008694 <UART_SetConfig+0x118>)
 800860a:	fba2 2303 	umull	r2, r3, r2, r3
 800860e:	095b      	lsrs	r3, r3, #5
 8008610:	0119      	lsls	r1, r3, #4
 8008612:	68fa      	ldr	r2, [r7, #12]
 8008614:	4613      	mov	r3, r2
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	4413      	add	r3, r2
 800861a:	009a      	lsls	r2, r3, #2
 800861c:	441a      	add	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	fbb2 f2f3 	udiv	r2, r2, r3
 8008628:	4b1a      	ldr	r3, [pc, #104]	@ (8008694 <UART_SetConfig+0x118>)
 800862a:	fba3 0302 	umull	r0, r3, r3, r2
 800862e:	095b      	lsrs	r3, r3, #5
 8008630:	2064      	movs	r0, #100	@ 0x64
 8008632:	fb00 f303 	mul.w	r3, r0, r3
 8008636:	1ad3      	subs	r3, r2, r3
 8008638:	011b      	lsls	r3, r3, #4
 800863a:	3332      	adds	r3, #50	@ 0x32
 800863c:	4a15      	ldr	r2, [pc, #84]	@ (8008694 <UART_SetConfig+0x118>)
 800863e:	fba2 2303 	umull	r2, r3, r2, r3
 8008642:	095b      	lsrs	r3, r3, #5
 8008644:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008648:	4419      	add	r1, r3
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	4613      	mov	r3, r2
 800864e:	009b      	lsls	r3, r3, #2
 8008650:	4413      	add	r3, r2
 8008652:	009a      	lsls	r2, r3, #2
 8008654:	441a      	add	r2, r3
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008660:	4b0c      	ldr	r3, [pc, #48]	@ (8008694 <UART_SetConfig+0x118>)
 8008662:	fba3 0302 	umull	r0, r3, r3, r2
 8008666:	095b      	lsrs	r3, r3, #5
 8008668:	2064      	movs	r0, #100	@ 0x64
 800866a:	fb00 f303 	mul.w	r3, r0, r3
 800866e:	1ad3      	subs	r3, r2, r3
 8008670:	011b      	lsls	r3, r3, #4
 8008672:	3332      	adds	r3, #50	@ 0x32
 8008674:	4a07      	ldr	r2, [pc, #28]	@ (8008694 <UART_SetConfig+0x118>)
 8008676:	fba2 2303 	umull	r2, r3, r2, r3
 800867a:	095b      	lsrs	r3, r3, #5
 800867c:	f003 020f 	and.w	r2, r3, #15
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	440a      	add	r2, r1
 8008686:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008688:	bf00      	nop
 800868a:	3710      	adds	r7, #16
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	40013800 	.word	0x40013800
 8008694:	51eb851f 	.word	0x51eb851f

08008698 <std>:
 8008698:	2300      	movs	r3, #0
 800869a:	b510      	push	{r4, lr}
 800869c:	4604      	mov	r4, r0
 800869e:	e9c0 3300 	strd	r3, r3, [r0]
 80086a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086a6:	6083      	str	r3, [r0, #8]
 80086a8:	8181      	strh	r1, [r0, #12]
 80086aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80086ac:	81c2      	strh	r2, [r0, #14]
 80086ae:	6183      	str	r3, [r0, #24]
 80086b0:	4619      	mov	r1, r3
 80086b2:	2208      	movs	r2, #8
 80086b4:	305c      	adds	r0, #92	@ 0x5c
 80086b6:	f000 fa1b 	bl	8008af0 <memset>
 80086ba:	4b0d      	ldr	r3, [pc, #52]	@ (80086f0 <std+0x58>)
 80086bc:	6224      	str	r4, [r4, #32]
 80086be:	6263      	str	r3, [r4, #36]	@ 0x24
 80086c0:	4b0c      	ldr	r3, [pc, #48]	@ (80086f4 <std+0x5c>)
 80086c2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80086c4:	4b0c      	ldr	r3, [pc, #48]	@ (80086f8 <std+0x60>)
 80086c6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80086c8:	4b0c      	ldr	r3, [pc, #48]	@ (80086fc <std+0x64>)
 80086ca:	6323      	str	r3, [r4, #48]	@ 0x30
 80086cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008700 <std+0x68>)
 80086ce:	429c      	cmp	r4, r3
 80086d0:	d006      	beq.n	80086e0 <std+0x48>
 80086d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80086d6:	4294      	cmp	r4, r2
 80086d8:	d002      	beq.n	80086e0 <std+0x48>
 80086da:	33d0      	adds	r3, #208	@ 0xd0
 80086dc:	429c      	cmp	r4, r3
 80086de:	d105      	bne.n	80086ec <std+0x54>
 80086e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80086e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086e8:	f000 ba8e 	b.w	8008c08 <__retarget_lock_init_recursive>
 80086ec:	bd10      	pop	{r4, pc}
 80086ee:	bf00      	nop
 80086f0:	08008941 	.word	0x08008941
 80086f4:	08008963 	.word	0x08008963
 80086f8:	0800899b 	.word	0x0800899b
 80086fc:	080089bf 	.word	0x080089bf
 8008700:	20000408 	.word	0x20000408

08008704 <stdio_exit_handler>:
 8008704:	4a02      	ldr	r2, [pc, #8]	@ (8008710 <stdio_exit_handler+0xc>)
 8008706:	4903      	ldr	r1, [pc, #12]	@ (8008714 <stdio_exit_handler+0x10>)
 8008708:	4803      	ldr	r0, [pc, #12]	@ (8008718 <stdio_exit_handler+0x14>)
 800870a:	f000 b869 	b.w	80087e0 <_fwalk_sglue>
 800870e:	bf00      	nop
 8008710:	20000078 	.word	0x20000078
 8008714:	080094ed 	.word	0x080094ed
 8008718:	20000088 	.word	0x20000088

0800871c <cleanup_stdio>:
 800871c:	6841      	ldr	r1, [r0, #4]
 800871e:	4b0c      	ldr	r3, [pc, #48]	@ (8008750 <cleanup_stdio+0x34>)
 8008720:	b510      	push	{r4, lr}
 8008722:	4299      	cmp	r1, r3
 8008724:	4604      	mov	r4, r0
 8008726:	d001      	beq.n	800872c <cleanup_stdio+0x10>
 8008728:	f000 fee0 	bl	80094ec <_fflush_r>
 800872c:	68a1      	ldr	r1, [r4, #8]
 800872e:	4b09      	ldr	r3, [pc, #36]	@ (8008754 <cleanup_stdio+0x38>)
 8008730:	4299      	cmp	r1, r3
 8008732:	d002      	beq.n	800873a <cleanup_stdio+0x1e>
 8008734:	4620      	mov	r0, r4
 8008736:	f000 fed9 	bl	80094ec <_fflush_r>
 800873a:	68e1      	ldr	r1, [r4, #12]
 800873c:	4b06      	ldr	r3, [pc, #24]	@ (8008758 <cleanup_stdio+0x3c>)
 800873e:	4299      	cmp	r1, r3
 8008740:	d004      	beq.n	800874c <cleanup_stdio+0x30>
 8008742:	4620      	mov	r0, r4
 8008744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008748:	f000 bed0 	b.w	80094ec <_fflush_r>
 800874c:	bd10      	pop	{r4, pc}
 800874e:	bf00      	nop
 8008750:	20000408 	.word	0x20000408
 8008754:	20000470 	.word	0x20000470
 8008758:	200004d8 	.word	0x200004d8

0800875c <global_stdio_init.part.0>:
 800875c:	b510      	push	{r4, lr}
 800875e:	4b0b      	ldr	r3, [pc, #44]	@ (800878c <global_stdio_init.part.0+0x30>)
 8008760:	4c0b      	ldr	r4, [pc, #44]	@ (8008790 <global_stdio_init.part.0+0x34>)
 8008762:	4a0c      	ldr	r2, [pc, #48]	@ (8008794 <global_stdio_init.part.0+0x38>)
 8008764:	4620      	mov	r0, r4
 8008766:	601a      	str	r2, [r3, #0]
 8008768:	2104      	movs	r1, #4
 800876a:	2200      	movs	r2, #0
 800876c:	f7ff ff94 	bl	8008698 <std>
 8008770:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008774:	2201      	movs	r2, #1
 8008776:	2109      	movs	r1, #9
 8008778:	f7ff ff8e 	bl	8008698 <std>
 800877c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008780:	2202      	movs	r2, #2
 8008782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008786:	2112      	movs	r1, #18
 8008788:	f7ff bf86 	b.w	8008698 <std>
 800878c:	20000540 	.word	0x20000540
 8008790:	20000408 	.word	0x20000408
 8008794:	08008705 	.word	0x08008705

08008798 <__sfp_lock_acquire>:
 8008798:	4801      	ldr	r0, [pc, #4]	@ (80087a0 <__sfp_lock_acquire+0x8>)
 800879a:	f000 ba36 	b.w	8008c0a <__retarget_lock_acquire_recursive>
 800879e:	bf00      	nop
 80087a0:	20000549 	.word	0x20000549

080087a4 <__sfp_lock_release>:
 80087a4:	4801      	ldr	r0, [pc, #4]	@ (80087ac <__sfp_lock_release+0x8>)
 80087a6:	f000 ba31 	b.w	8008c0c <__retarget_lock_release_recursive>
 80087aa:	bf00      	nop
 80087ac:	20000549 	.word	0x20000549

080087b0 <__sinit>:
 80087b0:	b510      	push	{r4, lr}
 80087b2:	4604      	mov	r4, r0
 80087b4:	f7ff fff0 	bl	8008798 <__sfp_lock_acquire>
 80087b8:	6a23      	ldr	r3, [r4, #32]
 80087ba:	b11b      	cbz	r3, 80087c4 <__sinit+0x14>
 80087bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087c0:	f7ff bff0 	b.w	80087a4 <__sfp_lock_release>
 80087c4:	4b04      	ldr	r3, [pc, #16]	@ (80087d8 <__sinit+0x28>)
 80087c6:	6223      	str	r3, [r4, #32]
 80087c8:	4b04      	ldr	r3, [pc, #16]	@ (80087dc <__sinit+0x2c>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1f5      	bne.n	80087bc <__sinit+0xc>
 80087d0:	f7ff ffc4 	bl	800875c <global_stdio_init.part.0>
 80087d4:	e7f2      	b.n	80087bc <__sinit+0xc>
 80087d6:	bf00      	nop
 80087d8:	0800871d 	.word	0x0800871d
 80087dc:	20000540 	.word	0x20000540

080087e0 <_fwalk_sglue>:
 80087e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087e4:	4607      	mov	r7, r0
 80087e6:	4688      	mov	r8, r1
 80087e8:	4614      	mov	r4, r2
 80087ea:	2600      	movs	r6, #0
 80087ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80087f0:	f1b9 0901 	subs.w	r9, r9, #1
 80087f4:	d505      	bpl.n	8008802 <_fwalk_sglue+0x22>
 80087f6:	6824      	ldr	r4, [r4, #0]
 80087f8:	2c00      	cmp	r4, #0
 80087fa:	d1f7      	bne.n	80087ec <_fwalk_sglue+0xc>
 80087fc:	4630      	mov	r0, r6
 80087fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008802:	89ab      	ldrh	r3, [r5, #12]
 8008804:	2b01      	cmp	r3, #1
 8008806:	d907      	bls.n	8008818 <_fwalk_sglue+0x38>
 8008808:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800880c:	3301      	adds	r3, #1
 800880e:	d003      	beq.n	8008818 <_fwalk_sglue+0x38>
 8008810:	4629      	mov	r1, r5
 8008812:	4638      	mov	r0, r7
 8008814:	47c0      	blx	r8
 8008816:	4306      	orrs	r6, r0
 8008818:	3568      	adds	r5, #104	@ 0x68
 800881a:	e7e9      	b.n	80087f0 <_fwalk_sglue+0x10>

0800881c <_puts_r>:
 800881c:	6a03      	ldr	r3, [r0, #32]
 800881e:	b570      	push	{r4, r5, r6, lr}
 8008820:	4605      	mov	r5, r0
 8008822:	460e      	mov	r6, r1
 8008824:	6884      	ldr	r4, [r0, #8]
 8008826:	b90b      	cbnz	r3, 800882c <_puts_r+0x10>
 8008828:	f7ff ffc2 	bl	80087b0 <__sinit>
 800882c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800882e:	07db      	lsls	r3, r3, #31
 8008830:	d405      	bmi.n	800883e <_puts_r+0x22>
 8008832:	89a3      	ldrh	r3, [r4, #12]
 8008834:	0598      	lsls	r0, r3, #22
 8008836:	d402      	bmi.n	800883e <_puts_r+0x22>
 8008838:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800883a:	f000 f9e6 	bl	8008c0a <__retarget_lock_acquire_recursive>
 800883e:	89a3      	ldrh	r3, [r4, #12]
 8008840:	0719      	lsls	r1, r3, #28
 8008842:	d502      	bpl.n	800884a <_puts_r+0x2e>
 8008844:	6923      	ldr	r3, [r4, #16]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d135      	bne.n	80088b6 <_puts_r+0x9a>
 800884a:	4621      	mov	r1, r4
 800884c:	4628      	mov	r0, r5
 800884e:	f000 f8f9 	bl	8008a44 <__swsetup_r>
 8008852:	b380      	cbz	r0, 80088b6 <_puts_r+0x9a>
 8008854:	f04f 35ff 	mov.w	r5, #4294967295
 8008858:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800885a:	07da      	lsls	r2, r3, #31
 800885c:	d405      	bmi.n	800886a <_puts_r+0x4e>
 800885e:	89a3      	ldrh	r3, [r4, #12]
 8008860:	059b      	lsls	r3, r3, #22
 8008862:	d402      	bmi.n	800886a <_puts_r+0x4e>
 8008864:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008866:	f000 f9d1 	bl	8008c0c <__retarget_lock_release_recursive>
 800886a:	4628      	mov	r0, r5
 800886c:	bd70      	pop	{r4, r5, r6, pc}
 800886e:	2b00      	cmp	r3, #0
 8008870:	da04      	bge.n	800887c <_puts_r+0x60>
 8008872:	69a2      	ldr	r2, [r4, #24]
 8008874:	429a      	cmp	r2, r3
 8008876:	dc17      	bgt.n	80088a8 <_puts_r+0x8c>
 8008878:	290a      	cmp	r1, #10
 800887a:	d015      	beq.n	80088a8 <_puts_r+0x8c>
 800887c:	6823      	ldr	r3, [r4, #0]
 800887e:	1c5a      	adds	r2, r3, #1
 8008880:	6022      	str	r2, [r4, #0]
 8008882:	7019      	strb	r1, [r3, #0]
 8008884:	68a3      	ldr	r3, [r4, #8]
 8008886:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800888a:	3b01      	subs	r3, #1
 800888c:	60a3      	str	r3, [r4, #8]
 800888e:	2900      	cmp	r1, #0
 8008890:	d1ed      	bne.n	800886e <_puts_r+0x52>
 8008892:	2b00      	cmp	r3, #0
 8008894:	da11      	bge.n	80088ba <_puts_r+0x9e>
 8008896:	4622      	mov	r2, r4
 8008898:	210a      	movs	r1, #10
 800889a:	4628      	mov	r0, r5
 800889c:	f000 f893 	bl	80089c6 <__swbuf_r>
 80088a0:	3001      	adds	r0, #1
 80088a2:	d0d7      	beq.n	8008854 <_puts_r+0x38>
 80088a4:	250a      	movs	r5, #10
 80088a6:	e7d7      	b.n	8008858 <_puts_r+0x3c>
 80088a8:	4622      	mov	r2, r4
 80088aa:	4628      	mov	r0, r5
 80088ac:	f000 f88b 	bl	80089c6 <__swbuf_r>
 80088b0:	3001      	adds	r0, #1
 80088b2:	d1e7      	bne.n	8008884 <_puts_r+0x68>
 80088b4:	e7ce      	b.n	8008854 <_puts_r+0x38>
 80088b6:	3e01      	subs	r6, #1
 80088b8:	e7e4      	b.n	8008884 <_puts_r+0x68>
 80088ba:	6823      	ldr	r3, [r4, #0]
 80088bc:	1c5a      	adds	r2, r3, #1
 80088be:	6022      	str	r2, [r4, #0]
 80088c0:	220a      	movs	r2, #10
 80088c2:	701a      	strb	r2, [r3, #0]
 80088c4:	e7ee      	b.n	80088a4 <_puts_r+0x88>
	...

080088c8 <puts>:
 80088c8:	4b02      	ldr	r3, [pc, #8]	@ (80088d4 <puts+0xc>)
 80088ca:	4601      	mov	r1, r0
 80088cc:	6818      	ldr	r0, [r3, #0]
 80088ce:	f7ff bfa5 	b.w	800881c <_puts_r>
 80088d2:	bf00      	nop
 80088d4:	20000084 	.word	0x20000084

080088d8 <sniprintf>:
 80088d8:	b40c      	push	{r2, r3}
 80088da:	b530      	push	{r4, r5, lr}
 80088dc:	4b17      	ldr	r3, [pc, #92]	@ (800893c <sniprintf+0x64>)
 80088de:	1e0c      	subs	r4, r1, #0
 80088e0:	681d      	ldr	r5, [r3, #0]
 80088e2:	b09d      	sub	sp, #116	@ 0x74
 80088e4:	da08      	bge.n	80088f8 <sniprintf+0x20>
 80088e6:	238b      	movs	r3, #139	@ 0x8b
 80088e8:	f04f 30ff 	mov.w	r0, #4294967295
 80088ec:	602b      	str	r3, [r5, #0]
 80088ee:	b01d      	add	sp, #116	@ 0x74
 80088f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088f4:	b002      	add	sp, #8
 80088f6:	4770      	bx	lr
 80088f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80088fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008900:	bf0c      	ite	eq
 8008902:	4623      	moveq	r3, r4
 8008904:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008908:	9304      	str	r3, [sp, #16]
 800890a:	9307      	str	r3, [sp, #28]
 800890c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008910:	9002      	str	r0, [sp, #8]
 8008912:	9006      	str	r0, [sp, #24]
 8008914:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008918:	4628      	mov	r0, r5
 800891a:	ab21      	add	r3, sp, #132	@ 0x84
 800891c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800891e:	a902      	add	r1, sp, #8
 8008920:	9301      	str	r3, [sp, #4]
 8008922:	f000 fad5 	bl	8008ed0 <_svfiprintf_r>
 8008926:	1c43      	adds	r3, r0, #1
 8008928:	bfbc      	itt	lt
 800892a:	238b      	movlt	r3, #139	@ 0x8b
 800892c:	602b      	strlt	r3, [r5, #0]
 800892e:	2c00      	cmp	r4, #0
 8008930:	d0dd      	beq.n	80088ee <sniprintf+0x16>
 8008932:	2200      	movs	r2, #0
 8008934:	9b02      	ldr	r3, [sp, #8]
 8008936:	701a      	strb	r2, [r3, #0]
 8008938:	e7d9      	b.n	80088ee <sniprintf+0x16>
 800893a:	bf00      	nop
 800893c:	20000084 	.word	0x20000084

08008940 <__sread>:
 8008940:	b510      	push	{r4, lr}
 8008942:	460c      	mov	r4, r1
 8008944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008948:	f000 f910 	bl	8008b6c <_read_r>
 800894c:	2800      	cmp	r0, #0
 800894e:	bfab      	itete	ge
 8008950:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008952:	89a3      	ldrhlt	r3, [r4, #12]
 8008954:	181b      	addge	r3, r3, r0
 8008956:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800895a:	bfac      	ite	ge
 800895c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800895e:	81a3      	strhlt	r3, [r4, #12]
 8008960:	bd10      	pop	{r4, pc}

08008962 <__swrite>:
 8008962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008966:	461f      	mov	r7, r3
 8008968:	898b      	ldrh	r3, [r1, #12]
 800896a:	4605      	mov	r5, r0
 800896c:	05db      	lsls	r3, r3, #23
 800896e:	460c      	mov	r4, r1
 8008970:	4616      	mov	r6, r2
 8008972:	d505      	bpl.n	8008980 <__swrite+0x1e>
 8008974:	2302      	movs	r3, #2
 8008976:	2200      	movs	r2, #0
 8008978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800897c:	f000 f8e4 	bl	8008b48 <_lseek_r>
 8008980:	89a3      	ldrh	r3, [r4, #12]
 8008982:	4632      	mov	r2, r6
 8008984:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008988:	81a3      	strh	r3, [r4, #12]
 800898a:	4628      	mov	r0, r5
 800898c:	463b      	mov	r3, r7
 800898e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008992:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008996:	f000 b8fb 	b.w	8008b90 <_write_r>

0800899a <__sseek>:
 800899a:	b510      	push	{r4, lr}
 800899c:	460c      	mov	r4, r1
 800899e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089a2:	f000 f8d1 	bl	8008b48 <_lseek_r>
 80089a6:	1c43      	adds	r3, r0, #1
 80089a8:	89a3      	ldrh	r3, [r4, #12]
 80089aa:	bf15      	itete	ne
 80089ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80089ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80089b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80089b6:	81a3      	strheq	r3, [r4, #12]
 80089b8:	bf18      	it	ne
 80089ba:	81a3      	strhne	r3, [r4, #12]
 80089bc:	bd10      	pop	{r4, pc}

080089be <__sclose>:
 80089be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089c2:	f000 b8b1 	b.w	8008b28 <_close_r>

080089c6 <__swbuf_r>:
 80089c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c8:	460e      	mov	r6, r1
 80089ca:	4614      	mov	r4, r2
 80089cc:	4605      	mov	r5, r0
 80089ce:	b118      	cbz	r0, 80089d8 <__swbuf_r+0x12>
 80089d0:	6a03      	ldr	r3, [r0, #32]
 80089d2:	b90b      	cbnz	r3, 80089d8 <__swbuf_r+0x12>
 80089d4:	f7ff feec 	bl	80087b0 <__sinit>
 80089d8:	69a3      	ldr	r3, [r4, #24]
 80089da:	60a3      	str	r3, [r4, #8]
 80089dc:	89a3      	ldrh	r3, [r4, #12]
 80089de:	071a      	lsls	r2, r3, #28
 80089e0:	d501      	bpl.n	80089e6 <__swbuf_r+0x20>
 80089e2:	6923      	ldr	r3, [r4, #16]
 80089e4:	b943      	cbnz	r3, 80089f8 <__swbuf_r+0x32>
 80089e6:	4621      	mov	r1, r4
 80089e8:	4628      	mov	r0, r5
 80089ea:	f000 f82b 	bl	8008a44 <__swsetup_r>
 80089ee:	b118      	cbz	r0, 80089f8 <__swbuf_r+0x32>
 80089f0:	f04f 37ff 	mov.w	r7, #4294967295
 80089f4:	4638      	mov	r0, r7
 80089f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089f8:	6823      	ldr	r3, [r4, #0]
 80089fa:	6922      	ldr	r2, [r4, #16]
 80089fc:	b2f6      	uxtb	r6, r6
 80089fe:	1a98      	subs	r0, r3, r2
 8008a00:	6963      	ldr	r3, [r4, #20]
 8008a02:	4637      	mov	r7, r6
 8008a04:	4283      	cmp	r3, r0
 8008a06:	dc05      	bgt.n	8008a14 <__swbuf_r+0x4e>
 8008a08:	4621      	mov	r1, r4
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	f000 fd6e 	bl	80094ec <_fflush_r>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	d1ed      	bne.n	80089f0 <__swbuf_r+0x2a>
 8008a14:	68a3      	ldr	r3, [r4, #8]
 8008a16:	3b01      	subs	r3, #1
 8008a18:	60a3      	str	r3, [r4, #8]
 8008a1a:	6823      	ldr	r3, [r4, #0]
 8008a1c:	1c5a      	adds	r2, r3, #1
 8008a1e:	6022      	str	r2, [r4, #0]
 8008a20:	701e      	strb	r6, [r3, #0]
 8008a22:	6962      	ldr	r2, [r4, #20]
 8008a24:	1c43      	adds	r3, r0, #1
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d004      	beq.n	8008a34 <__swbuf_r+0x6e>
 8008a2a:	89a3      	ldrh	r3, [r4, #12]
 8008a2c:	07db      	lsls	r3, r3, #31
 8008a2e:	d5e1      	bpl.n	80089f4 <__swbuf_r+0x2e>
 8008a30:	2e0a      	cmp	r6, #10
 8008a32:	d1df      	bne.n	80089f4 <__swbuf_r+0x2e>
 8008a34:	4621      	mov	r1, r4
 8008a36:	4628      	mov	r0, r5
 8008a38:	f000 fd58 	bl	80094ec <_fflush_r>
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	d0d9      	beq.n	80089f4 <__swbuf_r+0x2e>
 8008a40:	e7d6      	b.n	80089f0 <__swbuf_r+0x2a>
	...

08008a44 <__swsetup_r>:
 8008a44:	b538      	push	{r3, r4, r5, lr}
 8008a46:	4b29      	ldr	r3, [pc, #164]	@ (8008aec <__swsetup_r+0xa8>)
 8008a48:	4605      	mov	r5, r0
 8008a4a:	6818      	ldr	r0, [r3, #0]
 8008a4c:	460c      	mov	r4, r1
 8008a4e:	b118      	cbz	r0, 8008a58 <__swsetup_r+0x14>
 8008a50:	6a03      	ldr	r3, [r0, #32]
 8008a52:	b90b      	cbnz	r3, 8008a58 <__swsetup_r+0x14>
 8008a54:	f7ff feac 	bl	80087b0 <__sinit>
 8008a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a5c:	0719      	lsls	r1, r3, #28
 8008a5e:	d422      	bmi.n	8008aa6 <__swsetup_r+0x62>
 8008a60:	06da      	lsls	r2, r3, #27
 8008a62:	d407      	bmi.n	8008a74 <__swsetup_r+0x30>
 8008a64:	2209      	movs	r2, #9
 8008a66:	602a      	str	r2, [r5, #0]
 8008a68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a70:	81a3      	strh	r3, [r4, #12]
 8008a72:	e033      	b.n	8008adc <__swsetup_r+0x98>
 8008a74:	0758      	lsls	r0, r3, #29
 8008a76:	d512      	bpl.n	8008a9e <__swsetup_r+0x5a>
 8008a78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a7a:	b141      	cbz	r1, 8008a8e <__swsetup_r+0x4a>
 8008a7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a80:	4299      	cmp	r1, r3
 8008a82:	d002      	beq.n	8008a8a <__swsetup_r+0x46>
 8008a84:	4628      	mov	r0, r5
 8008a86:	f000 f8d1 	bl	8008c2c <_free_r>
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a8e:	89a3      	ldrh	r3, [r4, #12]
 8008a90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008a94:	81a3      	strh	r3, [r4, #12]
 8008a96:	2300      	movs	r3, #0
 8008a98:	6063      	str	r3, [r4, #4]
 8008a9a:	6923      	ldr	r3, [r4, #16]
 8008a9c:	6023      	str	r3, [r4, #0]
 8008a9e:	89a3      	ldrh	r3, [r4, #12]
 8008aa0:	f043 0308 	orr.w	r3, r3, #8
 8008aa4:	81a3      	strh	r3, [r4, #12]
 8008aa6:	6923      	ldr	r3, [r4, #16]
 8008aa8:	b94b      	cbnz	r3, 8008abe <__swsetup_r+0x7a>
 8008aaa:	89a3      	ldrh	r3, [r4, #12]
 8008aac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ab4:	d003      	beq.n	8008abe <__swsetup_r+0x7a>
 8008ab6:	4621      	mov	r1, r4
 8008ab8:	4628      	mov	r0, r5
 8008aba:	f000 fd64 	bl	8009586 <__smakebuf_r>
 8008abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ac2:	f013 0201 	ands.w	r2, r3, #1
 8008ac6:	d00a      	beq.n	8008ade <__swsetup_r+0x9a>
 8008ac8:	2200      	movs	r2, #0
 8008aca:	60a2      	str	r2, [r4, #8]
 8008acc:	6962      	ldr	r2, [r4, #20]
 8008ace:	4252      	negs	r2, r2
 8008ad0:	61a2      	str	r2, [r4, #24]
 8008ad2:	6922      	ldr	r2, [r4, #16]
 8008ad4:	b942      	cbnz	r2, 8008ae8 <__swsetup_r+0xa4>
 8008ad6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008ada:	d1c5      	bne.n	8008a68 <__swsetup_r+0x24>
 8008adc:	bd38      	pop	{r3, r4, r5, pc}
 8008ade:	0799      	lsls	r1, r3, #30
 8008ae0:	bf58      	it	pl
 8008ae2:	6962      	ldrpl	r2, [r4, #20]
 8008ae4:	60a2      	str	r2, [r4, #8]
 8008ae6:	e7f4      	b.n	8008ad2 <__swsetup_r+0x8e>
 8008ae8:	2000      	movs	r0, #0
 8008aea:	e7f7      	b.n	8008adc <__swsetup_r+0x98>
 8008aec:	20000084 	.word	0x20000084

08008af0 <memset>:
 8008af0:	4603      	mov	r3, r0
 8008af2:	4402      	add	r2, r0
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d100      	bne.n	8008afa <memset+0xa>
 8008af8:	4770      	bx	lr
 8008afa:	f803 1b01 	strb.w	r1, [r3], #1
 8008afe:	e7f9      	b.n	8008af4 <memset+0x4>

08008b00 <strncpy>:
 8008b00:	4603      	mov	r3, r0
 8008b02:	b510      	push	{r4, lr}
 8008b04:	3901      	subs	r1, #1
 8008b06:	b132      	cbz	r2, 8008b16 <strncpy+0x16>
 8008b08:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008b0c:	3a01      	subs	r2, #1
 8008b0e:	f803 4b01 	strb.w	r4, [r3], #1
 8008b12:	2c00      	cmp	r4, #0
 8008b14:	d1f7      	bne.n	8008b06 <strncpy+0x6>
 8008b16:	2100      	movs	r1, #0
 8008b18:	441a      	add	r2, r3
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d100      	bne.n	8008b20 <strncpy+0x20>
 8008b1e:	bd10      	pop	{r4, pc}
 8008b20:	f803 1b01 	strb.w	r1, [r3], #1
 8008b24:	e7f9      	b.n	8008b1a <strncpy+0x1a>
	...

08008b28 <_close_r>:
 8008b28:	b538      	push	{r3, r4, r5, lr}
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	4d05      	ldr	r5, [pc, #20]	@ (8008b44 <_close_r+0x1c>)
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4608      	mov	r0, r1
 8008b32:	602b      	str	r3, [r5, #0]
 8008b34:	f7fa fb37 	bl	80031a6 <_close>
 8008b38:	1c43      	adds	r3, r0, #1
 8008b3a:	d102      	bne.n	8008b42 <_close_r+0x1a>
 8008b3c:	682b      	ldr	r3, [r5, #0]
 8008b3e:	b103      	cbz	r3, 8008b42 <_close_r+0x1a>
 8008b40:	6023      	str	r3, [r4, #0]
 8008b42:	bd38      	pop	{r3, r4, r5, pc}
 8008b44:	20000544 	.word	0x20000544

08008b48 <_lseek_r>:
 8008b48:	b538      	push	{r3, r4, r5, lr}
 8008b4a:	4604      	mov	r4, r0
 8008b4c:	4608      	mov	r0, r1
 8008b4e:	4611      	mov	r1, r2
 8008b50:	2200      	movs	r2, #0
 8008b52:	4d05      	ldr	r5, [pc, #20]	@ (8008b68 <_lseek_r+0x20>)
 8008b54:	602a      	str	r2, [r5, #0]
 8008b56:	461a      	mov	r2, r3
 8008b58:	f7fa fb49 	bl	80031ee <_lseek>
 8008b5c:	1c43      	adds	r3, r0, #1
 8008b5e:	d102      	bne.n	8008b66 <_lseek_r+0x1e>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	b103      	cbz	r3, 8008b66 <_lseek_r+0x1e>
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	bd38      	pop	{r3, r4, r5, pc}
 8008b68:	20000544 	.word	0x20000544

08008b6c <_read_r>:
 8008b6c:	b538      	push	{r3, r4, r5, lr}
 8008b6e:	4604      	mov	r4, r0
 8008b70:	4608      	mov	r0, r1
 8008b72:	4611      	mov	r1, r2
 8008b74:	2200      	movs	r2, #0
 8008b76:	4d05      	ldr	r5, [pc, #20]	@ (8008b8c <_read_r+0x20>)
 8008b78:	602a      	str	r2, [r5, #0]
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	f7fa faf6 	bl	800316c <_read>
 8008b80:	1c43      	adds	r3, r0, #1
 8008b82:	d102      	bne.n	8008b8a <_read_r+0x1e>
 8008b84:	682b      	ldr	r3, [r5, #0]
 8008b86:	b103      	cbz	r3, 8008b8a <_read_r+0x1e>
 8008b88:	6023      	str	r3, [r4, #0]
 8008b8a:	bd38      	pop	{r3, r4, r5, pc}
 8008b8c:	20000544 	.word	0x20000544

08008b90 <_write_r>:
 8008b90:	b538      	push	{r3, r4, r5, lr}
 8008b92:	4604      	mov	r4, r0
 8008b94:	4608      	mov	r0, r1
 8008b96:	4611      	mov	r1, r2
 8008b98:	2200      	movs	r2, #0
 8008b9a:	4d05      	ldr	r5, [pc, #20]	@ (8008bb0 <_write_r+0x20>)
 8008b9c:	602a      	str	r2, [r5, #0]
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	f7fa fc9e 	bl	80034e0 <_write>
 8008ba4:	1c43      	adds	r3, r0, #1
 8008ba6:	d102      	bne.n	8008bae <_write_r+0x1e>
 8008ba8:	682b      	ldr	r3, [r5, #0]
 8008baa:	b103      	cbz	r3, 8008bae <_write_r+0x1e>
 8008bac:	6023      	str	r3, [r4, #0]
 8008bae:	bd38      	pop	{r3, r4, r5, pc}
 8008bb0:	20000544 	.word	0x20000544

08008bb4 <__errno>:
 8008bb4:	4b01      	ldr	r3, [pc, #4]	@ (8008bbc <__errno+0x8>)
 8008bb6:	6818      	ldr	r0, [r3, #0]
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop
 8008bbc:	20000084 	.word	0x20000084

08008bc0 <__libc_init_array>:
 8008bc0:	b570      	push	{r4, r5, r6, lr}
 8008bc2:	2600      	movs	r6, #0
 8008bc4:	4d0c      	ldr	r5, [pc, #48]	@ (8008bf8 <__libc_init_array+0x38>)
 8008bc6:	4c0d      	ldr	r4, [pc, #52]	@ (8008bfc <__libc_init_array+0x3c>)
 8008bc8:	1b64      	subs	r4, r4, r5
 8008bca:	10a4      	asrs	r4, r4, #2
 8008bcc:	42a6      	cmp	r6, r4
 8008bce:	d109      	bne.n	8008be4 <__libc_init_array+0x24>
 8008bd0:	f000 ff90 	bl	8009af4 <_init>
 8008bd4:	2600      	movs	r6, #0
 8008bd6:	4d0a      	ldr	r5, [pc, #40]	@ (8008c00 <__libc_init_array+0x40>)
 8008bd8:	4c0a      	ldr	r4, [pc, #40]	@ (8008c04 <__libc_init_array+0x44>)
 8008bda:	1b64      	subs	r4, r4, r5
 8008bdc:	10a4      	asrs	r4, r4, #2
 8008bde:	42a6      	cmp	r6, r4
 8008be0:	d105      	bne.n	8008bee <__libc_init_array+0x2e>
 8008be2:	bd70      	pop	{r4, r5, r6, pc}
 8008be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008be8:	4798      	blx	r3
 8008bea:	3601      	adds	r6, #1
 8008bec:	e7ee      	b.n	8008bcc <__libc_init_array+0xc>
 8008bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bf2:	4798      	blx	r3
 8008bf4:	3601      	adds	r6, #1
 8008bf6:	e7f2      	b.n	8008bde <__libc_init_array+0x1e>
 8008bf8:	08009fc8 	.word	0x08009fc8
 8008bfc:	08009fc8 	.word	0x08009fc8
 8008c00:	08009fc8 	.word	0x08009fc8
 8008c04:	08009fcc 	.word	0x08009fcc

08008c08 <__retarget_lock_init_recursive>:
 8008c08:	4770      	bx	lr

08008c0a <__retarget_lock_acquire_recursive>:
 8008c0a:	4770      	bx	lr

08008c0c <__retarget_lock_release_recursive>:
 8008c0c:	4770      	bx	lr

08008c0e <memcpy>:
 8008c0e:	440a      	add	r2, r1
 8008c10:	4291      	cmp	r1, r2
 8008c12:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c16:	d100      	bne.n	8008c1a <memcpy+0xc>
 8008c18:	4770      	bx	lr
 8008c1a:	b510      	push	{r4, lr}
 8008c1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c20:	4291      	cmp	r1, r2
 8008c22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c26:	d1f9      	bne.n	8008c1c <memcpy+0xe>
 8008c28:	bd10      	pop	{r4, pc}
	...

08008c2c <_free_r>:
 8008c2c:	b538      	push	{r3, r4, r5, lr}
 8008c2e:	4605      	mov	r5, r0
 8008c30:	2900      	cmp	r1, #0
 8008c32:	d040      	beq.n	8008cb6 <_free_r+0x8a>
 8008c34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c38:	1f0c      	subs	r4, r1, #4
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	bfb8      	it	lt
 8008c3e:	18e4      	addlt	r4, r4, r3
 8008c40:	f000 f8de 	bl	8008e00 <__malloc_lock>
 8008c44:	4a1c      	ldr	r2, [pc, #112]	@ (8008cb8 <_free_r+0x8c>)
 8008c46:	6813      	ldr	r3, [r2, #0]
 8008c48:	b933      	cbnz	r3, 8008c58 <_free_r+0x2c>
 8008c4a:	6063      	str	r3, [r4, #4]
 8008c4c:	6014      	str	r4, [r2, #0]
 8008c4e:	4628      	mov	r0, r5
 8008c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c54:	f000 b8da 	b.w	8008e0c <__malloc_unlock>
 8008c58:	42a3      	cmp	r3, r4
 8008c5a:	d908      	bls.n	8008c6e <_free_r+0x42>
 8008c5c:	6820      	ldr	r0, [r4, #0]
 8008c5e:	1821      	adds	r1, r4, r0
 8008c60:	428b      	cmp	r3, r1
 8008c62:	bf01      	itttt	eq
 8008c64:	6819      	ldreq	r1, [r3, #0]
 8008c66:	685b      	ldreq	r3, [r3, #4]
 8008c68:	1809      	addeq	r1, r1, r0
 8008c6a:	6021      	streq	r1, [r4, #0]
 8008c6c:	e7ed      	b.n	8008c4a <_free_r+0x1e>
 8008c6e:	461a      	mov	r2, r3
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	b10b      	cbz	r3, 8008c78 <_free_r+0x4c>
 8008c74:	42a3      	cmp	r3, r4
 8008c76:	d9fa      	bls.n	8008c6e <_free_r+0x42>
 8008c78:	6811      	ldr	r1, [r2, #0]
 8008c7a:	1850      	adds	r0, r2, r1
 8008c7c:	42a0      	cmp	r0, r4
 8008c7e:	d10b      	bne.n	8008c98 <_free_r+0x6c>
 8008c80:	6820      	ldr	r0, [r4, #0]
 8008c82:	4401      	add	r1, r0
 8008c84:	1850      	adds	r0, r2, r1
 8008c86:	4283      	cmp	r3, r0
 8008c88:	6011      	str	r1, [r2, #0]
 8008c8a:	d1e0      	bne.n	8008c4e <_free_r+0x22>
 8008c8c:	6818      	ldr	r0, [r3, #0]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	4408      	add	r0, r1
 8008c92:	6010      	str	r0, [r2, #0]
 8008c94:	6053      	str	r3, [r2, #4]
 8008c96:	e7da      	b.n	8008c4e <_free_r+0x22>
 8008c98:	d902      	bls.n	8008ca0 <_free_r+0x74>
 8008c9a:	230c      	movs	r3, #12
 8008c9c:	602b      	str	r3, [r5, #0]
 8008c9e:	e7d6      	b.n	8008c4e <_free_r+0x22>
 8008ca0:	6820      	ldr	r0, [r4, #0]
 8008ca2:	1821      	adds	r1, r4, r0
 8008ca4:	428b      	cmp	r3, r1
 8008ca6:	bf01      	itttt	eq
 8008ca8:	6819      	ldreq	r1, [r3, #0]
 8008caa:	685b      	ldreq	r3, [r3, #4]
 8008cac:	1809      	addeq	r1, r1, r0
 8008cae:	6021      	streq	r1, [r4, #0]
 8008cb0:	6063      	str	r3, [r4, #4]
 8008cb2:	6054      	str	r4, [r2, #4]
 8008cb4:	e7cb      	b.n	8008c4e <_free_r+0x22>
 8008cb6:	bd38      	pop	{r3, r4, r5, pc}
 8008cb8:	20000550 	.word	0x20000550

08008cbc <sbrk_aligned>:
 8008cbc:	b570      	push	{r4, r5, r6, lr}
 8008cbe:	4e0f      	ldr	r6, [pc, #60]	@ (8008cfc <sbrk_aligned+0x40>)
 8008cc0:	460c      	mov	r4, r1
 8008cc2:	6831      	ldr	r1, [r6, #0]
 8008cc4:	4605      	mov	r5, r0
 8008cc6:	b911      	cbnz	r1, 8008cce <sbrk_aligned+0x12>
 8008cc8:	f000 fcd6 	bl	8009678 <_sbrk_r>
 8008ccc:	6030      	str	r0, [r6, #0]
 8008cce:	4621      	mov	r1, r4
 8008cd0:	4628      	mov	r0, r5
 8008cd2:	f000 fcd1 	bl	8009678 <_sbrk_r>
 8008cd6:	1c43      	adds	r3, r0, #1
 8008cd8:	d103      	bne.n	8008ce2 <sbrk_aligned+0x26>
 8008cda:	f04f 34ff 	mov.w	r4, #4294967295
 8008cde:	4620      	mov	r0, r4
 8008ce0:	bd70      	pop	{r4, r5, r6, pc}
 8008ce2:	1cc4      	adds	r4, r0, #3
 8008ce4:	f024 0403 	bic.w	r4, r4, #3
 8008ce8:	42a0      	cmp	r0, r4
 8008cea:	d0f8      	beq.n	8008cde <sbrk_aligned+0x22>
 8008cec:	1a21      	subs	r1, r4, r0
 8008cee:	4628      	mov	r0, r5
 8008cf0:	f000 fcc2 	bl	8009678 <_sbrk_r>
 8008cf4:	3001      	adds	r0, #1
 8008cf6:	d1f2      	bne.n	8008cde <sbrk_aligned+0x22>
 8008cf8:	e7ef      	b.n	8008cda <sbrk_aligned+0x1e>
 8008cfa:	bf00      	nop
 8008cfc:	2000054c 	.word	0x2000054c

08008d00 <_malloc_r>:
 8008d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d04:	1ccd      	adds	r5, r1, #3
 8008d06:	f025 0503 	bic.w	r5, r5, #3
 8008d0a:	3508      	adds	r5, #8
 8008d0c:	2d0c      	cmp	r5, #12
 8008d0e:	bf38      	it	cc
 8008d10:	250c      	movcc	r5, #12
 8008d12:	2d00      	cmp	r5, #0
 8008d14:	4606      	mov	r6, r0
 8008d16:	db01      	blt.n	8008d1c <_malloc_r+0x1c>
 8008d18:	42a9      	cmp	r1, r5
 8008d1a:	d904      	bls.n	8008d26 <_malloc_r+0x26>
 8008d1c:	230c      	movs	r3, #12
 8008d1e:	6033      	str	r3, [r6, #0]
 8008d20:	2000      	movs	r0, #0
 8008d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008dfc <_malloc_r+0xfc>
 8008d2a:	f000 f869 	bl	8008e00 <__malloc_lock>
 8008d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d32:	461c      	mov	r4, r3
 8008d34:	bb44      	cbnz	r4, 8008d88 <_malloc_r+0x88>
 8008d36:	4629      	mov	r1, r5
 8008d38:	4630      	mov	r0, r6
 8008d3a:	f7ff ffbf 	bl	8008cbc <sbrk_aligned>
 8008d3e:	1c43      	adds	r3, r0, #1
 8008d40:	4604      	mov	r4, r0
 8008d42:	d158      	bne.n	8008df6 <_malloc_r+0xf6>
 8008d44:	f8d8 4000 	ldr.w	r4, [r8]
 8008d48:	4627      	mov	r7, r4
 8008d4a:	2f00      	cmp	r7, #0
 8008d4c:	d143      	bne.n	8008dd6 <_malloc_r+0xd6>
 8008d4e:	2c00      	cmp	r4, #0
 8008d50:	d04b      	beq.n	8008dea <_malloc_r+0xea>
 8008d52:	6823      	ldr	r3, [r4, #0]
 8008d54:	4639      	mov	r1, r7
 8008d56:	4630      	mov	r0, r6
 8008d58:	eb04 0903 	add.w	r9, r4, r3
 8008d5c:	f000 fc8c 	bl	8009678 <_sbrk_r>
 8008d60:	4581      	cmp	r9, r0
 8008d62:	d142      	bne.n	8008dea <_malloc_r+0xea>
 8008d64:	6821      	ldr	r1, [r4, #0]
 8008d66:	4630      	mov	r0, r6
 8008d68:	1a6d      	subs	r5, r5, r1
 8008d6a:	4629      	mov	r1, r5
 8008d6c:	f7ff ffa6 	bl	8008cbc <sbrk_aligned>
 8008d70:	3001      	adds	r0, #1
 8008d72:	d03a      	beq.n	8008dea <_malloc_r+0xea>
 8008d74:	6823      	ldr	r3, [r4, #0]
 8008d76:	442b      	add	r3, r5
 8008d78:	6023      	str	r3, [r4, #0]
 8008d7a:	f8d8 3000 	ldr.w	r3, [r8]
 8008d7e:	685a      	ldr	r2, [r3, #4]
 8008d80:	bb62      	cbnz	r2, 8008ddc <_malloc_r+0xdc>
 8008d82:	f8c8 7000 	str.w	r7, [r8]
 8008d86:	e00f      	b.n	8008da8 <_malloc_r+0xa8>
 8008d88:	6822      	ldr	r2, [r4, #0]
 8008d8a:	1b52      	subs	r2, r2, r5
 8008d8c:	d420      	bmi.n	8008dd0 <_malloc_r+0xd0>
 8008d8e:	2a0b      	cmp	r2, #11
 8008d90:	d917      	bls.n	8008dc2 <_malloc_r+0xc2>
 8008d92:	1961      	adds	r1, r4, r5
 8008d94:	42a3      	cmp	r3, r4
 8008d96:	6025      	str	r5, [r4, #0]
 8008d98:	bf18      	it	ne
 8008d9a:	6059      	strne	r1, [r3, #4]
 8008d9c:	6863      	ldr	r3, [r4, #4]
 8008d9e:	bf08      	it	eq
 8008da0:	f8c8 1000 	streq.w	r1, [r8]
 8008da4:	5162      	str	r2, [r4, r5]
 8008da6:	604b      	str	r3, [r1, #4]
 8008da8:	4630      	mov	r0, r6
 8008daa:	f000 f82f 	bl	8008e0c <__malloc_unlock>
 8008dae:	f104 000b 	add.w	r0, r4, #11
 8008db2:	1d23      	adds	r3, r4, #4
 8008db4:	f020 0007 	bic.w	r0, r0, #7
 8008db8:	1ac2      	subs	r2, r0, r3
 8008dba:	bf1c      	itt	ne
 8008dbc:	1a1b      	subne	r3, r3, r0
 8008dbe:	50a3      	strne	r3, [r4, r2]
 8008dc0:	e7af      	b.n	8008d22 <_malloc_r+0x22>
 8008dc2:	6862      	ldr	r2, [r4, #4]
 8008dc4:	42a3      	cmp	r3, r4
 8008dc6:	bf0c      	ite	eq
 8008dc8:	f8c8 2000 	streq.w	r2, [r8]
 8008dcc:	605a      	strne	r2, [r3, #4]
 8008dce:	e7eb      	b.n	8008da8 <_malloc_r+0xa8>
 8008dd0:	4623      	mov	r3, r4
 8008dd2:	6864      	ldr	r4, [r4, #4]
 8008dd4:	e7ae      	b.n	8008d34 <_malloc_r+0x34>
 8008dd6:	463c      	mov	r4, r7
 8008dd8:	687f      	ldr	r7, [r7, #4]
 8008dda:	e7b6      	b.n	8008d4a <_malloc_r+0x4a>
 8008ddc:	461a      	mov	r2, r3
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	42a3      	cmp	r3, r4
 8008de2:	d1fb      	bne.n	8008ddc <_malloc_r+0xdc>
 8008de4:	2300      	movs	r3, #0
 8008de6:	6053      	str	r3, [r2, #4]
 8008de8:	e7de      	b.n	8008da8 <_malloc_r+0xa8>
 8008dea:	230c      	movs	r3, #12
 8008dec:	4630      	mov	r0, r6
 8008dee:	6033      	str	r3, [r6, #0]
 8008df0:	f000 f80c 	bl	8008e0c <__malloc_unlock>
 8008df4:	e794      	b.n	8008d20 <_malloc_r+0x20>
 8008df6:	6005      	str	r5, [r0, #0]
 8008df8:	e7d6      	b.n	8008da8 <_malloc_r+0xa8>
 8008dfa:	bf00      	nop
 8008dfc:	20000550 	.word	0x20000550

08008e00 <__malloc_lock>:
 8008e00:	4801      	ldr	r0, [pc, #4]	@ (8008e08 <__malloc_lock+0x8>)
 8008e02:	f7ff bf02 	b.w	8008c0a <__retarget_lock_acquire_recursive>
 8008e06:	bf00      	nop
 8008e08:	20000548 	.word	0x20000548

08008e0c <__malloc_unlock>:
 8008e0c:	4801      	ldr	r0, [pc, #4]	@ (8008e14 <__malloc_unlock+0x8>)
 8008e0e:	f7ff befd 	b.w	8008c0c <__retarget_lock_release_recursive>
 8008e12:	bf00      	nop
 8008e14:	20000548 	.word	0x20000548

08008e18 <__ssputs_r>:
 8008e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e1c:	461f      	mov	r7, r3
 8008e1e:	688e      	ldr	r6, [r1, #8]
 8008e20:	4682      	mov	sl, r0
 8008e22:	42be      	cmp	r6, r7
 8008e24:	460c      	mov	r4, r1
 8008e26:	4690      	mov	r8, r2
 8008e28:	680b      	ldr	r3, [r1, #0]
 8008e2a:	d82d      	bhi.n	8008e88 <__ssputs_r+0x70>
 8008e2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e30:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008e34:	d026      	beq.n	8008e84 <__ssputs_r+0x6c>
 8008e36:	6965      	ldr	r5, [r4, #20]
 8008e38:	6909      	ldr	r1, [r1, #16]
 8008e3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e3e:	eba3 0901 	sub.w	r9, r3, r1
 8008e42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e46:	1c7b      	adds	r3, r7, #1
 8008e48:	444b      	add	r3, r9
 8008e4a:	106d      	asrs	r5, r5, #1
 8008e4c:	429d      	cmp	r5, r3
 8008e4e:	bf38      	it	cc
 8008e50:	461d      	movcc	r5, r3
 8008e52:	0553      	lsls	r3, r2, #21
 8008e54:	d527      	bpl.n	8008ea6 <__ssputs_r+0x8e>
 8008e56:	4629      	mov	r1, r5
 8008e58:	f7ff ff52 	bl	8008d00 <_malloc_r>
 8008e5c:	4606      	mov	r6, r0
 8008e5e:	b360      	cbz	r0, 8008eba <__ssputs_r+0xa2>
 8008e60:	464a      	mov	r2, r9
 8008e62:	6921      	ldr	r1, [r4, #16]
 8008e64:	f7ff fed3 	bl	8008c0e <memcpy>
 8008e68:	89a3      	ldrh	r3, [r4, #12]
 8008e6a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008e6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e72:	81a3      	strh	r3, [r4, #12]
 8008e74:	6126      	str	r6, [r4, #16]
 8008e76:	444e      	add	r6, r9
 8008e78:	6026      	str	r6, [r4, #0]
 8008e7a:	463e      	mov	r6, r7
 8008e7c:	6165      	str	r5, [r4, #20]
 8008e7e:	eba5 0509 	sub.w	r5, r5, r9
 8008e82:	60a5      	str	r5, [r4, #8]
 8008e84:	42be      	cmp	r6, r7
 8008e86:	d900      	bls.n	8008e8a <__ssputs_r+0x72>
 8008e88:	463e      	mov	r6, r7
 8008e8a:	4632      	mov	r2, r6
 8008e8c:	4641      	mov	r1, r8
 8008e8e:	6820      	ldr	r0, [r4, #0]
 8008e90:	f000 fbb5 	bl	80095fe <memmove>
 8008e94:	2000      	movs	r0, #0
 8008e96:	68a3      	ldr	r3, [r4, #8]
 8008e98:	1b9b      	subs	r3, r3, r6
 8008e9a:	60a3      	str	r3, [r4, #8]
 8008e9c:	6823      	ldr	r3, [r4, #0]
 8008e9e:	4433      	add	r3, r6
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ea6:	462a      	mov	r2, r5
 8008ea8:	f000 fc04 	bl	80096b4 <_realloc_r>
 8008eac:	4606      	mov	r6, r0
 8008eae:	2800      	cmp	r0, #0
 8008eb0:	d1e0      	bne.n	8008e74 <__ssputs_r+0x5c>
 8008eb2:	4650      	mov	r0, sl
 8008eb4:	6921      	ldr	r1, [r4, #16]
 8008eb6:	f7ff feb9 	bl	8008c2c <_free_r>
 8008eba:	230c      	movs	r3, #12
 8008ebc:	f8ca 3000 	str.w	r3, [sl]
 8008ec0:	89a3      	ldrh	r3, [r4, #12]
 8008ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008eca:	81a3      	strh	r3, [r4, #12]
 8008ecc:	e7e9      	b.n	8008ea2 <__ssputs_r+0x8a>
	...

08008ed0 <_svfiprintf_r>:
 8008ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed4:	4698      	mov	r8, r3
 8008ed6:	898b      	ldrh	r3, [r1, #12]
 8008ed8:	4607      	mov	r7, r0
 8008eda:	061b      	lsls	r3, r3, #24
 8008edc:	460d      	mov	r5, r1
 8008ede:	4614      	mov	r4, r2
 8008ee0:	b09d      	sub	sp, #116	@ 0x74
 8008ee2:	d510      	bpl.n	8008f06 <_svfiprintf_r+0x36>
 8008ee4:	690b      	ldr	r3, [r1, #16]
 8008ee6:	b973      	cbnz	r3, 8008f06 <_svfiprintf_r+0x36>
 8008ee8:	2140      	movs	r1, #64	@ 0x40
 8008eea:	f7ff ff09 	bl	8008d00 <_malloc_r>
 8008eee:	6028      	str	r0, [r5, #0]
 8008ef0:	6128      	str	r0, [r5, #16]
 8008ef2:	b930      	cbnz	r0, 8008f02 <_svfiprintf_r+0x32>
 8008ef4:	230c      	movs	r3, #12
 8008ef6:	603b      	str	r3, [r7, #0]
 8008ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8008efc:	b01d      	add	sp, #116	@ 0x74
 8008efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f02:	2340      	movs	r3, #64	@ 0x40
 8008f04:	616b      	str	r3, [r5, #20]
 8008f06:	2300      	movs	r3, #0
 8008f08:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f0a:	2320      	movs	r3, #32
 8008f0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f10:	2330      	movs	r3, #48	@ 0x30
 8008f12:	f04f 0901 	mov.w	r9, #1
 8008f16:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f1a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80090b4 <_svfiprintf_r+0x1e4>
 8008f1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f22:	4623      	mov	r3, r4
 8008f24:	469a      	mov	sl, r3
 8008f26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f2a:	b10a      	cbz	r2, 8008f30 <_svfiprintf_r+0x60>
 8008f2c:	2a25      	cmp	r2, #37	@ 0x25
 8008f2e:	d1f9      	bne.n	8008f24 <_svfiprintf_r+0x54>
 8008f30:	ebba 0b04 	subs.w	fp, sl, r4
 8008f34:	d00b      	beq.n	8008f4e <_svfiprintf_r+0x7e>
 8008f36:	465b      	mov	r3, fp
 8008f38:	4622      	mov	r2, r4
 8008f3a:	4629      	mov	r1, r5
 8008f3c:	4638      	mov	r0, r7
 8008f3e:	f7ff ff6b 	bl	8008e18 <__ssputs_r>
 8008f42:	3001      	adds	r0, #1
 8008f44:	f000 80a7 	beq.w	8009096 <_svfiprintf_r+0x1c6>
 8008f48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f4a:	445a      	add	r2, fp
 8008f4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f4e:	f89a 3000 	ldrb.w	r3, [sl]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	f000 809f 	beq.w	8009096 <_svfiprintf_r+0x1c6>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f62:	f10a 0a01 	add.w	sl, sl, #1
 8008f66:	9304      	str	r3, [sp, #16]
 8008f68:	9307      	str	r3, [sp, #28]
 8008f6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f70:	4654      	mov	r4, sl
 8008f72:	2205      	movs	r2, #5
 8008f74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f78:	484e      	ldr	r0, [pc, #312]	@ (80090b4 <_svfiprintf_r+0x1e4>)
 8008f7a:	f000 fb8d 	bl	8009698 <memchr>
 8008f7e:	9a04      	ldr	r2, [sp, #16]
 8008f80:	b9d8      	cbnz	r0, 8008fba <_svfiprintf_r+0xea>
 8008f82:	06d0      	lsls	r0, r2, #27
 8008f84:	bf44      	itt	mi
 8008f86:	2320      	movmi	r3, #32
 8008f88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f8c:	0711      	lsls	r1, r2, #28
 8008f8e:	bf44      	itt	mi
 8008f90:	232b      	movmi	r3, #43	@ 0x2b
 8008f92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f96:	f89a 3000 	ldrb.w	r3, [sl]
 8008f9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f9c:	d015      	beq.n	8008fca <_svfiprintf_r+0xfa>
 8008f9e:	4654      	mov	r4, sl
 8008fa0:	2000      	movs	r0, #0
 8008fa2:	f04f 0c0a 	mov.w	ip, #10
 8008fa6:	9a07      	ldr	r2, [sp, #28]
 8008fa8:	4621      	mov	r1, r4
 8008faa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fae:	3b30      	subs	r3, #48	@ 0x30
 8008fb0:	2b09      	cmp	r3, #9
 8008fb2:	d94b      	bls.n	800904c <_svfiprintf_r+0x17c>
 8008fb4:	b1b0      	cbz	r0, 8008fe4 <_svfiprintf_r+0x114>
 8008fb6:	9207      	str	r2, [sp, #28]
 8008fb8:	e014      	b.n	8008fe4 <_svfiprintf_r+0x114>
 8008fba:	eba0 0308 	sub.w	r3, r0, r8
 8008fbe:	fa09 f303 	lsl.w	r3, r9, r3
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	46a2      	mov	sl, r4
 8008fc6:	9304      	str	r3, [sp, #16]
 8008fc8:	e7d2      	b.n	8008f70 <_svfiprintf_r+0xa0>
 8008fca:	9b03      	ldr	r3, [sp, #12]
 8008fcc:	1d19      	adds	r1, r3, #4
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	9103      	str	r1, [sp, #12]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	bfbb      	ittet	lt
 8008fd6:	425b      	neglt	r3, r3
 8008fd8:	f042 0202 	orrlt.w	r2, r2, #2
 8008fdc:	9307      	strge	r3, [sp, #28]
 8008fde:	9307      	strlt	r3, [sp, #28]
 8008fe0:	bfb8      	it	lt
 8008fe2:	9204      	strlt	r2, [sp, #16]
 8008fe4:	7823      	ldrb	r3, [r4, #0]
 8008fe6:	2b2e      	cmp	r3, #46	@ 0x2e
 8008fe8:	d10a      	bne.n	8009000 <_svfiprintf_r+0x130>
 8008fea:	7863      	ldrb	r3, [r4, #1]
 8008fec:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fee:	d132      	bne.n	8009056 <_svfiprintf_r+0x186>
 8008ff0:	9b03      	ldr	r3, [sp, #12]
 8008ff2:	3402      	adds	r4, #2
 8008ff4:	1d1a      	adds	r2, r3, #4
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	9203      	str	r2, [sp, #12]
 8008ffa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ffe:	9305      	str	r3, [sp, #20]
 8009000:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80090b8 <_svfiprintf_r+0x1e8>
 8009004:	2203      	movs	r2, #3
 8009006:	4650      	mov	r0, sl
 8009008:	7821      	ldrb	r1, [r4, #0]
 800900a:	f000 fb45 	bl	8009698 <memchr>
 800900e:	b138      	cbz	r0, 8009020 <_svfiprintf_r+0x150>
 8009010:	2240      	movs	r2, #64	@ 0x40
 8009012:	9b04      	ldr	r3, [sp, #16]
 8009014:	eba0 000a 	sub.w	r0, r0, sl
 8009018:	4082      	lsls	r2, r0
 800901a:	4313      	orrs	r3, r2
 800901c:	3401      	adds	r4, #1
 800901e:	9304      	str	r3, [sp, #16]
 8009020:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009024:	2206      	movs	r2, #6
 8009026:	4825      	ldr	r0, [pc, #148]	@ (80090bc <_svfiprintf_r+0x1ec>)
 8009028:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800902c:	f000 fb34 	bl	8009698 <memchr>
 8009030:	2800      	cmp	r0, #0
 8009032:	d036      	beq.n	80090a2 <_svfiprintf_r+0x1d2>
 8009034:	4b22      	ldr	r3, [pc, #136]	@ (80090c0 <_svfiprintf_r+0x1f0>)
 8009036:	bb1b      	cbnz	r3, 8009080 <_svfiprintf_r+0x1b0>
 8009038:	9b03      	ldr	r3, [sp, #12]
 800903a:	3307      	adds	r3, #7
 800903c:	f023 0307 	bic.w	r3, r3, #7
 8009040:	3308      	adds	r3, #8
 8009042:	9303      	str	r3, [sp, #12]
 8009044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009046:	4433      	add	r3, r6
 8009048:	9309      	str	r3, [sp, #36]	@ 0x24
 800904a:	e76a      	b.n	8008f22 <_svfiprintf_r+0x52>
 800904c:	460c      	mov	r4, r1
 800904e:	2001      	movs	r0, #1
 8009050:	fb0c 3202 	mla	r2, ip, r2, r3
 8009054:	e7a8      	b.n	8008fa8 <_svfiprintf_r+0xd8>
 8009056:	2300      	movs	r3, #0
 8009058:	f04f 0c0a 	mov.w	ip, #10
 800905c:	4619      	mov	r1, r3
 800905e:	3401      	adds	r4, #1
 8009060:	9305      	str	r3, [sp, #20]
 8009062:	4620      	mov	r0, r4
 8009064:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009068:	3a30      	subs	r2, #48	@ 0x30
 800906a:	2a09      	cmp	r2, #9
 800906c:	d903      	bls.n	8009076 <_svfiprintf_r+0x1a6>
 800906e:	2b00      	cmp	r3, #0
 8009070:	d0c6      	beq.n	8009000 <_svfiprintf_r+0x130>
 8009072:	9105      	str	r1, [sp, #20]
 8009074:	e7c4      	b.n	8009000 <_svfiprintf_r+0x130>
 8009076:	4604      	mov	r4, r0
 8009078:	2301      	movs	r3, #1
 800907a:	fb0c 2101 	mla	r1, ip, r1, r2
 800907e:	e7f0      	b.n	8009062 <_svfiprintf_r+0x192>
 8009080:	ab03      	add	r3, sp, #12
 8009082:	9300      	str	r3, [sp, #0]
 8009084:	462a      	mov	r2, r5
 8009086:	4638      	mov	r0, r7
 8009088:	4b0e      	ldr	r3, [pc, #56]	@ (80090c4 <_svfiprintf_r+0x1f4>)
 800908a:	a904      	add	r1, sp, #16
 800908c:	f3af 8000 	nop.w
 8009090:	1c42      	adds	r2, r0, #1
 8009092:	4606      	mov	r6, r0
 8009094:	d1d6      	bne.n	8009044 <_svfiprintf_r+0x174>
 8009096:	89ab      	ldrh	r3, [r5, #12]
 8009098:	065b      	lsls	r3, r3, #25
 800909a:	f53f af2d 	bmi.w	8008ef8 <_svfiprintf_r+0x28>
 800909e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090a0:	e72c      	b.n	8008efc <_svfiprintf_r+0x2c>
 80090a2:	ab03      	add	r3, sp, #12
 80090a4:	9300      	str	r3, [sp, #0]
 80090a6:	462a      	mov	r2, r5
 80090a8:	4638      	mov	r0, r7
 80090aa:	4b06      	ldr	r3, [pc, #24]	@ (80090c4 <_svfiprintf_r+0x1f4>)
 80090ac:	a904      	add	r1, sp, #16
 80090ae:	f000 f87d 	bl	80091ac <_printf_i>
 80090b2:	e7ed      	b.n	8009090 <_svfiprintf_r+0x1c0>
 80090b4:	08009f8c 	.word	0x08009f8c
 80090b8:	08009f92 	.word	0x08009f92
 80090bc:	08009f96 	.word	0x08009f96
 80090c0:	00000000 	.word	0x00000000
 80090c4:	08008e19 	.word	0x08008e19

080090c8 <_printf_common>:
 80090c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090cc:	4616      	mov	r6, r2
 80090ce:	4698      	mov	r8, r3
 80090d0:	688a      	ldr	r2, [r1, #8]
 80090d2:	690b      	ldr	r3, [r1, #16]
 80090d4:	4607      	mov	r7, r0
 80090d6:	4293      	cmp	r3, r2
 80090d8:	bfb8      	it	lt
 80090da:	4613      	movlt	r3, r2
 80090dc:	6033      	str	r3, [r6, #0]
 80090de:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80090e2:	460c      	mov	r4, r1
 80090e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80090e8:	b10a      	cbz	r2, 80090ee <_printf_common+0x26>
 80090ea:	3301      	adds	r3, #1
 80090ec:	6033      	str	r3, [r6, #0]
 80090ee:	6823      	ldr	r3, [r4, #0]
 80090f0:	0699      	lsls	r1, r3, #26
 80090f2:	bf42      	ittt	mi
 80090f4:	6833      	ldrmi	r3, [r6, #0]
 80090f6:	3302      	addmi	r3, #2
 80090f8:	6033      	strmi	r3, [r6, #0]
 80090fa:	6825      	ldr	r5, [r4, #0]
 80090fc:	f015 0506 	ands.w	r5, r5, #6
 8009100:	d106      	bne.n	8009110 <_printf_common+0x48>
 8009102:	f104 0a19 	add.w	sl, r4, #25
 8009106:	68e3      	ldr	r3, [r4, #12]
 8009108:	6832      	ldr	r2, [r6, #0]
 800910a:	1a9b      	subs	r3, r3, r2
 800910c:	42ab      	cmp	r3, r5
 800910e:	dc2b      	bgt.n	8009168 <_printf_common+0xa0>
 8009110:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009114:	6822      	ldr	r2, [r4, #0]
 8009116:	3b00      	subs	r3, #0
 8009118:	bf18      	it	ne
 800911a:	2301      	movne	r3, #1
 800911c:	0692      	lsls	r2, r2, #26
 800911e:	d430      	bmi.n	8009182 <_printf_common+0xba>
 8009120:	4641      	mov	r1, r8
 8009122:	4638      	mov	r0, r7
 8009124:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009128:	47c8      	blx	r9
 800912a:	3001      	adds	r0, #1
 800912c:	d023      	beq.n	8009176 <_printf_common+0xae>
 800912e:	6823      	ldr	r3, [r4, #0]
 8009130:	6922      	ldr	r2, [r4, #16]
 8009132:	f003 0306 	and.w	r3, r3, #6
 8009136:	2b04      	cmp	r3, #4
 8009138:	bf14      	ite	ne
 800913a:	2500      	movne	r5, #0
 800913c:	6833      	ldreq	r3, [r6, #0]
 800913e:	f04f 0600 	mov.w	r6, #0
 8009142:	bf08      	it	eq
 8009144:	68e5      	ldreq	r5, [r4, #12]
 8009146:	f104 041a 	add.w	r4, r4, #26
 800914a:	bf08      	it	eq
 800914c:	1aed      	subeq	r5, r5, r3
 800914e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009152:	bf08      	it	eq
 8009154:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009158:	4293      	cmp	r3, r2
 800915a:	bfc4      	itt	gt
 800915c:	1a9b      	subgt	r3, r3, r2
 800915e:	18ed      	addgt	r5, r5, r3
 8009160:	42b5      	cmp	r5, r6
 8009162:	d11a      	bne.n	800919a <_printf_common+0xd2>
 8009164:	2000      	movs	r0, #0
 8009166:	e008      	b.n	800917a <_printf_common+0xb2>
 8009168:	2301      	movs	r3, #1
 800916a:	4652      	mov	r2, sl
 800916c:	4641      	mov	r1, r8
 800916e:	4638      	mov	r0, r7
 8009170:	47c8      	blx	r9
 8009172:	3001      	adds	r0, #1
 8009174:	d103      	bne.n	800917e <_printf_common+0xb6>
 8009176:	f04f 30ff 	mov.w	r0, #4294967295
 800917a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800917e:	3501      	adds	r5, #1
 8009180:	e7c1      	b.n	8009106 <_printf_common+0x3e>
 8009182:	2030      	movs	r0, #48	@ 0x30
 8009184:	18e1      	adds	r1, r4, r3
 8009186:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800918a:	1c5a      	adds	r2, r3, #1
 800918c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009190:	4422      	add	r2, r4
 8009192:	3302      	adds	r3, #2
 8009194:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009198:	e7c2      	b.n	8009120 <_printf_common+0x58>
 800919a:	2301      	movs	r3, #1
 800919c:	4622      	mov	r2, r4
 800919e:	4641      	mov	r1, r8
 80091a0:	4638      	mov	r0, r7
 80091a2:	47c8      	blx	r9
 80091a4:	3001      	adds	r0, #1
 80091a6:	d0e6      	beq.n	8009176 <_printf_common+0xae>
 80091a8:	3601      	adds	r6, #1
 80091aa:	e7d9      	b.n	8009160 <_printf_common+0x98>

080091ac <_printf_i>:
 80091ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091b0:	7e0f      	ldrb	r7, [r1, #24]
 80091b2:	4691      	mov	r9, r2
 80091b4:	2f78      	cmp	r7, #120	@ 0x78
 80091b6:	4680      	mov	r8, r0
 80091b8:	460c      	mov	r4, r1
 80091ba:	469a      	mov	sl, r3
 80091bc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80091be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80091c2:	d807      	bhi.n	80091d4 <_printf_i+0x28>
 80091c4:	2f62      	cmp	r7, #98	@ 0x62
 80091c6:	d80a      	bhi.n	80091de <_printf_i+0x32>
 80091c8:	2f00      	cmp	r7, #0
 80091ca:	f000 80d3 	beq.w	8009374 <_printf_i+0x1c8>
 80091ce:	2f58      	cmp	r7, #88	@ 0x58
 80091d0:	f000 80ba 	beq.w	8009348 <_printf_i+0x19c>
 80091d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80091dc:	e03a      	b.n	8009254 <_printf_i+0xa8>
 80091de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80091e2:	2b15      	cmp	r3, #21
 80091e4:	d8f6      	bhi.n	80091d4 <_printf_i+0x28>
 80091e6:	a101      	add	r1, pc, #4	@ (adr r1, 80091ec <_printf_i+0x40>)
 80091e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80091ec:	08009245 	.word	0x08009245
 80091f0:	08009259 	.word	0x08009259
 80091f4:	080091d5 	.word	0x080091d5
 80091f8:	080091d5 	.word	0x080091d5
 80091fc:	080091d5 	.word	0x080091d5
 8009200:	080091d5 	.word	0x080091d5
 8009204:	08009259 	.word	0x08009259
 8009208:	080091d5 	.word	0x080091d5
 800920c:	080091d5 	.word	0x080091d5
 8009210:	080091d5 	.word	0x080091d5
 8009214:	080091d5 	.word	0x080091d5
 8009218:	0800935b 	.word	0x0800935b
 800921c:	08009283 	.word	0x08009283
 8009220:	08009315 	.word	0x08009315
 8009224:	080091d5 	.word	0x080091d5
 8009228:	080091d5 	.word	0x080091d5
 800922c:	0800937d 	.word	0x0800937d
 8009230:	080091d5 	.word	0x080091d5
 8009234:	08009283 	.word	0x08009283
 8009238:	080091d5 	.word	0x080091d5
 800923c:	080091d5 	.word	0x080091d5
 8009240:	0800931d 	.word	0x0800931d
 8009244:	6833      	ldr	r3, [r6, #0]
 8009246:	1d1a      	adds	r2, r3, #4
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	6032      	str	r2, [r6, #0]
 800924c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009250:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009254:	2301      	movs	r3, #1
 8009256:	e09e      	b.n	8009396 <_printf_i+0x1ea>
 8009258:	6833      	ldr	r3, [r6, #0]
 800925a:	6820      	ldr	r0, [r4, #0]
 800925c:	1d19      	adds	r1, r3, #4
 800925e:	6031      	str	r1, [r6, #0]
 8009260:	0606      	lsls	r6, r0, #24
 8009262:	d501      	bpl.n	8009268 <_printf_i+0xbc>
 8009264:	681d      	ldr	r5, [r3, #0]
 8009266:	e003      	b.n	8009270 <_printf_i+0xc4>
 8009268:	0645      	lsls	r5, r0, #25
 800926a:	d5fb      	bpl.n	8009264 <_printf_i+0xb8>
 800926c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009270:	2d00      	cmp	r5, #0
 8009272:	da03      	bge.n	800927c <_printf_i+0xd0>
 8009274:	232d      	movs	r3, #45	@ 0x2d
 8009276:	426d      	negs	r5, r5
 8009278:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800927c:	230a      	movs	r3, #10
 800927e:	4859      	ldr	r0, [pc, #356]	@ (80093e4 <_printf_i+0x238>)
 8009280:	e011      	b.n	80092a6 <_printf_i+0xfa>
 8009282:	6821      	ldr	r1, [r4, #0]
 8009284:	6833      	ldr	r3, [r6, #0]
 8009286:	0608      	lsls	r0, r1, #24
 8009288:	f853 5b04 	ldr.w	r5, [r3], #4
 800928c:	d402      	bmi.n	8009294 <_printf_i+0xe8>
 800928e:	0649      	lsls	r1, r1, #25
 8009290:	bf48      	it	mi
 8009292:	b2ad      	uxthmi	r5, r5
 8009294:	2f6f      	cmp	r7, #111	@ 0x6f
 8009296:	6033      	str	r3, [r6, #0]
 8009298:	bf14      	ite	ne
 800929a:	230a      	movne	r3, #10
 800929c:	2308      	moveq	r3, #8
 800929e:	4851      	ldr	r0, [pc, #324]	@ (80093e4 <_printf_i+0x238>)
 80092a0:	2100      	movs	r1, #0
 80092a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80092a6:	6866      	ldr	r6, [r4, #4]
 80092a8:	2e00      	cmp	r6, #0
 80092aa:	bfa8      	it	ge
 80092ac:	6821      	ldrge	r1, [r4, #0]
 80092ae:	60a6      	str	r6, [r4, #8]
 80092b0:	bfa4      	itt	ge
 80092b2:	f021 0104 	bicge.w	r1, r1, #4
 80092b6:	6021      	strge	r1, [r4, #0]
 80092b8:	b90d      	cbnz	r5, 80092be <_printf_i+0x112>
 80092ba:	2e00      	cmp	r6, #0
 80092bc:	d04b      	beq.n	8009356 <_printf_i+0x1aa>
 80092be:	4616      	mov	r6, r2
 80092c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80092c4:	fb03 5711 	mls	r7, r3, r1, r5
 80092c8:	5dc7      	ldrb	r7, [r0, r7]
 80092ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80092ce:	462f      	mov	r7, r5
 80092d0:	42bb      	cmp	r3, r7
 80092d2:	460d      	mov	r5, r1
 80092d4:	d9f4      	bls.n	80092c0 <_printf_i+0x114>
 80092d6:	2b08      	cmp	r3, #8
 80092d8:	d10b      	bne.n	80092f2 <_printf_i+0x146>
 80092da:	6823      	ldr	r3, [r4, #0]
 80092dc:	07df      	lsls	r7, r3, #31
 80092de:	d508      	bpl.n	80092f2 <_printf_i+0x146>
 80092e0:	6923      	ldr	r3, [r4, #16]
 80092e2:	6861      	ldr	r1, [r4, #4]
 80092e4:	4299      	cmp	r1, r3
 80092e6:	bfde      	ittt	le
 80092e8:	2330      	movle	r3, #48	@ 0x30
 80092ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80092ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80092f2:	1b92      	subs	r2, r2, r6
 80092f4:	6122      	str	r2, [r4, #16]
 80092f6:	464b      	mov	r3, r9
 80092f8:	4621      	mov	r1, r4
 80092fa:	4640      	mov	r0, r8
 80092fc:	f8cd a000 	str.w	sl, [sp]
 8009300:	aa03      	add	r2, sp, #12
 8009302:	f7ff fee1 	bl	80090c8 <_printf_common>
 8009306:	3001      	adds	r0, #1
 8009308:	d14a      	bne.n	80093a0 <_printf_i+0x1f4>
 800930a:	f04f 30ff 	mov.w	r0, #4294967295
 800930e:	b004      	add	sp, #16
 8009310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009314:	6823      	ldr	r3, [r4, #0]
 8009316:	f043 0320 	orr.w	r3, r3, #32
 800931a:	6023      	str	r3, [r4, #0]
 800931c:	2778      	movs	r7, #120	@ 0x78
 800931e:	4832      	ldr	r0, [pc, #200]	@ (80093e8 <_printf_i+0x23c>)
 8009320:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009324:	6823      	ldr	r3, [r4, #0]
 8009326:	6831      	ldr	r1, [r6, #0]
 8009328:	061f      	lsls	r7, r3, #24
 800932a:	f851 5b04 	ldr.w	r5, [r1], #4
 800932e:	d402      	bmi.n	8009336 <_printf_i+0x18a>
 8009330:	065f      	lsls	r7, r3, #25
 8009332:	bf48      	it	mi
 8009334:	b2ad      	uxthmi	r5, r5
 8009336:	6031      	str	r1, [r6, #0]
 8009338:	07d9      	lsls	r1, r3, #31
 800933a:	bf44      	itt	mi
 800933c:	f043 0320 	orrmi.w	r3, r3, #32
 8009340:	6023      	strmi	r3, [r4, #0]
 8009342:	b11d      	cbz	r5, 800934c <_printf_i+0x1a0>
 8009344:	2310      	movs	r3, #16
 8009346:	e7ab      	b.n	80092a0 <_printf_i+0xf4>
 8009348:	4826      	ldr	r0, [pc, #152]	@ (80093e4 <_printf_i+0x238>)
 800934a:	e7e9      	b.n	8009320 <_printf_i+0x174>
 800934c:	6823      	ldr	r3, [r4, #0]
 800934e:	f023 0320 	bic.w	r3, r3, #32
 8009352:	6023      	str	r3, [r4, #0]
 8009354:	e7f6      	b.n	8009344 <_printf_i+0x198>
 8009356:	4616      	mov	r6, r2
 8009358:	e7bd      	b.n	80092d6 <_printf_i+0x12a>
 800935a:	6833      	ldr	r3, [r6, #0]
 800935c:	6825      	ldr	r5, [r4, #0]
 800935e:	1d18      	adds	r0, r3, #4
 8009360:	6961      	ldr	r1, [r4, #20]
 8009362:	6030      	str	r0, [r6, #0]
 8009364:	062e      	lsls	r6, r5, #24
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	d501      	bpl.n	800936e <_printf_i+0x1c2>
 800936a:	6019      	str	r1, [r3, #0]
 800936c:	e002      	b.n	8009374 <_printf_i+0x1c8>
 800936e:	0668      	lsls	r0, r5, #25
 8009370:	d5fb      	bpl.n	800936a <_printf_i+0x1be>
 8009372:	8019      	strh	r1, [r3, #0]
 8009374:	2300      	movs	r3, #0
 8009376:	4616      	mov	r6, r2
 8009378:	6123      	str	r3, [r4, #16]
 800937a:	e7bc      	b.n	80092f6 <_printf_i+0x14a>
 800937c:	6833      	ldr	r3, [r6, #0]
 800937e:	2100      	movs	r1, #0
 8009380:	1d1a      	adds	r2, r3, #4
 8009382:	6032      	str	r2, [r6, #0]
 8009384:	681e      	ldr	r6, [r3, #0]
 8009386:	6862      	ldr	r2, [r4, #4]
 8009388:	4630      	mov	r0, r6
 800938a:	f000 f985 	bl	8009698 <memchr>
 800938e:	b108      	cbz	r0, 8009394 <_printf_i+0x1e8>
 8009390:	1b80      	subs	r0, r0, r6
 8009392:	6060      	str	r0, [r4, #4]
 8009394:	6863      	ldr	r3, [r4, #4]
 8009396:	6123      	str	r3, [r4, #16]
 8009398:	2300      	movs	r3, #0
 800939a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800939e:	e7aa      	b.n	80092f6 <_printf_i+0x14a>
 80093a0:	4632      	mov	r2, r6
 80093a2:	4649      	mov	r1, r9
 80093a4:	4640      	mov	r0, r8
 80093a6:	6923      	ldr	r3, [r4, #16]
 80093a8:	47d0      	blx	sl
 80093aa:	3001      	adds	r0, #1
 80093ac:	d0ad      	beq.n	800930a <_printf_i+0x15e>
 80093ae:	6823      	ldr	r3, [r4, #0]
 80093b0:	079b      	lsls	r3, r3, #30
 80093b2:	d413      	bmi.n	80093dc <_printf_i+0x230>
 80093b4:	68e0      	ldr	r0, [r4, #12]
 80093b6:	9b03      	ldr	r3, [sp, #12]
 80093b8:	4298      	cmp	r0, r3
 80093ba:	bfb8      	it	lt
 80093bc:	4618      	movlt	r0, r3
 80093be:	e7a6      	b.n	800930e <_printf_i+0x162>
 80093c0:	2301      	movs	r3, #1
 80093c2:	4632      	mov	r2, r6
 80093c4:	4649      	mov	r1, r9
 80093c6:	4640      	mov	r0, r8
 80093c8:	47d0      	blx	sl
 80093ca:	3001      	adds	r0, #1
 80093cc:	d09d      	beq.n	800930a <_printf_i+0x15e>
 80093ce:	3501      	adds	r5, #1
 80093d0:	68e3      	ldr	r3, [r4, #12]
 80093d2:	9903      	ldr	r1, [sp, #12]
 80093d4:	1a5b      	subs	r3, r3, r1
 80093d6:	42ab      	cmp	r3, r5
 80093d8:	dcf2      	bgt.n	80093c0 <_printf_i+0x214>
 80093da:	e7eb      	b.n	80093b4 <_printf_i+0x208>
 80093dc:	2500      	movs	r5, #0
 80093de:	f104 0619 	add.w	r6, r4, #25
 80093e2:	e7f5      	b.n	80093d0 <_printf_i+0x224>
 80093e4:	08009f9d 	.word	0x08009f9d
 80093e8:	08009fae 	.word	0x08009fae

080093ec <__sflush_r>:
 80093ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f2:	0716      	lsls	r6, r2, #28
 80093f4:	4605      	mov	r5, r0
 80093f6:	460c      	mov	r4, r1
 80093f8:	d454      	bmi.n	80094a4 <__sflush_r+0xb8>
 80093fa:	684b      	ldr	r3, [r1, #4]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	dc02      	bgt.n	8009406 <__sflush_r+0x1a>
 8009400:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009402:	2b00      	cmp	r3, #0
 8009404:	dd48      	ble.n	8009498 <__sflush_r+0xac>
 8009406:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009408:	2e00      	cmp	r6, #0
 800940a:	d045      	beq.n	8009498 <__sflush_r+0xac>
 800940c:	2300      	movs	r3, #0
 800940e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009412:	682f      	ldr	r7, [r5, #0]
 8009414:	6a21      	ldr	r1, [r4, #32]
 8009416:	602b      	str	r3, [r5, #0]
 8009418:	d030      	beq.n	800947c <__sflush_r+0x90>
 800941a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800941c:	89a3      	ldrh	r3, [r4, #12]
 800941e:	0759      	lsls	r1, r3, #29
 8009420:	d505      	bpl.n	800942e <__sflush_r+0x42>
 8009422:	6863      	ldr	r3, [r4, #4]
 8009424:	1ad2      	subs	r2, r2, r3
 8009426:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009428:	b10b      	cbz	r3, 800942e <__sflush_r+0x42>
 800942a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800942c:	1ad2      	subs	r2, r2, r3
 800942e:	2300      	movs	r3, #0
 8009430:	4628      	mov	r0, r5
 8009432:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009434:	6a21      	ldr	r1, [r4, #32]
 8009436:	47b0      	blx	r6
 8009438:	1c43      	adds	r3, r0, #1
 800943a:	89a3      	ldrh	r3, [r4, #12]
 800943c:	d106      	bne.n	800944c <__sflush_r+0x60>
 800943e:	6829      	ldr	r1, [r5, #0]
 8009440:	291d      	cmp	r1, #29
 8009442:	d82b      	bhi.n	800949c <__sflush_r+0xb0>
 8009444:	4a28      	ldr	r2, [pc, #160]	@ (80094e8 <__sflush_r+0xfc>)
 8009446:	410a      	asrs	r2, r1
 8009448:	07d6      	lsls	r6, r2, #31
 800944a:	d427      	bmi.n	800949c <__sflush_r+0xb0>
 800944c:	2200      	movs	r2, #0
 800944e:	6062      	str	r2, [r4, #4]
 8009450:	6922      	ldr	r2, [r4, #16]
 8009452:	04d9      	lsls	r1, r3, #19
 8009454:	6022      	str	r2, [r4, #0]
 8009456:	d504      	bpl.n	8009462 <__sflush_r+0x76>
 8009458:	1c42      	adds	r2, r0, #1
 800945a:	d101      	bne.n	8009460 <__sflush_r+0x74>
 800945c:	682b      	ldr	r3, [r5, #0]
 800945e:	b903      	cbnz	r3, 8009462 <__sflush_r+0x76>
 8009460:	6560      	str	r0, [r4, #84]	@ 0x54
 8009462:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009464:	602f      	str	r7, [r5, #0]
 8009466:	b1b9      	cbz	r1, 8009498 <__sflush_r+0xac>
 8009468:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800946c:	4299      	cmp	r1, r3
 800946e:	d002      	beq.n	8009476 <__sflush_r+0x8a>
 8009470:	4628      	mov	r0, r5
 8009472:	f7ff fbdb 	bl	8008c2c <_free_r>
 8009476:	2300      	movs	r3, #0
 8009478:	6363      	str	r3, [r4, #52]	@ 0x34
 800947a:	e00d      	b.n	8009498 <__sflush_r+0xac>
 800947c:	2301      	movs	r3, #1
 800947e:	4628      	mov	r0, r5
 8009480:	47b0      	blx	r6
 8009482:	4602      	mov	r2, r0
 8009484:	1c50      	adds	r0, r2, #1
 8009486:	d1c9      	bne.n	800941c <__sflush_r+0x30>
 8009488:	682b      	ldr	r3, [r5, #0]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d0c6      	beq.n	800941c <__sflush_r+0x30>
 800948e:	2b1d      	cmp	r3, #29
 8009490:	d001      	beq.n	8009496 <__sflush_r+0xaa>
 8009492:	2b16      	cmp	r3, #22
 8009494:	d11d      	bne.n	80094d2 <__sflush_r+0xe6>
 8009496:	602f      	str	r7, [r5, #0]
 8009498:	2000      	movs	r0, #0
 800949a:	e021      	b.n	80094e0 <__sflush_r+0xf4>
 800949c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094a0:	b21b      	sxth	r3, r3
 80094a2:	e01a      	b.n	80094da <__sflush_r+0xee>
 80094a4:	690f      	ldr	r7, [r1, #16]
 80094a6:	2f00      	cmp	r7, #0
 80094a8:	d0f6      	beq.n	8009498 <__sflush_r+0xac>
 80094aa:	0793      	lsls	r3, r2, #30
 80094ac:	bf18      	it	ne
 80094ae:	2300      	movne	r3, #0
 80094b0:	680e      	ldr	r6, [r1, #0]
 80094b2:	bf08      	it	eq
 80094b4:	694b      	ldreq	r3, [r1, #20]
 80094b6:	1bf6      	subs	r6, r6, r7
 80094b8:	600f      	str	r7, [r1, #0]
 80094ba:	608b      	str	r3, [r1, #8]
 80094bc:	2e00      	cmp	r6, #0
 80094be:	ddeb      	ble.n	8009498 <__sflush_r+0xac>
 80094c0:	4633      	mov	r3, r6
 80094c2:	463a      	mov	r2, r7
 80094c4:	4628      	mov	r0, r5
 80094c6:	6a21      	ldr	r1, [r4, #32]
 80094c8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80094cc:	47e0      	blx	ip
 80094ce:	2800      	cmp	r0, #0
 80094d0:	dc07      	bgt.n	80094e2 <__sflush_r+0xf6>
 80094d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094da:	f04f 30ff 	mov.w	r0, #4294967295
 80094de:	81a3      	strh	r3, [r4, #12]
 80094e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094e2:	4407      	add	r7, r0
 80094e4:	1a36      	subs	r6, r6, r0
 80094e6:	e7e9      	b.n	80094bc <__sflush_r+0xd0>
 80094e8:	dfbffffe 	.word	0xdfbffffe

080094ec <_fflush_r>:
 80094ec:	b538      	push	{r3, r4, r5, lr}
 80094ee:	690b      	ldr	r3, [r1, #16]
 80094f0:	4605      	mov	r5, r0
 80094f2:	460c      	mov	r4, r1
 80094f4:	b913      	cbnz	r3, 80094fc <_fflush_r+0x10>
 80094f6:	2500      	movs	r5, #0
 80094f8:	4628      	mov	r0, r5
 80094fa:	bd38      	pop	{r3, r4, r5, pc}
 80094fc:	b118      	cbz	r0, 8009506 <_fflush_r+0x1a>
 80094fe:	6a03      	ldr	r3, [r0, #32]
 8009500:	b90b      	cbnz	r3, 8009506 <_fflush_r+0x1a>
 8009502:	f7ff f955 	bl	80087b0 <__sinit>
 8009506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d0f3      	beq.n	80094f6 <_fflush_r+0xa>
 800950e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009510:	07d0      	lsls	r0, r2, #31
 8009512:	d404      	bmi.n	800951e <_fflush_r+0x32>
 8009514:	0599      	lsls	r1, r3, #22
 8009516:	d402      	bmi.n	800951e <_fflush_r+0x32>
 8009518:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800951a:	f7ff fb76 	bl	8008c0a <__retarget_lock_acquire_recursive>
 800951e:	4628      	mov	r0, r5
 8009520:	4621      	mov	r1, r4
 8009522:	f7ff ff63 	bl	80093ec <__sflush_r>
 8009526:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009528:	4605      	mov	r5, r0
 800952a:	07da      	lsls	r2, r3, #31
 800952c:	d4e4      	bmi.n	80094f8 <_fflush_r+0xc>
 800952e:	89a3      	ldrh	r3, [r4, #12]
 8009530:	059b      	lsls	r3, r3, #22
 8009532:	d4e1      	bmi.n	80094f8 <_fflush_r+0xc>
 8009534:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009536:	f7ff fb69 	bl	8008c0c <__retarget_lock_release_recursive>
 800953a:	e7dd      	b.n	80094f8 <_fflush_r+0xc>

0800953c <__swhatbuf_r>:
 800953c:	b570      	push	{r4, r5, r6, lr}
 800953e:	460c      	mov	r4, r1
 8009540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009544:	4615      	mov	r5, r2
 8009546:	2900      	cmp	r1, #0
 8009548:	461e      	mov	r6, r3
 800954a:	b096      	sub	sp, #88	@ 0x58
 800954c:	da0c      	bge.n	8009568 <__swhatbuf_r+0x2c>
 800954e:	89a3      	ldrh	r3, [r4, #12]
 8009550:	2100      	movs	r1, #0
 8009552:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009556:	bf14      	ite	ne
 8009558:	2340      	movne	r3, #64	@ 0x40
 800955a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800955e:	2000      	movs	r0, #0
 8009560:	6031      	str	r1, [r6, #0]
 8009562:	602b      	str	r3, [r5, #0]
 8009564:	b016      	add	sp, #88	@ 0x58
 8009566:	bd70      	pop	{r4, r5, r6, pc}
 8009568:	466a      	mov	r2, sp
 800956a:	f000 f863 	bl	8009634 <_fstat_r>
 800956e:	2800      	cmp	r0, #0
 8009570:	dbed      	blt.n	800954e <__swhatbuf_r+0x12>
 8009572:	9901      	ldr	r1, [sp, #4]
 8009574:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009578:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800957c:	4259      	negs	r1, r3
 800957e:	4159      	adcs	r1, r3
 8009580:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009584:	e7eb      	b.n	800955e <__swhatbuf_r+0x22>

08009586 <__smakebuf_r>:
 8009586:	898b      	ldrh	r3, [r1, #12]
 8009588:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800958a:	079d      	lsls	r5, r3, #30
 800958c:	4606      	mov	r6, r0
 800958e:	460c      	mov	r4, r1
 8009590:	d507      	bpl.n	80095a2 <__smakebuf_r+0x1c>
 8009592:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009596:	6023      	str	r3, [r4, #0]
 8009598:	6123      	str	r3, [r4, #16]
 800959a:	2301      	movs	r3, #1
 800959c:	6163      	str	r3, [r4, #20]
 800959e:	b003      	add	sp, #12
 80095a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095a2:	466a      	mov	r2, sp
 80095a4:	ab01      	add	r3, sp, #4
 80095a6:	f7ff ffc9 	bl	800953c <__swhatbuf_r>
 80095aa:	9f00      	ldr	r7, [sp, #0]
 80095ac:	4605      	mov	r5, r0
 80095ae:	4639      	mov	r1, r7
 80095b0:	4630      	mov	r0, r6
 80095b2:	f7ff fba5 	bl	8008d00 <_malloc_r>
 80095b6:	b948      	cbnz	r0, 80095cc <__smakebuf_r+0x46>
 80095b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095bc:	059a      	lsls	r2, r3, #22
 80095be:	d4ee      	bmi.n	800959e <__smakebuf_r+0x18>
 80095c0:	f023 0303 	bic.w	r3, r3, #3
 80095c4:	f043 0302 	orr.w	r3, r3, #2
 80095c8:	81a3      	strh	r3, [r4, #12]
 80095ca:	e7e2      	b.n	8009592 <__smakebuf_r+0xc>
 80095cc:	89a3      	ldrh	r3, [r4, #12]
 80095ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80095d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095d6:	81a3      	strh	r3, [r4, #12]
 80095d8:	9b01      	ldr	r3, [sp, #4]
 80095da:	6020      	str	r0, [r4, #0]
 80095dc:	b15b      	cbz	r3, 80095f6 <__smakebuf_r+0x70>
 80095de:	4630      	mov	r0, r6
 80095e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095e4:	f000 f838 	bl	8009658 <_isatty_r>
 80095e8:	b128      	cbz	r0, 80095f6 <__smakebuf_r+0x70>
 80095ea:	89a3      	ldrh	r3, [r4, #12]
 80095ec:	f023 0303 	bic.w	r3, r3, #3
 80095f0:	f043 0301 	orr.w	r3, r3, #1
 80095f4:	81a3      	strh	r3, [r4, #12]
 80095f6:	89a3      	ldrh	r3, [r4, #12]
 80095f8:	431d      	orrs	r5, r3
 80095fa:	81a5      	strh	r5, [r4, #12]
 80095fc:	e7cf      	b.n	800959e <__smakebuf_r+0x18>

080095fe <memmove>:
 80095fe:	4288      	cmp	r0, r1
 8009600:	b510      	push	{r4, lr}
 8009602:	eb01 0402 	add.w	r4, r1, r2
 8009606:	d902      	bls.n	800960e <memmove+0x10>
 8009608:	4284      	cmp	r4, r0
 800960a:	4623      	mov	r3, r4
 800960c:	d807      	bhi.n	800961e <memmove+0x20>
 800960e:	1e43      	subs	r3, r0, #1
 8009610:	42a1      	cmp	r1, r4
 8009612:	d008      	beq.n	8009626 <memmove+0x28>
 8009614:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009618:	f803 2f01 	strb.w	r2, [r3, #1]!
 800961c:	e7f8      	b.n	8009610 <memmove+0x12>
 800961e:	4601      	mov	r1, r0
 8009620:	4402      	add	r2, r0
 8009622:	428a      	cmp	r2, r1
 8009624:	d100      	bne.n	8009628 <memmove+0x2a>
 8009626:	bd10      	pop	{r4, pc}
 8009628:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800962c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009630:	e7f7      	b.n	8009622 <memmove+0x24>
	...

08009634 <_fstat_r>:
 8009634:	b538      	push	{r3, r4, r5, lr}
 8009636:	2300      	movs	r3, #0
 8009638:	4d06      	ldr	r5, [pc, #24]	@ (8009654 <_fstat_r+0x20>)
 800963a:	4604      	mov	r4, r0
 800963c:	4608      	mov	r0, r1
 800963e:	4611      	mov	r1, r2
 8009640:	602b      	str	r3, [r5, #0]
 8009642:	f7f9 fdbb 	bl	80031bc <_fstat>
 8009646:	1c43      	adds	r3, r0, #1
 8009648:	d102      	bne.n	8009650 <_fstat_r+0x1c>
 800964a:	682b      	ldr	r3, [r5, #0]
 800964c:	b103      	cbz	r3, 8009650 <_fstat_r+0x1c>
 800964e:	6023      	str	r3, [r4, #0]
 8009650:	bd38      	pop	{r3, r4, r5, pc}
 8009652:	bf00      	nop
 8009654:	20000544 	.word	0x20000544

08009658 <_isatty_r>:
 8009658:	b538      	push	{r3, r4, r5, lr}
 800965a:	2300      	movs	r3, #0
 800965c:	4d05      	ldr	r5, [pc, #20]	@ (8009674 <_isatty_r+0x1c>)
 800965e:	4604      	mov	r4, r0
 8009660:	4608      	mov	r0, r1
 8009662:	602b      	str	r3, [r5, #0]
 8009664:	f7f9 fdb9 	bl	80031da <_isatty>
 8009668:	1c43      	adds	r3, r0, #1
 800966a:	d102      	bne.n	8009672 <_isatty_r+0x1a>
 800966c:	682b      	ldr	r3, [r5, #0]
 800966e:	b103      	cbz	r3, 8009672 <_isatty_r+0x1a>
 8009670:	6023      	str	r3, [r4, #0]
 8009672:	bd38      	pop	{r3, r4, r5, pc}
 8009674:	20000544 	.word	0x20000544

08009678 <_sbrk_r>:
 8009678:	b538      	push	{r3, r4, r5, lr}
 800967a:	2300      	movs	r3, #0
 800967c:	4d05      	ldr	r5, [pc, #20]	@ (8009694 <_sbrk_r+0x1c>)
 800967e:	4604      	mov	r4, r0
 8009680:	4608      	mov	r0, r1
 8009682:	602b      	str	r3, [r5, #0]
 8009684:	f7f9 fdc0 	bl	8003208 <_sbrk>
 8009688:	1c43      	adds	r3, r0, #1
 800968a:	d102      	bne.n	8009692 <_sbrk_r+0x1a>
 800968c:	682b      	ldr	r3, [r5, #0]
 800968e:	b103      	cbz	r3, 8009692 <_sbrk_r+0x1a>
 8009690:	6023      	str	r3, [r4, #0]
 8009692:	bd38      	pop	{r3, r4, r5, pc}
 8009694:	20000544 	.word	0x20000544

08009698 <memchr>:
 8009698:	4603      	mov	r3, r0
 800969a:	b510      	push	{r4, lr}
 800969c:	b2c9      	uxtb	r1, r1
 800969e:	4402      	add	r2, r0
 80096a0:	4293      	cmp	r3, r2
 80096a2:	4618      	mov	r0, r3
 80096a4:	d101      	bne.n	80096aa <memchr+0x12>
 80096a6:	2000      	movs	r0, #0
 80096a8:	e003      	b.n	80096b2 <memchr+0x1a>
 80096aa:	7804      	ldrb	r4, [r0, #0]
 80096ac:	3301      	adds	r3, #1
 80096ae:	428c      	cmp	r4, r1
 80096b0:	d1f6      	bne.n	80096a0 <memchr+0x8>
 80096b2:	bd10      	pop	{r4, pc}

080096b4 <_realloc_r>:
 80096b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096b8:	4680      	mov	r8, r0
 80096ba:	4615      	mov	r5, r2
 80096bc:	460c      	mov	r4, r1
 80096be:	b921      	cbnz	r1, 80096ca <_realloc_r+0x16>
 80096c0:	4611      	mov	r1, r2
 80096c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096c6:	f7ff bb1b 	b.w	8008d00 <_malloc_r>
 80096ca:	b92a      	cbnz	r2, 80096d8 <_realloc_r+0x24>
 80096cc:	f7ff faae 	bl	8008c2c <_free_r>
 80096d0:	2400      	movs	r4, #0
 80096d2:	4620      	mov	r0, r4
 80096d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096d8:	f000 f81a 	bl	8009710 <_malloc_usable_size_r>
 80096dc:	4285      	cmp	r5, r0
 80096de:	4606      	mov	r6, r0
 80096e0:	d802      	bhi.n	80096e8 <_realloc_r+0x34>
 80096e2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80096e6:	d8f4      	bhi.n	80096d2 <_realloc_r+0x1e>
 80096e8:	4629      	mov	r1, r5
 80096ea:	4640      	mov	r0, r8
 80096ec:	f7ff fb08 	bl	8008d00 <_malloc_r>
 80096f0:	4607      	mov	r7, r0
 80096f2:	2800      	cmp	r0, #0
 80096f4:	d0ec      	beq.n	80096d0 <_realloc_r+0x1c>
 80096f6:	42b5      	cmp	r5, r6
 80096f8:	462a      	mov	r2, r5
 80096fa:	4621      	mov	r1, r4
 80096fc:	bf28      	it	cs
 80096fe:	4632      	movcs	r2, r6
 8009700:	f7ff fa85 	bl	8008c0e <memcpy>
 8009704:	4621      	mov	r1, r4
 8009706:	4640      	mov	r0, r8
 8009708:	f7ff fa90 	bl	8008c2c <_free_r>
 800970c:	463c      	mov	r4, r7
 800970e:	e7e0      	b.n	80096d2 <_realloc_r+0x1e>

08009710 <_malloc_usable_size_r>:
 8009710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009714:	1f18      	subs	r0, r3, #4
 8009716:	2b00      	cmp	r3, #0
 8009718:	bfbc      	itt	lt
 800971a:	580b      	ldrlt	r3, [r1, r0]
 800971c:	18c0      	addlt	r0, r0, r3
 800971e:	4770      	bx	lr

08009720 <log>:
 8009720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009722:	4604      	mov	r4, r0
 8009724:	460d      	mov	r5, r1
 8009726:	f000 f833 	bl	8009790 <__ieee754_log>
 800972a:	4622      	mov	r2, r4
 800972c:	4606      	mov	r6, r0
 800972e:	460f      	mov	r7, r1
 8009730:	462b      	mov	r3, r5
 8009732:	4620      	mov	r0, r4
 8009734:	4629      	mov	r1, r5
 8009736:	f7f7 f9d5 	bl	8000ae4 <__aeabi_dcmpun>
 800973a:	b998      	cbnz	r0, 8009764 <log+0x44>
 800973c:	2200      	movs	r2, #0
 800973e:	2300      	movs	r3, #0
 8009740:	4620      	mov	r0, r4
 8009742:	4629      	mov	r1, r5
 8009744:	f7f7 f9c4 	bl	8000ad0 <__aeabi_dcmpgt>
 8009748:	b960      	cbnz	r0, 8009764 <log+0x44>
 800974a:	2200      	movs	r2, #0
 800974c:	2300      	movs	r3, #0
 800974e:	4620      	mov	r0, r4
 8009750:	4629      	mov	r1, r5
 8009752:	f7f7 f995 	bl	8000a80 <__aeabi_dcmpeq>
 8009756:	b140      	cbz	r0, 800976a <log+0x4a>
 8009758:	f7ff fa2c 	bl	8008bb4 <__errno>
 800975c:	2322      	movs	r3, #34	@ 0x22
 800975e:	2600      	movs	r6, #0
 8009760:	4f06      	ldr	r7, [pc, #24]	@ (800977c <log+0x5c>)
 8009762:	6003      	str	r3, [r0, #0]
 8009764:	4630      	mov	r0, r6
 8009766:	4639      	mov	r1, r7
 8009768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800976a:	f7ff fa23 	bl	8008bb4 <__errno>
 800976e:	2321      	movs	r3, #33	@ 0x21
 8009770:	6003      	str	r3, [r0, #0]
 8009772:	4803      	ldr	r0, [pc, #12]	@ (8009780 <log+0x60>)
 8009774:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009778:	f000 b804 	b.w	8009784 <nan>
 800977c:	fff00000 	.word	0xfff00000
 8009780:	08009f91 	.word	0x08009f91

08009784 <nan>:
 8009784:	2000      	movs	r0, #0
 8009786:	4901      	ldr	r1, [pc, #4]	@ (800978c <nan+0x8>)
 8009788:	4770      	bx	lr
 800978a:	bf00      	nop
 800978c:	7ff80000 	.word	0x7ff80000

08009790 <__ieee754_log>:
 8009790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009794:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8009798:	4602      	mov	r2, r0
 800979a:	460b      	mov	r3, r1
 800979c:	460d      	mov	r5, r1
 800979e:	b087      	sub	sp, #28
 80097a0:	da24      	bge.n	80097ec <__ieee754_log+0x5c>
 80097a2:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 80097a6:	4304      	orrs	r4, r0
 80097a8:	d108      	bne.n	80097bc <__ieee754_log+0x2c>
 80097aa:	2200      	movs	r2, #0
 80097ac:	2300      	movs	r3, #0
 80097ae:	2000      	movs	r0, #0
 80097b0:	49cb      	ldr	r1, [pc, #812]	@ (8009ae0 <__ieee754_log+0x350>)
 80097b2:	f7f7 f827 	bl	8000804 <__aeabi_ddiv>
 80097b6:	b007      	add	sp, #28
 80097b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097bc:	2900      	cmp	r1, #0
 80097be:	da04      	bge.n	80097ca <__ieee754_log+0x3a>
 80097c0:	f7f6 fd3e 	bl	8000240 <__aeabi_dsub>
 80097c4:	2200      	movs	r2, #0
 80097c6:	2300      	movs	r3, #0
 80097c8:	e7f3      	b.n	80097b2 <__ieee754_log+0x22>
 80097ca:	2200      	movs	r2, #0
 80097cc:	4bc5      	ldr	r3, [pc, #788]	@ (8009ae4 <__ieee754_log+0x354>)
 80097ce:	f7f6 feef 	bl	80005b0 <__aeabi_dmul>
 80097d2:	460b      	mov	r3, r1
 80097d4:	460d      	mov	r5, r1
 80097d6:	4602      	mov	r2, r0
 80097d8:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 80097dc:	48c2      	ldr	r0, [pc, #776]	@ (8009ae8 <__ieee754_log+0x358>)
 80097de:	4285      	cmp	r5, r0
 80097e0:	dd06      	ble.n	80097f0 <__ieee754_log+0x60>
 80097e2:	4610      	mov	r0, r2
 80097e4:	4619      	mov	r1, r3
 80097e6:	f7f6 fd2d 	bl	8000244 <__adddf3>
 80097ea:	e7e4      	b.n	80097b6 <__ieee754_log+0x26>
 80097ec:	2100      	movs	r1, #0
 80097ee:	e7f5      	b.n	80097dc <__ieee754_log+0x4c>
 80097f0:	152c      	asrs	r4, r5, #20
 80097f2:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 80097f6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80097fa:	440c      	add	r4, r1
 80097fc:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 8009800:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 8009804:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 8009808:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800980c:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 8009810:	ea41 0305 	orr.w	r3, r1, r5
 8009814:	4610      	mov	r0, r2
 8009816:	4619      	mov	r1, r3
 8009818:	2200      	movs	r2, #0
 800981a:	4bb4      	ldr	r3, [pc, #720]	@ (8009aec <__ieee754_log+0x35c>)
 800981c:	f7f6 fd10 	bl	8000240 <__aeabi_dsub>
 8009820:	1cab      	adds	r3, r5, #2
 8009822:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009826:	2b02      	cmp	r3, #2
 8009828:	4682      	mov	sl, r0
 800982a:	468b      	mov	fp, r1
 800982c:	f04f 0200 	mov.w	r2, #0
 8009830:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 8009834:	dc53      	bgt.n	80098de <__ieee754_log+0x14e>
 8009836:	2300      	movs	r3, #0
 8009838:	f7f7 f922 	bl	8000a80 <__aeabi_dcmpeq>
 800983c:	b1d0      	cbz	r0, 8009874 <__ieee754_log+0xe4>
 800983e:	2c00      	cmp	r4, #0
 8009840:	f000 8120 	beq.w	8009a84 <__ieee754_log+0x2f4>
 8009844:	4620      	mov	r0, r4
 8009846:	f7f6 fe49 	bl	80004dc <__aeabi_i2d>
 800984a:	a391      	add	r3, pc, #580	@ (adr r3, 8009a90 <__ieee754_log+0x300>)
 800984c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009850:	4606      	mov	r6, r0
 8009852:	460f      	mov	r7, r1
 8009854:	f7f6 feac 	bl	80005b0 <__aeabi_dmul>
 8009858:	a38f      	add	r3, pc, #572	@ (adr r3, 8009a98 <__ieee754_log+0x308>)
 800985a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985e:	4604      	mov	r4, r0
 8009860:	460d      	mov	r5, r1
 8009862:	4630      	mov	r0, r6
 8009864:	4639      	mov	r1, r7
 8009866:	f7f6 fea3 	bl	80005b0 <__aeabi_dmul>
 800986a:	4602      	mov	r2, r0
 800986c:	460b      	mov	r3, r1
 800986e:	4620      	mov	r0, r4
 8009870:	4629      	mov	r1, r5
 8009872:	e7b8      	b.n	80097e6 <__ieee754_log+0x56>
 8009874:	a38a      	add	r3, pc, #552	@ (adr r3, 8009aa0 <__ieee754_log+0x310>)
 8009876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800987a:	4650      	mov	r0, sl
 800987c:	4659      	mov	r1, fp
 800987e:	f7f6 fe97 	bl	80005b0 <__aeabi_dmul>
 8009882:	4602      	mov	r2, r0
 8009884:	460b      	mov	r3, r1
 8009886:	2000      	movs	r0, #0
 8009888:	4999      	ldr	r1, [pc, #612]	@ (8009af0 <__ieee754_log+0x360>)
 800988a:	f7f6 fcd9 	bl	8000240 <__aeabi_dsub>
 800988e:	4652      	mov	r2, sl
 8009890:	4606      	mov	r6, r0
 8009892:	460f      	mov	r7, r1
 8009894:	465b      	mov	r3, fp
 8009896:	4650      	mov	r0, sl
 8009898:	4659      	mov	r1, fp
 800989a:	f7f6 fe89 	bl	80005b0 <__aeabi_dmul>
 800989e:	4602      	mov	r2, r0
 80098a0:	460b      	mov	r3, r1
 80098a2:	4630      	mov	r0, r6
 80098a4:	4639      	mov	r1, r7
 80098a6:	f7f6 fe83 	bl	80005b0 <__aeabi_dmul>
 80098aa:	4606      	mov	r6, r0
 80098ac:	460f      	mov	r7, r1
 80098ae:	b914      	cbnz	r4, 80098b6 <__ieee754_log+0x126>
 80098b0:	4632      	mov	r2, r6
 80098b2:	463b      	mov	r3, r7
 80098b4:	e0a0      	b.n	80099f8 <__ieee754_log+0x268>
 80098b6:	4620      	mov	r0, r4
 80098b8:	f7f6 fe10 	bl	80004dc <__aeabi_i2d>
 80098bc:	a374      	add	r3, pc, #464	@ (adr r3, 8009a90 <__ieee754_log+0x300>)
 80098be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c2:	4680      	mov	r8, r0
 80098c4:	4689      	mov	r9, r1
 80098c6:	f7f6 fe73 	bl	80005b0 <__aeabi_dmul>
 80098ca:	a373      	add	r3, pc, #460	@ (adr r3, 8009a98 <__ieee754_log+0x308>)
 80098cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d0:	4604      	mov	r4, r0
 80098d2:	460d      	mov	r5, r1
 80098d4:	4640      	mov	r0, r8
 80098d6:	4649      	mov	r1, r9
 80098d8:	f7f6 fe6a 	bl	80005b0 <__aeabi_dmul>
 80098dc:	e0a5      	b.n	8009a2a <__ieee754_log+0x29a>
 80098de:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80098e2:	f7f6 fcaf 	bl	8000244 <__adddf3>
 80098e6:	4602      	mov	r2, r0
 80098e8:	460b      	mov	r3, r1
 80098ea:	4650      	mov	r0, sl
 80098ec:	4659      	mov	r1, fp
 80098ee:	f7f6 ff89 	bl	8000804 <__aeabi_ddiv>
 80098f2:	e9cd 0100 	strd	r0, r1, [sp]
 80098f6:	4620      	mov	r0, r4
 80098f8:	f7f6 fdf0 	bl	80004dc <__aeabi_i2d>
 80098fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009900:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009904:	4610      	mov	r0, r2
 8009906:	4619      	mov	r1, r3
 8009908:	f7f6 fe52 	bl	80005b0 <__aeabi_dmul>
 800990c:	4602      	mov	r2, r0
 800990e:	460b      	mov	r3, r1
 8009910:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009914:	f7f6 fe4c 	bl	80005b0 <__aeabi_dmul>
 8009918:	a363      	add	r3, pc, #396	@ (adr r3, 8009aa8 <__ieee754_log+0x318>)
 800991a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991e:	4680      	mov	r8, r0
 8009920:	4689      	mov	r9, r1
 8009922:	f7f6 fe45 	bl	80005b0 <__aeabi_dmul>
 8009926:	a362      	add	r3, pc, #392	@ (adr r3, 8009ab0 <__ieee754_log+0x320>)
 8009928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992c:	f7f6 fc8a 	bl	8000244 <__adddf3>
 8009930:	4642      	mov	r2, r8
 8009932:	464b      	mov	r3, r9
 8009934:	f7f6 fe3c 	bl	80005b0 <__aeabi_dmul>
 8009938:	a35f      	add	r3, pc, #380	@ (adr r3, 8009ab8 <__ieee754_log+0x328>)
 800993a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993e:	f7f6 fc81 	bl	8000244 <__adddf3>
 8009942:	4642      	mov	r2, r8
 8009944:	464b      	mov	r3, r9
 8009946:	f7f6 fe33 	bl	80005b0 <__aeabi_dmul>
 800994a:	a35d      	add	r3, pc, #372	@ (adr r3, 8009ac0 <__ieee754_log+0x330>)
 800994c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009950:	f7f6 fc78 	bl	8000244 <__adddf3>
 8009954:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009958:	f7f6 fe2a 	bl	80005b0 <__aeabi_dmul>
 800995c:	a35a      	add	r3, pc, #360	@ (adr r3, 8009ac8 <__ieee754_log+0x338>)
 800995e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009962:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009966:	4640      	mov	r0, r8
 8009968:	4649      	mov	r1, r9
 800996a:	f7f6 fe21 	bl	80005b0 <__aeabi_dmul>
 800996e:	a358      	add	r3, pc, #352	@ (adr r3, 8009ad0 <__ieee754_log+0x340>)
 8009970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009974:	f7f6 fc66 	bl	8000244 <__adddf3>
 8009978:	4642      	mov	r2, r8
 800997a:	464b      	mov	r3, r9
 800997c:	f7f6 fe18 	bl	80005b0 <__aeabi_dmul>
 8009980:	a355      	add	r3, pc, #340	@ (adr r3, 8009ad8 <__ieee754_log+0x348>)
 8009982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009986:	f7f6 fc5d 	bl	8000244 <__adddf3>
 800998a:	4642      	mov	r2, r8
 800998c:	464b      	mov	r3, r9
 800998e:	f7f6 fe0f 	bl	80005b0 <__aeabi_dmul>
 8009992:	4602      	mov	r2, r0
 8009994:	460b      	mov	r3, r1
 8009996:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800999a:	f7f6 fc53 	bl	8000244 <__adddf3>
 800999e:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 80099a2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 80099a6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 80099aa:	3551      	adds	r5, #81	@ 0x51
 80099ac:	4335      	orrs	r5, r6
 80099ae:	2d00      	cmp	r5, #0
 80099b0:	4680      	mov	r8, r0
 80099b2:	4689      	mov	r9, r1
 80099b4:	dd48      	ble.n	8009a48 <__ieee754_log+0x2b8>
 80099b6:	2200      	movs	r2, #0
 80099b8:	4b4d      	ldr	r3, [pc, #308]	@ (8009af0 <__ieee754_log+0x360>)
 80099ba:	4650      	mov	r0, sl
 80099bc:	4659      	mov	r1, fp
 80099be:	f7f6 fdf7 	bl	80005b0 <__aeabi_dmul>
 80099c2:	4652      	mov	r2, sl
 80099c4:	465b      	mov	r3, fp
 80099c6:	f7f6 fdf3 	bl	80005b0 <__aeabi_dmul>
 80099ca:	4602      	mov	r2, r0
 80099cc:	460b      	mov	r3, r1
 80099ce:	4606      	mov	r6, r0
 80099d0:	460f      	mov	r7, r1
 80099d2:	4640      	mov	r0, r8
 80099d4:	4649      	mov	r1, r9
 80099d6:	f7f6 fc35 	bl	8000244 <__adddf3>
 80099da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099de:	f7f6 fde7 	bl	80005b0 <__aeabi_dmul>
 80099e2:	4680      	mov	r8, r0
 80099e4:	4689      	mov	r9, r1
 80099e6:	b964      	cbnz	r4, 8009a02 <__ieee754_log+0x272>
 80099e8:	4602      	mov	r2, r0
 80099ea:	460b      	mov	r3, r1
 80099ec:	4630      	mov	r0, r6
 80099ee:	4639      	mov	r1, r7
 80099f0:	f7f6 fc26 	bl	8000240 <__aeabi_dsub>
 80099f4:	4602      	mov	r2, r0
 80099f6:	460b      	mov	r3, r1
 80099f8:	4650      	mov	r0, sl
 80099fa:	4659      	mov	r1, fp
 80099fc:	f7f6 fc20 	bl	8000240 <__aeabi_dsub>
 8009a00:	e6d9      	b.n	80097b6 <__ieee754_log+0x26>
 8009a02:	a323      	add	r3, pc, #140	@ (adr r3, 8009a90 <__ieee754_log+0x300>)
 8009a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a0c:	f7f6 fdd0 	bl	80005b0 <__aeabi_dmul>
 8009a10:	a321      	add	r3, pc, #132	@ (adr r3, 8009a98 <__ieee754_log+0x308>)
 8009a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a16:	4604      	mov	r4, r0
 8009a18:	460d      	mov	r5, r1
 8009a1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a1e:	f7f6 fdc7 	bl	80005b0 <__aeabi_dmul>
 8009a22:	4642      	mov	r2, r8
 8009a24:	464b      	mov	r3, r9
 8009a26:	f7f6 fc0d 	bl	8000244 <__adddf3>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	4630      	mov	r0, r6
 8009a30:	4639      	mov	r1, r7
 8009a32:	f7f6 fc05 	bl	8000240 <__aeabi_dsub>
 8009a36:	4652      	mov	r2, sl
 8009a38:	465b      	mov	r3, fp
 8009a3a:	f7f6 fc01 	bl	8000240 <__aeabi_dsub>
 8009a3e:	4602      	mov	r2, r0
 8009a40:	460b      	mov	r3, r1
 8009a42:	4620      	mov	r0, r4
 8009a44:	4629      	mov	r1, r5
 8009a46:	e7d9      	b.n	80099fc <__ieee754_log+0x26c>
 8009a48:	4602      	mov	r2, r0
 8009a4a:	460b      	mov	r3, r1
 8009a4c:	4650      	mov	r0, sl
 8009a4e:	4659      	mov	r1, fp
 8009a50:	f7f6 fbf6 	bl	8000240 <__aeabi_dsub>
 8009a54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a58:	f7f6 fdaa 	bl	80005b0 <__aeabi_dmul>
 8009a5c:	4606      	mov	r6, r0
 8009a5e:	460f      	mov	r7, r1
 8009a60:	2c00      	cmp	r4, #0
 8009a62:	f43f af25 	beq.w	80098b0 <__ieee754_log+0x120>
 8009a66:	a30a      	add	r3, pc, #40	@ (adr r3, 8009a90 <__ieee754_log+0x300>)
 8009a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a70:	f7f6 fd9e 	bl	80005b0 <__aeabi_dmul>
 8009a74:	a308      	add	r3, pc, #32	@ (adr r3, 8009a98 <__ieee754_log+0x308>)
 8009a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7a:	4604      	mov	r4, r0
 8009a7c:	460d      	mov	r5, r1
 8009a7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a82:	e729      	b.n	80098d8 <__ieee754_log+0x148>
 8009a84:	2000      	movs	r0, #0
 8009a86:	2100      	movs	r1, #0
 8009a88:	e695      	b.n	80097b6 <__ieee754_log+0x26>
 8009a8a:	bf00      	nop
 8009a8c:	f3af 8000 	nop.w
 8009a90:	fee00000 	.word	0xfee00000
 8009a94:	3fe62e42 	.word	0x3fe62e42
 8009a98:	35793c76 	.word	0x35793c76
 8009a9c:	3dea39ef 	.word	0x3dea39ef
 8009aa0:	55555555 	.word	0x55555555
 8009aa4:	3fd55555 	.word	0x3fd55555
 8009aa8:	df3e5244 	.word	0xdf3e5244
 8009aac:	3fc2f112 	.word	0x3fc2f112
 8009ab0:	96cb03de 	.word	0x96cb03de
 8009ab4:	3fc74664 	.word	0x3fc74664
 8009ab8:	94229359 	.word	0x94229359
 8009abc:	3fd24924 	.word	0x3fd24924
 8009ac0:	55555593 	.word	0x55555593
 8009ac4:	3fe55555 	.word	0x3fe55555
 8009ac8:	d078c69f 	.word	0xd078c69f
 8009acc:	3fc39a09 	.word	0x3fc39a09
 8009ad0:	1d8e78af 	.word	0x1d8e78af
 8009ad4:	3fcc71c5 	.word	0x3fcc71c5
 8009ad8:	9997fa04 	.word	0x9997fa04
 8009adc:	3fd99999 	.word	0x3fd99999
 8009ae0:	c3500000 	.word	0xc3500000
 8009ae4:	43500000 	.word	0x43500000
 8009ae8:	7fefffff 	.word	0x7fefffff
 8009aec:	3ff00000 	.word	0x3ff00000
 8009af0:	3fe00000 	.word	0x3fe00000

08009af4 <_init>:
 8009af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009af6:	bf00      	nop
 8009af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009afa:	bc08      	pop	{r3}
 8009afc:	469e      	mov	lr, r3
 8009afe:	4770      	bx	lr

08009b00 <_fini>:
 8009b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b02:	bf00      	nop
 8009b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b06:	bc08      	pop	{r3}
 8009b08:	469e      	mov	lr, r3
 8009b0a:	4770      	bx	lr
