<stg><name>mux_binary</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %sel_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %sel_V)

]]></Node>
<StgValue><ssdm name="sel_V_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %din_7_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_7_V_read)

]]></Node>
<StgValue><ssdm name="din_7_V_read_5"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %din_6_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_6_V_read)

]]></Node>
<StgValue><ssdm name="din_6_V_read_5"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %din_5_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_5_V_read)

]]></Node>
<StgValue><ssdm name="din_5_V_read_5"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %din_4_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_4_V_read)

]]></Node>
<StgValue><ssdm name="din_4_V_read_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %din_3_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_3_V_read)

]]></Node>
<StgValue><ssdm name="din_3_V_read_5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %din_2_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_2_V_read)

]]></Node>
<StgValue><ssdm name="din_2_V_read_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %din_1_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_1_V_read)

]]></Node>
<StgValue><ssdm name="din_1_V_read_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %din_0_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_0_V_read)

]]></Node>
<StgValue><ssdm name="din_0_V_read_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
:9  %tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %din_0_V_read_5, i8 %din_1_V_read_5, i8 %din_2_V_read_5, i8 %din_3_V_read_5, i8 %din_4_V_read_5, i8 %din_5_V_read_5, i8 %din_6_V_read_5, i8 %din_7_V_read_5, i3 %sel_V_read)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8">
<![CDATA[
:10  ret i8 %tmp

]]></Node>
<StgValue><ssdm name="ret_ln6"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
