$date
	Sun Oct 19 02:54:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_cpu $end
$var wire 16 ! wdata_w [15:0] $end
$var wire 16 " inst [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var integer 32 % i [31:0] $end
$scope module i0 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 & wes $end
$var wire 1 ' we_w $end
$var wire 1 ( we_e $end
$var wire 16 ) wdata_w [15:0] $end
$var wire 16 * wdata_e [15:0] $end
$var wire 1 + sel $end
$var wire 8 , nxtadrsrr [7:0] $end
$var wire 8 - nxtadrsr [7:0] $end
$var wire 16 . inst [15:0] $end
$var wire 16 / imm [15:0] $end
$var wire 16 0 do2 [15:0] $end
$var wire 16 1 do1 [15:0] $end
$var wire 8 2 disp8 [7:0] $end
$var wire 4 3 dest_w [3:0] $end
$var wire 4 4 dest_e [3:0] $end
$var wire 4 5 dest [3:0] $end
$var wire 2 6 branchs [1:0] $end
$var wire 1 7 bj $end
$var wire 2 8 alucnt [1:0] $end
$var wire 8 9 PCd [7:0] $end
$scope module i0 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 8 : oneadrs [7:0] $end
$var wire 8 ; nxtadrsr [7:0] $end
$var wire 8 < nxtadrs [7:0] $end
$var wire 16 = inst [15:0] $end
$var wire 16 > bjinst [15:0] $end
$var wire 1 7 bj $end
$var wire 8 ? PCd [7:0] $end
$scope module i0 $end
$var wire 1 # clk $end
$var wire 8 @ address [7:0] $end
$var reg 16 A q [15:0] $end
$upscope $end
$scope module i1 $end
$var wire 1 # clk $end
$var wire 8 B inb [7:0] $end
$var wire 1 $ rst $end
$var wire 8 C ina [7:0] $end
$var reg 8 D out [7:0] $end
$upscope $end
$scope module i2 $end
$var wire 8 E in0 [7:0] $end
$var wire 1 7 s $end
$var wire 8 F in1 [7:0] $end
$var reg 8 G out [7:0] $end
$upscope $end
$scope module i3 $end
$var wire 1 # clk $end
$var wire 8 H in [7:0] $end
$var wire 1 $ rst $end
$var reg 8 I out [7:0] $end
$upscope $end
$scope module i4 $end
$var wire 16 J in0 [15:0] $end
$var wire 16 K in1 [15:0] $end
$var wire 1 7 s $end
$var reg 16 L out [15:0] $end
$upscope $end
$upscope $end
$scope module i1 $end
$var wire 16 M bjinst [15:0] $end
$var wire 1 # clk $end
$var wire 8 N nxtadrsr [7:0] $end
$var wire 1 $ rst $end
$var wire 1 & wes $end
$var wire 1 ' we_w $end
$var wire 1 O we $end
$var wire 16 P wdata_w [15:0] $end
$var wire 4 Q src_r [3:0] $end
$var wire 1 + sel $end
$var wire 8 R nxtadrsrr [7:0] $end
$var wire 16 S imm [15:0] $end
$var wire 16 T do2 [15:0] $end
$var wire 16 U do1 [15:0] $end
$var wire 8 V disp8 [7:0] $end
$var wire 4 W dest_w [3:0] $end
$var wire 4 X dest_r [3:0] $end
$var wire 4 Y dest [3:0] $end
$var wire 2 Z branchs [1:0] $end
$var wire 2 [ branch [1:0] $end
$var wire 1 7 bj $end
$var wire 2 \ alucnt [1:0] $end
$scope module i0 $end
$var wire 1 # clk $end
$var wire 16 ] out1 [15:0] $end
$var wire 16 ^ out2 [15:0] $end
$var wire 1 $ rst $end
$var wire 1 ' we $end
$var wire 4 _ wad [3:0] $end
$var wire 4 ` rad2 [3:0] $end
$var wire 4 a rad1 [3:0] $end
$var wire 16 b in [15:0] $end
$var integer 32 c i [31:0] $end
$upscope $end
$scope module i1 $end
$var wire 1 # clk $end
$var wire 4 d in [3:0] $end
$var wire 1 $ rst $end
$var reg 4 e out [3:0] $end
$upscope $end
$scope module i2 $end
$var wire 1 # clk $end
$var wire 8 f in [7:0] $end
$var wire 1 $ rst $end
$var reg 16 g out [15:0] $end
$upscope $end
$scope module i3 $end
$var wire 1 # clk $end
$var wire 4 h opcd [3:0] $end
$var wire 1 $ rst $end
$var reg 2 i alucnt [1:0] $end
$var reg 2 j branch [1:0] $end
$var reg 1 + sel $end
$var reg 1 O we $end
$upscope $end
$scope module i4 $end
$var wire 1 O in0 $end
$var wire 1 k in1 $end
$var wire 1 7 s $end
$var reg 1 & out $end
$upscope $end
$scope module i5 $end
$var wire 2 l in0 [1:0] $end
$var wire 2 m in1 [1:0] $end
$var wire 1 7 s $end
$var reg 2 n out [1:0] $end
$upscope $end
$scope module i6 $end
$var wire 1 # clk $end
$var wire 4 o in [3:0] $end
$var wire 1 $ rst $end
$var reg 8 p out [7:0] $end
$upscope $end
$scope module i7 $end
$var wire 1 # clk $end
$var wire 8 q in [7:0] $end
$var wire 1 $ rst $end
$var reg 8 r out [7:0] $end
$upscope $end
$scope module i8 $end
$var wire 1 # clk $end
$var wire 4 s in [3:0] $end
$var wire 1 $ rst $end
$var reg 4 t out [3:0] $end
$upscope $end
$scope module i9 $end
$var wire 1 # clk $end
$var wire 4 u in [3:0] $end
$var wire 1 $ rst $end
$var reg 4 v out [3:0] $end
$upscope $end
$upscope $end
$scope module i2 $end
$var wire 2 w alucnt [1:0] $end
$var wire 2 x branchs [1:0] $end
$var wire 1 # clk $end
$var wire 4 y dest [3:0] $end
$var wire 8 z disp8 [7:0] $end
$var wire 16 { do1 [15:0] $end
$var wire 16 | do2 [15:0] $end
$var wire 16 } imm [15:0] $end
$var wire 8 ~ nxtadrsrr [7:0] $end
$var wire 1 $ rst $end
$var wire 1 + sel $end
$var wire 1 & wes $end
$var wire 1 ( we_e $end
$var wire 16 !" wdata_e [15:0] $end
$var wire 1 "" selr $end
$var wire 16 #" immr [15:0] $end
$var wire 4 $" dest_e [3:0] $end
$var wire 1 7 bj $end
$var wire 16 %" alu16 [15:0] $end
$var wire 8 &" PCd [7:0] $end
$scope module i0 $end
$var wire 1 # clk $end
$var wire 16 '" in [15:0] $end
$var wire 1 $ rst $end
$var reg 16 (" out [15:0] $end
$upscope $end
$scope module i1 $end
$var wire 1 # clk $end
$var wire 4 )" in [3:0] $end
$var wire 1 $ rst $end
$var reg 4 *" out [3:0] $end
$upscope $end
$scope module i2 $end
$var wire 1 # clk $end
$var wire 1 + in $end
$var wire 1 $ rst $end
$var reg 1 "" out $end
$upscope $end
$scope module i3 $end
$var wire 1 # clk $end
$var wire 1 & in $end
$var wire 1 $ rst $end
$var reg 1 ( out $end
$upscope $end
$scope module i4 $end
$var wire 2 +" alucnt [1:0] $end
$var wire 1 # clk $end
$var wire 16 ," ina [15:0] $end
$var wire 16 -" inb [15:0] $end
$var wire 1 $ rst $end
$var reg 16 ." out [15:0] $end
$upscope $end
$scope module i5 $end
$var wire 1 # clk $end
$var wire 8 /" ina [7:0] $end
$var wire 8 0" inb [7:0] $end
$var wire 1 $ rst $end
$var reg 8 1" out [7:0] $end
$upscope $end
$scope module i6 $end
$var wire 2 2" branch [1:0] $end
$var wire 1 # clk $end
$var wire 16 3" ina [15:0] $end
$var wire 16 4" inb [15:0] $end
$var wire 1 $ rst $end
$var reg 1 7 bj $end
$upscope $end
$scope module i7 $end
$var wire 16 5" in0 [15:0] $end
$var wire 16 6" in1 [15:0] $end
$var wire 1 "" s $end
$var reg 16 7" out [15:0] $end
$upscope $end
$upscope $end
$scope module i3 $end
$var wire 1 # clk $end
$var wire 4 8" dest_e [3:0] $end
$var wire 1 $ rst $end
$var wire 16 9" wdata_e [15:0] $end
$var wire 1 ( we_e $end
$var wire 1 ' we_w $end
$var wire 16 :" wdata_w [15:0] $end
$var wire 4 ;" dest_w [3:0] $end
$scope module i0 $end
$var wire 1 # clk $end
$var wire 16 <" in [15:0] $end
$var wire 1 $ rst $end
$var reg 16 =" out [15:0] $end
$upscope $end
$scope module i1 $end
$var wire 1 # clk $end
$var wire 4 >" in [3:0] $end
$var wire 1 $ rst $end
$var reg 4 ?" out [3:0] $end
$upscope $end
$scope module i2 $end
$var wire 1 # clk $end
$var wire 1 ( in $end
$var wire 1 $ rst $end
$var reg 1 ' out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
b0 /"
bx ."
bx -"
bx ,"
b0 +"
bx *"
bx )"
bx ("
b0 '"
bx &"
bx %"
bx $"
bx #"
x""
bx !"
bx ~
b0 }
bx |
bx {
b0 z
bx y
bx x
b0 w
bx v
bx u
bx t
bx s
bx r
bx q
b0 p
bx o
bx n
b0 m
b0 l
0k
b0 j
b0 i
bx h
b0 g
bx f
bx e
bx d
b10000 c
bx b
bx a
bx `
bx _
bx ^
bx ]
b0 \
b0 [
bx Z
bx Y
bx X
bx W
b0 V
bx U
bx T
b0 S
bx R
bx Q
bx P
0O
bx N
bx M
bx L
b0 K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
b1 B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
b0 8
07
bx 6
bx 5
bx 4
bx 3
b0 2
bx 1
bx 0
b0 /
bx .
bx -
bx ,
0+
bx *
bx )
x(
x'
x&
bx %
0$
0#
bx "
bx !
$end
#1
b0 :
b0 D
b0 E
b0 -
b0 ;
b0 I
b0 N
b0 q
b0 5
b0 Y
b0 e
b0 y
b0 )"
b0 ,
b0 R
b0 r
b0 ~
b0 0"
b0 X
b0 a
b0 t
b0 Q
b0 `
b0 v
b0 #"
b0 ("
b0 6"
b0 4
b0 $"
b0 *"
b0 8"
b0 >"
0""
0(
b0 %"
b0 ."
b0 5"
b0 9
b0 ?
b0 F
b0 &"
b0 1"
b0 !
b0 )
b0 P
b0 b
b0 :"
b0 ="
b0 3
b0 W
b0 _
b0 ;"
b0 ?"
0'
b0 6
b0 Z
b0 n
b0 x
b0 2"
0&
bx "
bx .
bx >
bx L
bx M
#2
b0 *
b0 !"
b0 7"
b0 9"
b0 <"
b0 <
b0 @
b0 C
b0 G
b0 H
b0 1
b0 U
b0 ]
b0 {
b0 ,"
b0 3"
b0 0
b0 T
b0 ^
b0 |
b0 -"
b0 4"
#100
b0 %
1#
1$
#101
b111000100000111 =
b111000100000111 A
b111000100000111 J
bx Q
bx `
bx v
bx X
bx a
bx t
bx 2
bx V
bx p
bx z
bx /"
xO
x+
bx 8
bx \
bx i
bx w
bx +"
bx /
bx S
bx g
bx }
bx '"
bx 5
bx Y
bx e
bx y
bx )"
b1 :
b1 D
b1 E
#102
b1 d
b111 f
b111 h
b111 o
b1 s
b0 u
b111000100000111 "
b111000100000111 .
b111000100000111 >
b111000100000111 L
b111000100000111 M
x&
b1 <
b1 @
b1 C
b1 G
b1 H
bx 0
bx T
bx ^
bx |
bx -"
bx 4"
bx 1
bx U
bx ]
bx {
bx ,"
bx 3"
#200
0#
#300
b1 %
1#
#301
1O
1+
b0 8
b0 \
b0 i
b0 w
b0 +"
b111001000000011 =
b111001000000011 A
b111001000000011 J
b10 :
b10 D
b10 E
b1 -
b1 ;
b1 I
b1 N
b1 q
b1 5
b1 Y
b1 e
b1 y
b1 )"
b111 /
b111 S
b111 g
b111 }
b111 '"
b111 2
b111 V
b111 p
b111 z
b111 /"
b1 X
b1 a
b1 t
b0 Q
b0 `
b0 v
bx #"
bx ("
bx 6"
bx 4
bx $"
bx *"
bx 8"
bx >"
x""
x(
bx 9
bx ?
bx F
bx &"
bx 1"
#302
b10 d
b11 f
b11 o
b10 s
1&
b111001000000011 "
b111001000000011 .
b111001000000011 >
b111001000000011 L
b111001000000011 M
bx *
bx !"
bx 7"
bx 9"
bx <"
b10 <
b10 @
b10 C
b10 G
b10 H
b0 1
b0 U
b0 ]
b0 {
b0 ,"
b0 3"
b0 0
b0 T
b0 ^
b0 |
b0 -"
b0 4"
#400
0#
#500
b10 %
1#
#501
b111001100000100 =
b111001100000100 A
b111001100000100 J
x'
bx 3
bx W
bx _
bx ;"
bx ?"
bx !
bx )
bx P
bx b
bx :"
bx ="
b111 9
b111 ?
b111 F
b111 &"
b111 1"
1(
1""
b1 4
b1 $"
b1 *"
b1 8"
b1 >"
b111 #"
b111 ("
b111 6"
b10 X
b10 a
b10 t
b1 ,
b1 R
b1 r
b1 ~
b1 0"
b11 2
b11 V
b11 p
b11 z
b11 /"
b11 /
b11 S
b11 g
b11 }
b11 '"
b10 5
b10 Y
b10 e
b10 y
b10 )"
b10 -
b10 ;
b10 I
b10 N
b10 q
b11 :
b11 D
b11 E
#502
b11 d
b100 f
b100 o
b11 s
b111001100000100 "
b111001100000100 .
b111001100000100 >
b111001100000100 L
b111001100000100 M
b111 *
b111 !"
b111 7"
b111 9"
b111 <"
b11 <
b11 @
b11 C
b11 G
b11 H
#600
0#
#700
b11 %
1#
#701
b111010000001101 =
b111010000001101 A
b111010000001101 J
b100 :
b100 D
b100 E
b11 -
b11 ;
b11 I
b11 N
b11 q
b11 5
b11 Y
b11 e
b11 y
b11 )"
b100 /
b100 S
b100 g
b100 }
b100 '"
b100 2
b100 V
b100 p
b100 z
b100 /"
b10 ,
b10 R
b10 r
b10 ~
b10 0"
b11 X
b11 a
b11 t
b11 #"
b11 ("
b11 6"
b10 4
b10 $"
b10 *"
b10 8"
b10 >"
b100 9
b100 ?
b100 F
b100 &"
b100 1"
b111 !
b111 )
b111 P
b111 b
b111 :"
b111 ="
b1 3
b1 W
b1 _
b1 ;"
b1 ?"
1'
#702
b100 d
b1101 f
b1101 o
b100 s
b111010000001101 "
b111010000001101 .
b111010000001101 >
b111010000001101 L
b111010000001101 M
b11 *
b11 !"
b11 7"
b11 9"
b11 <"
b100 <
b100 @
b100 C
b100 G
b100 H
#800
0#
#900
b100 %
1#
#901
b1100000100100101 =
b1100000100100101 A
b1100000100100101 J
b10 3
b10 W
b10 _
b10 ;"
b10 ?"
b11 !
b11 )
b11 P
b11 b
b11 :"
b11 ="
b110 9
b110 ?
b110 F
b110 &"
b110 1"
b11 4
b11 $"
b11 *"
b11 8"
b11 >"
b100 #"
b100 ("
b100 6"
b100 X
b100 a
b100 t
b11 ,
b11 R
b11 r
b11 ~
b11 0"
b11111101 2
b11111101 V
b11111101 p
b11111101 z
b11111101 /"
b1101 /
b1101 S
b1101 g
b1101 }
b1101 '"
b100 5
b100 Y
b100 e
b100 y
b100 )"
b100 -
b100 ;
b100 I
b100 N
b100 q
b101 :
b101 D
b101 E
#902
b1 d
b100101 f
b1100 h
b101 o
b1 s
b10 u
b1100000100100101 "
b1100000100100101 .
b1100000100100101 >
b1100000100100101 L
b1100000100100101 M
b100 *
b100 !"
b100 7"
b100 9"
b100 <"
b101 <
b101 @
b101 C
b101 G
b101 H
#1000
0#
#1100
b101 %
1#
#1101
b1 [
b1 j
b1 l
0O
0+
b0 =
b0 A
b0 J
b110 :
b110 D
b110 E
b101 -
b101 ;
b101 I
b101 N
b101 q
b1 5
b1 Y
b1 e
b1 y
b1 )"
b100101 /
b100101 S
b100101 g
b100101 }
b100101 '"
b101 2
b101 V
b101 p
b101 z
b101 /"
b100 ,
b100 R
b100 r
b100 ~
b100 0"
b1 X
b1 a
b1 t
b10 Q
b10 `
b10 v
b1101 #"
b1101 ("
b1101 6"
b100 4
b100 $"
b100 *"
b100 8"
b100 >"
b0 9
b0 ?
b0 F
b0 &"
b0 1"
b100 !
b100 )
b100 P
b100 b
b100 :"
b100 ="
b11 3
b11 W
b11 _
b11 ;"
b11 ?"
#1102
b0 d
b0 f
b0 h
b0 o
b0 s
b0 u
b1 6
b1 Z
b1 n
b1 x
b1 2"
0&
b0 "
b0 .
b0 >
b0 L
b0 M
b1101 *
b1101 !"
b1101 7"
b1101 9"
b1101 <"
b110 <
b110 @
b110 C
b110 G
b110 H
b11 0
b11 T
b11 ^
b11 |
b11 -"
b11 4"
b111 1
b111 U
b111 ]
b111 {
b111 ,"
b111 3"
#1200
0#
#1300
b110 %
1#
#1301
b0 [
b0 j
b0 l
b10010000110000 =
b10010000110000 A
b10010000110000 J
b100 3
b100 W
b100 _
b100 ;"
b100 ?"
b1101 !
b1101 )
b1101 P
b1101 b
b1101 :"
b1101 ="
b1001 9
b1001 ?
b1001 F
b1001 &"
b1001 1"
b1010 %"
b1010 ."
b1010 5"
0(
0""
b1 4
b1 $"
b1 *"
b1 8"
b1 >"
b100101 #"
b100101 ("
b100101 6"
b0 Q
b0 `
b0 v
b0 X
b0 a
b0 t
b101 ,
b101 R
b101 r
b101 ~
b101 0"
b0 2
b0 V
b0 p
b0 z
b0 /"
b0 /
b0 S
b0 g
b0 }
b0 '"
b0 5
b0 Y
b0 e
b0 y
b0 )"
b110 -
b110 ;
b110 I
b110 N
b110 q
b111 :
b111 D
b111 E
#1302
b100 d
b110000 f
b10 h
b100 s
b11 u
b0 6
b0 Z
b0 n
b0 x
b0 2"
b10010000110000 "
b10010000110000 .
b10010000110000 >
b10010000110000 L
b10010000110000 M
b1010 *
b1010 !"
b1010 7"
b1010 9"
b1010 <"
b111 <
b111 @
b111 C
b111 G
b111 H
b0 0
b0 T
b0 ^
b0 |
b0 -"
b0 4"
b0 1
b0 U
b0 ]
b0 {
b0 ,"
b0 3"
#1400
0#
#1500
b111 %
1#
#1501
1O
b1 8
b1 \
b1 i
b1 w
b1 +"
b0 =
b0 A
b0 J
b1000 :
b1000 D
b1000 E
b111 -
b111 ;
b111 I
b111 N
b111 q
b100 5
b100 Y
b100 e
b100 y
b100 )"
b110000 /
b110000 S
b110000 g
b110000 }
b110000 '"
b110 ,
b110 R
b110 r
b110 ~
b110 0"
b100 X
b100 a
b100 t
b11 Q
b11 `
b11 v
b0 #"
b0 ("
b0 6"
b0 4
b0 $"
b0 *"
b0 8"
b0 >"
b0 %"
b0 ."
b0 5"
b101 9
b101 ?
b101 F
b101 &"
b101 1"
b1010 !
b1010 )
b1010 P
b1010 b
b1010 :"
b1010 ="
b1 3
b1 W
b1 _
b1 ;"
b1 ?"
0'
#1502
b0 d
b0 f
b0 h
b0 s
b0 u
1&
b0 "
b0 .
b0 >
b0 L
b0 M
b0 *
b0 !"
b0 7"
b0 9"
b0 <"
b1000 <
b1000 @
b1000 C
b1000 G
b1000 H
b1101 1
b1101 U
b1101 ]
b1101 {
b1101 ,"
b1101 3"
b100 0
b100 T
b100 ^
b100 |
b100 -"
b100 4"
#1600
0#
#1700
b1000 %
1#
#1701
0O
b0 8
b0 \
b0 i
b0 w
b0 +"
b0 3
b0 W
b0 _
b0 ;"
b0 ?"
b0 !
b0 )
b0 P
b0 b
b0 :"
b0 ="
b110 9
b110 ?
b110 F
b110 &"
b110 1"
b1001 %"
b1001 ."
b1001 5"
1(
b100 4
b100 $"
b100 *"
b100 8"
b100 >"
b110000 #"
b110000 ("
b110000 6"
b0 Q
b0 `
b0 v
b0 X
b0 a
b0 t
b111 ,
b111 R
b111 r
b111 ~
b111 0"
b0 /
b0 S
b0 g
b0 }
b0 '"
b0 5
b0 Y
b0 e
b0 y
b0 )"
b1000 -
b1000 ;
b1000 I
b1000 N
b1000 q
b1001 :
b1001 D
b1001 E
#1702
0&
b1001 *
b1001 !"
b1001 7"
b1001 9"
b1001 <"
b1001 <
b1001 @
b1001 C
b1001 G
b1001 H
b0 0
b0 T
b0 ^
b0 |
b0 -"
b0 4"
b0 1
b0 U
b0 ]
b0 {
b0 ,"
b0 3"
#1800
0#
#1900
b1001 %
1#
#1901
b1010000010000 =
b1010000010000 A
b1010000010000 J
b1010 :
b1010 D
b1010 E
b1001 -
b1001 ;
b1001 I
b1001 N
b1001 q
b1000 ,
b1000 R
b1000 r
b1000 ~
b1000 0"
b0 #"
b0 ("
b0 6"
b0 4
b0 $"
b0 *"
b0 8"
b0 >"
0(
b0 %"
b0 ."
b0 5"
b111 9
b111 ?
b111 F
b111 &"
b111 1"
b1001 !
b1001 )
b1001 P
b1001 b
b1001 :"
b1001 ="
b100 3
b100 W
b100 _
b100 ;"
b100 ?"
1'
#1902
b100 d
b10000 f
b1 h
b100 s
b1 u
b1010000010000 "
b1010000010000 .
b1010000010000 >
b1010000010000 L
b1010000010000 M
b0 *
b0 !"
b0 7"
b0 9"
b0 <"
b1010 <
b1010 @
b1010 C
b1010 G
b1010 H
#2000
0#
#2100
b1010 %
1#
#2101
1O
b0 =
b0 A
b0 J
0'
b0 3
b0 W
b0 _
b0 ;"
b0 ?"
b0 !
b0 )
b0 P
b0 b
b0 :"
b0 ="
b1000 9
b1000 ?
b1000 F
b1000 &"
b1000 1"
b1 Q
b1 `
b1 v
b100 X
b100 a
b100 t
b1001 ,
b1001 R
b1001 r
b1001 ~
b1001 0"
b10000 /
b10000 S
b10000 g
b10000 }
b10000 '"
b100 5
b100 Y
b100 e
b100 y
b100 )"
b1010 -
b1010 ;
b1010 I
b1010 N
b1010 q
b1011 :
b1011 D
b1011 E
#2102
b0 d
b0 f
b0 h
b0 s
b0 u
1&
b0 "
b0 .
b0 >
b0 L
b0 M
b1011 <
b1011 @
b1011 C
b1011 G
b1011 H
b111 0
b111 T
b111 ^
b111 |
b111 -"
b111 4"
b1001 1
b1001 U
b1001 ]
b1001 {
b1001 ,"
b1001 3"
#2200
0#
#2300
b1011 %
1#
#2301
0O
bx =
bx A
bx J
b1100 :
b1100 D
b1100 E
b1011 -
b1011 ;
b1011 I
b1011 N
b1011 q
b0 5
b0 Y
b0 e
b0 y
b0 )"
b0 /
b0 S
b0 g
b0 }
b0 '"
b1010 ,
b1010 R
b1010 r
b1010 ~
b1010 0"
b0 X
b0 a
b0 t
b0 Q
b0 `
b0 v
b10000 #"
b10000 ("
b10000 6"
b100 4
b100 $"
b100 *"
b100 8"
b100 >"
1(
b10000 %"
b10000 ."
b10000 5"
b1001 9
b1001 ?
b1001 F
b1001 &"
b1001 1"
#2302
bx d
bx f
bx h
bx o
bx s
bx u
0&
bx "
bx .
bx >
bx L
bx M
b10000 *
b10000 !"
b10000 7"
b10000 9"
b10000 <"
b1100 <
b1100 @
b1100 C
b1100 G
b1100 H
b0 1
b0 U
b0 ]
b0 {
b0 ,"
b0 3"
b0 0
b0 T
b0 ^
b0 |
b0 -"
b0 4"
#2400
0#
#2500
b1100 %
1#
#2501
1'
b100 3
b100 W
b100 _
b100 ;"
b100 ?"
b10000 !
b10000 )
b10000 P
b10000 b
b10000 :"
b10000 ="
b1010 9
b1010 ?
b1010 F
b1010 &"
b1010 1"
b0 %"
b0 ."
b0 5"
0(
b0 4
b0 $"
b0 *"
b0 8"
b0 >"
b0 #"
b0 ("
b0 6"
bx Q
bx `
bx v
bx X
bx a
bx t
b1011 ,
b1011 R
b1011 r
b1011 ~
b1011 0"
bx 2
bx V
bx p
bx z
bx /"
bx /
bx S
bx g
bx }
bx '"
bx 5
bx Y
bx e
bx y
bx )"
b1100 -
b1100 ;
b1100 I
b1100 N
b1100 q
b1101 :
b1101 D
b1101 E
xO
x+
bx 8
bx \
bx i
bx w
bx +"
#2502
b0 *
b0 !"
b0 7"
b0 9"
b0 <"
b1101 <
b1101 @
b1101 C
b1101 G
b1101 H
x&
bx 0
bx T
bx ^
bx |
bx -"
bx 4"
bx 1
bx U
bx ]
bx {
bx ,"
bx 3"
#2600
0#
#2700
b1101 %
1#
#2701
b1110 :
b1110 D
b1110 E
b1101 -
b1101 ;
b1101 I
b1101 N
b1101 q
b1100 ,
b1100 R
b1100 r
b1100 ~
b1100 0"
bx #"
bx ("
bx 6"
bx 4
bx $"
bx *"
bx 8"
bx >"
x""
x(
bx 9
bx ?
bx F
bx &"
bx 1"
b0 !
b0 )
b0 P
b0 b
b0 :"
b0 ="
b0 3
b0 W
b0 _
b0 ;"
b0 ?"
0'
#2702
bx *
bx !"
bx 7"
bx 9"
bx <"
b1110 <
b1110 @
b1110 C
b1110 G
b1110 H
#2800
0#
#2900
b1110 %
1#
#2901
x'
bx 3
bx W
bx _
bx ;"
bx ?"
bx !
bx )
bx P
bx b
bx :"
bx ="
b1101 ,
b1101 R
b1101 r
b1101 ~
b1101 0"
b1110 -
b1110 ;
b1110 I
b1110 N
b1110 q
b1111 :
b1111 D
b1111 E
#2902
b1111 <
b1111 @
b1111 C
b1111 G
b1111 H
#3000
