//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324574
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_20
.address_size 64

	// .globl	_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii
// _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227149_34_non_const_buf_A has been demoted
// _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227150_34_non_const_buf_B has been demoted

.visible .entry _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii(
	.param .u64 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_0,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_1,
	.param .u64 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_2,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_3,
	.param .u64 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_4,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_5,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_6,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_7,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_8
)
{
	.reg .pred 	%p<22>;
	.reg .s16 	%rs<12>;
	.reg .f32 	%f<86>;
	.reg .s32 	%r<136>;
	.reg .s64 	%rd<51>;
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227149_34_non_const_buf_A[16640];
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227150_34_non_const_buf_B[16640];

	ld.param.u64 	%rd1, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_0];
	ld.param.u32 	%r18, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_1];
	ld.param.u64 	%rd2, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_2];
	ld.param.u32 	%r19, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_3];
	ld.param.u64 	%rd3, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_4];
	ld.param.u32 	%r20, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_5];
	ld.param.u32 	%r23, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_6];
	ld.param.u32 	%r21, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_7];
	ld.param.u32 	%r132, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_8];
	mov.u32 	%r24, %ctaid.y;
	shl.b32 	%r25, %r24, 6;
	sub.s32 	%r26, %r23, %r25;
	mov.u32 	%r27, 64;
	min.s32 	%r1, %r26, %r27;
	mov.u32 	%r28, %ctaid.x;
	shl.b32 	%r29, %r28, 6;
	sub.s32 	%r30, %r20, %r29;
	min.s32 	%r2, %r30, %r27;
	mov.u32 	%r31, %tid.y;
	mov.u32 	%r32, %tid.x;
	mad.lo.s32 	%r33, %r31, 65, %r32;
	mul.wide.s32 	%rd4, %r33, 4;
	mov.u64 	%rd5, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227149_34_non_const_buf_A;
	add.s64 	%rd6, %rd5, %rd4;
	mov.u32 	%r34, 0;
	st.shared.u32 	[%rd6], %r34;
	mov.u64 	%rd7, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227150_34_non_const_buf_B;
	add.s64 	%rd8, %rd7, %rd4;
	st.shared.u32 	[%rd8], %r34;
	st.shared.u32 	[%rd6+2080], %r34;
	st.shared.u32 	[%rd8+2080], %r34;
	st.shared.u32 	[%rd6+4160], %r34;
	st.shared.u32 	[%rd8+4160], %r34;
	st.shared.u32 	[%rd6+6240], %r34;
	st.shared.u32 	[%rd8+6240], %r34;
	st.shared.u32 	[%rd6+8320], %r34;
	st.shared.u32 	[%rd8+8320], %r34;
	st.shared.u32 	[%rd6+10400], %r34;
	st.shared.u32 	[%rd8+10400], %r34;
	st.shared.u32 	[%rd6+12480], %r34;
	st.shared.u32 	[%rd8+12480], %r34;
	st.shared.u32 	[%rd6+14560], %r34;
	st.shared.u32 	[%rd8+14560], %r34;
	mov.f32 	%f85, 0f00000000;
	mov.f32 	%f84, %f85;
	mov.f32 	%f83, %f85;
	mov.f32 	%f82, %f85;
	mov.f32 	%f81, %f85;
	mov.f32 	%f80, %f85;
	mov.f32 	%f79, %f85;
	mov.f32 	%f78, %f85;
	setp.lt.s32	%p1, %r132, 1;
	@%p1 bra 	BB0_10;

	mov.f32 	%f85, 0f00000000;
	mov.f32 	%f84, %f85;
	mov.f32 	%f83, %f85;
	mov.f32 	%f82, %f85;
	mov.f32 	%f81, %f85;
	mov.f32 	%f80, %f85;
	mov.f32 	%f79, %f85;
	mov.f32 	%f78, %f85;
	cvta.to.global.u64 	%rd9, %rd1;
	cvta.to.global.u64 	%rd15, %rd2;

BB0_2:
	add.s32 	%r132, %r132, -1;
	shl.b32 	%r5, %r132, 6;
	sub.s32 	%r36, %r21, %r5;
	min.s32 	%r6, %r36, %r27;
	setp.gt.s32	%p2, %r32, 31;
	@%p2 bra 	BB0_7;

	shl.b32 	%r39, %r32, 1;
	setp.lt.s32	%p3, %r39, %r2;
	setp.lt.s32	%p4, %r31, %r6;
	and.pred  	%p5, %p3, %p4;
	mov.u32 	%r133, %r31;
	@!%p5 bra 	BB0_5;
	bra.uni 	BB0_4;

BB0_4:
	mov.u32 	%r8, %r133;
	add.s32 	%r40, %r8, %r5;
	add.s32 	%r45, %r39, %r29;
	mad.lo.s32 	%r46, %r40, %r18, %r45;
	mul.wide.s32 	%rd10, %r46, 2;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u32 	%r47, [%rd11];
	cvt.u16.u32	%rs1, %r47;
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs1;
	cvt.f32.f16 	%f49, %temp;
	}
	mad.lo.s32 	%r48, %r8, 65, %r39;
	mul.wide.s32 	%rd12, %r48, 4;
	add.s64 	%rd14, %rd5, %rd12;
	st.shared.f32 	[%rd14], %f49;
	shr.u32 	%r49, %r47, 16;
	cvt.u16.u32	%rs2, %r49;
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs2;
	cvt.f32.f16 	%f50, %temp;
	}
	st.shared.f32 	[%rd14+4], %f50;
	add.s32 	%r9, %r8, 8;
	setp.lt.s32	%p6, %r9, %r6;
	mov.u32 	%r133, %r9;
	@%p6 bra 	BB0_4;

BB0_5:
	setp.ge.s32	%p7, %r39, %r6;
	mov.u32 	%r134, %tid.y;
	setp.ge.s32	%p8, %r134, %r1;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB0_7;

BB0_6:
	add.s32 	%r55, %r134, %r25;
	add.s32 	%r59, %r5, %r39;
	mad.lo.s32 	%r60, %r55, %r19, %r59;
	mul.wide.s32 	%rd16, %r60, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.u16 	%rs3, [%rd17+2];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs3;
	cvt.f32.f16 	%f51, %temp;
	}
	mad.lo.s32 	%r61, %r134, 65, %r39;
	mul.wide.s32 	%rd18, %r61, 4;
	add.s64 	%rd20, %rd7, %rd18;
	st.shared.f32 	[%rd20], %f51;
	st.shared.f32 	[%rd20+4], %f51;
	add.s32 	%r134, %r134, 8;
	setp.lt.s32	%p10, %r134, %r1;
	@%p10 bra 	BB0_6;

BB0_7:
	bar.sync 	0;
	mul.lo.s32 	%r14, %r31, 65;
	mov.u32 	%r135, %r34;

BB0_8:
	mov.u32 	%r15, %r135;
	mad.lo.s32 	%r64, %r15, 65, %r32;
	mul.wide.s32 	%rd21, %r64, 4;
	add.s64 	%rd23, %rd5, %rd21;
	add.s32 	%r65, %r14, %r15;
	mul.wide.s32 	%rd24, %r65, 4;
	add.s64 	%rd26, %rd7, %rd24;
	ld.shared.f32 	%f52, [%rd26];
	ld.shared.f32 	%f53, [%rd23];
	fma.rn.f32 	%f54, %f53, %f52, %f85;
	ld.shared.f32 	%f55, [%rd26+2080];
	fma.rn.f32 	%f56, %f53, %f55, %f84;
	ld.shared.f32 	%f57, [%rd26+4160];
	fma.rn.f32 	%f58, %f53, %f57, %f83;
	ld.shared.f32 	%f59, [%rd26+6240];
	fma.rn.f32 	%f60, %f53, %f59, %f82;
	ld.shared.f32 	%f61, [%rd26+8320];
	fma.rn.f32 	%f62, %f53, %f61, %f81;
	ld.shared.f32 	%f63, [%rd26+10400];
	fma.rn.f32 	%f64, %f53, %f63, %f80;
	ld.shared.f32 	%f65, [%rd26+12480];
	fma.rn.f32 	%f66, %f53, %f65, %f79;
	ld.shared.f32 	%f67, [%rd26+14560];
	fma.rn.f32 	%f68, %f53, %f67, %f78;
	ld.shared.f32 	%f69, [%rd26+4];
	ld.shared.f32 	%f70, [%rd23+260];
	fma.rn.f32 	%f85, %f70, %f69, %f54;
	ld.shared.f32 	%f71, [%rd26+2084];
	fma.rn.f32 	%f84, %f70, %f71, %f56;
	ld.shared.f32 	%f72, [%rd26+4164];
	fma.rn.f32 	%f83, %f70, %f72, %f58;
	ld.shared.f32 	%f73, [%rd26+6244];
	fma.rn.f32 	%f82, %f70, %f73, %f60;
	ld.shared.f32 	%f74, [%rd26+8324];
	fma.rn.f32 	%f81, %f70, %f74, %f62;
	ld.shared.f32 	%f75, [%rd26+10404];
	fma.rn.f32 	%f80, %f70, %f75, %f64;
	ld.shared.f32 	%f76, [%rd26+12484];
	fma.rn.f32 	%f79, %f70, %f76, %f66;
	ld.shared.f32 	%f77, [%rd26+14564];
	fma.rn.f32 	%f78, %f70, %f77, %f68;
	add.s32 	%r16, %r15, 2;
	setp.ne.s32	%p11, %r16, 64;
	mov.u32 	%r135, %r16;
	@%p11 bra 	BB0_8;

	bar.sync 	0;
	setp.gt.s32	%p12, %r132, 0;
	@%p12 bra 	BB0_2;

BB0_10:
	setp.ge.s32	%p13, %r32, %r2;
	@%p13 bra 	BB0_27;

	add.s32 	%r17, %r32, %r29;
	setp.ge.s32	%p14, %r31, %r1;
	@%p14 bra 	BB0_13;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f85;
	mov.b16 	%rs4, %temp;
}
	add.s32 	%r74, %r31, %r25;
	mad.lo.s32 	%r75, %r74, %r20, %r17;
	cvta.to.global.u64 	%rd27, %rd3;
	mul.wide.s32 	%rd28, %r75, 2;
	add.s64 	%rd29, %rd27, %rd28;
	st.global.u16 	[%rd29], %rs4;

BB0_13:
	add.s32 	%r77, %r31, 8;
	setp.ge.s32	%p15, %r77, %r1;
	@%p15 bra 	BB0_15;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f84;
	mov.b16 	%rs5, %temp;
}
	add.s32 	%r81, %r31, %r25;
	add.s32 	%r82, %r81, 8;
	mad.lo.s32 	%r83, %r82, %r20, %r17;
	cvta.to.global.u64 	%rd30, %rd3;
	mul.wide.s32 	%rd31, %r83, 2;
	add.s64 	%rd32, %rd30, %rd31;
	st.global.u16 	[%rd32], %rs5;

BB0_15:
	add.s32 	%r85, %r31, 16;
	setp.ge.s32	%p16, %r85, %r1;
	@%p16 bra 	BB0_17;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f83;
	mov.b16 	%rs6, %temp;
}
	add.s32 	%r89, %r31, %r25;
	add.s32 	%r90, %r89, 16;
	mad.lo.s32 	%r91, %r90, %r20, %r17;
	cvta.to.global.u64 	%rd33, %rd3;
	mul.wide.s32 	%rd34, %r91, 2;
	add.s64 	%rd35, %rd33, %rd34;
	st.global.u16 	[%rd35], %rs6;

BB0_17:
	add.s32 	%r93, %r31, 24;
	setp.ge.s32	%p17, %r93, %r1;
	@%p17 bra 	BB0_19;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f82;
	mov.b16 	%rs7, %temp;
}
	add.s32 	%r97, %r31, %r25;
	add.s32 	%r98, %r97, 24;
	mad.lo.s32 	%r99, %r98, %r20, %r17;
	cvta.to.global.u64 	%rd36, %rd3;
	mul.wide.s32 	%rd37, %r99, 2;
	add.s64 	%rd38, %rd36, %rd37;
	st.global.u16 	[%rd38], %rs7;

BB0_19:
	add.s32 	%r101, %r31, 32;
	setp.ge.s32	%p18, %r101, %r1;
	@%p18 bra 	BB0_21;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f81;
	mov.b16 	%rs8, %temp;
}
	add.s32 	%r105, %r31, %r25;
	add.s32 	%r106, %r105, 32;
	mad.lo.s32 	%r107, %r106, %r20, %r17;
	cvta.to.global.u64 	%rd39, %rd3;
	mul.wide.s32 	%rd40, %r107, 2;
	add.s64 	%rd41, %rd39, %rd40;
	st.global.u16 	[%rd41], %rs8;

BB0_21:
	add.s32 	%r109, %r31, 40;
	setp.ge.s32	%p19, %r109, %r1;
	@%p19 bra 	BB0_23;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f80;
	mov.b16 	%rs9, %temp;
}
	add.s32 	%r113, %r31, %r25;
	add.s32 	%r114, %r113, 40;
	mad.lo.s32 	%r115, %r114, %r20, %r17;
	cvta.to.global.u64 	%rd42, %rd3;
	mul.wide.s32 	%rd43, %r115, 2;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.u16 	[%rd44], %rs9;

BB0_23:
	add.s32 	%r117, %r31, 48;
	setp.ge.s32	%p20, %r117, %r1;
	@%p20 bra 	BB0_25;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f79;
	mov.b16 	%rs10, %temp;
}
	add.s32 	%r121, %r31, %r25;
	add.s32 	%r122, %r121, 48;
	mad.lo.s32 	%r123, %r122, %r20, %r17;
	cvta.to.global.u64 	%rd45, %rd3;
	mul.wide.s32 	%rd46, %r123, 2;
	add.s64 	%rd47, %rd45, %rd46;
	st.global.u16 	[%rd47], %rs10;

BB0_25:
	add.s32 	%r125, %r31, 56;
	setp.ge.s32	%p21, %r125, %r1;
	@%p21 bra 	BB0_27;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f78;
	mov.b16 	%rs11, %temp;
}
	add.s32 	%r129, %r31, %r25;
	add.s32 	%r130, %r129, 56;
	mad.lo.s32 	%r131, %r130, %r20, %r17;
	cvta.to.global.u64 	%rd48, %rd3;
	mul.wide.s32 	%rd49, %r131, 2;
	add.s64 	%rd50, %rd48, %rd49;
	st.global.u16 	[%rd50], %rs11;

BB0_27:
	ret;
}


