--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y2.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y2.BX       net (fanout=2)        0.640   ftop/clkN210/unlock2
    SLICE_X62Y2.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.833ns logic, 0.640ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.554ns (0.572 - 0.018)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y3.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y2.G2       net (fanout=1)        0.366   ftop/clkN210/locked_d
    SLICE_X62Y2.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (1.267ns logic, 0.366ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.701ns (0.715 - 0.014)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y3.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y2.G2       net (fanout=1)        0.293   ftop/clkN210/locked_d
    SLICE_X62Y2.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (0.927ns logic, 0.293ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y2.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y2.BX       net (fanout=2)        0.512   ftop/clkN210/unlock2
    SLICE_X62Y2.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.579ns logic, 0.512ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y41.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y41.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y41.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 208177 paths analyzed, 5001 endpoints analyzed, 1384 failing endpoints
 1384 timing errors detected. (1374 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  12.936ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.813ns (Levels of Logic = 9)
  Clock Path Skew:      -0.123ns (0.568 - 0.691)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y132.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X94Y135.F4     net (fanout=4)        0.841   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
    SLICE_X95Y132.F2     net (fanout=1)        0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
    SLICE_X95Y132.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308136
    SLICE_X94Y132.F3     net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
    SLICE_X94Y132.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X89Y157.G1     net (fanout=16)       1.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X89Y157.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.F4     net (fanout=58)       0.236   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y170.G2     net (fanout=7)        0.650   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y170.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y168.F4     net (fanout=43)       1.156   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y168.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<19>_SW0
    SLICE_X92Y165.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X92Y165.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     12.813ns (6.311ns logic, 6.502ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.902ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.075 - 0.088)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxHdr_sV_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.G4    net (fanout=14)       0.385   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X103Y150.G1    net (fanout=3)        1.128   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/rxHdr_pos<2>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y145.G1    net (fanout=117)      2.316   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y145.CLK   Tgck                  0.601   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_D_IN<64>1
                                                       ftop/gbe0/rxHdr_sV_64
    -------------------------------------------------  ---------------------------
    Total                                     12.902ns (5.921ns logic, 6.981ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxDCPmt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.765ns (Levels of Logic = 17)
  Clock Path Skew:      -0.083ns (0.402 - 0.485)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxDCPmt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.G4    net (fanout=14)       0.417   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X113Y155.G2    net (fanout=35)       1.513   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X113Y155.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X112Y152.F4    net (fanout=11)       0.480   ftop/gbe0/N44
    SLICE_X112Y152.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X113Y152.CE    net (fanout=4)        1.072   ftop/gbe0/rxDCPmt_EN
    SLICE_X113Y152.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<1>
                                                       ftop/gbe0/rxDCPmt_1
    -------------------------------------------------  ---------------------------
    Total                                     12.765ns (6.131ns logic, 6.634ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxDCPmt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.765ns (Levels of Logic = 17)
  Clock Path Skew:      -0.083ns (0.402 - 0.485)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxDCPmt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.G4    net (fanout=14)       0.417   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X113Y155.G2    net (fanout=35)       1.513   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X113Y155.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X112Y152.F4    net (fanout=11)       0.480   ftop/gbe0/N44
    SLICE_X112Y152.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X113Y152.CE    net (fanout=4)        1.072   ftop/gbe0/rxDCPmt_EN
    SLICE_X113Y152.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<1>
                                                       ftop/gbe0/rxDCPmt_0
    -------------------------------------------------  ---------------------------
    Total                                     12.765ns (6.131ns logic, 6.634ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.728ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.568 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y131.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X94Y133.F1     net (fanout=4)        0.935   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X94Y133.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030893
    SLICE_X95Y132.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030893
    SLICE_X95Y132.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308136
    SLICE_X94Y132.F3     net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
    SLICE_X94Y132.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X89Y157.G1     net (fanout=16)       1.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X89Y157.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.F4     net (fanout=58)       0.236   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y170.G2     net (fanout=7)        0.650   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y170.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y168.F4     net (fanout=43)       1.156   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y168.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<19>_SW0
    SLICE_X92Y165.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X92Y165.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     12.728ns (6.311ns logic, 6.417ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.720ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.568 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y131.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X94Y133.F4     net (fanout=4)        0.999   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X94Y133.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030893
    SLICE_X95Y132.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030893
    SLICE_X95Y132.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308136
    SLICE_X94Y132.F3     net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
    SLICE_X94Y132.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X89Y157.G1     net (fanout=16)       1.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X89Y157.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.F4     net (fanout=58)       0.236   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y170.G2     net (fanout=7)        0.650   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y170.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y168.F4     net (fanout=43)       1.156   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y168.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<19>_SW0
    SLICE_X92Y165.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X92Y165.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     12.720ns (6.239ns logic, 6.481ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.660ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.568 - 0.629)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y128.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    SLICE_X94Y135.G4     net (fanout=6)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10298120
    SLICE_X94Y132.G1     net (fanout=1)        0.335   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10298120
    SLICE_X94Y132.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10298136
    SLICE_X94Y132.F4     net (fanout=5)        0.058   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1029
    SLICE_X94Y132.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X89Y157.G1     net (fanout=16)       1.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X89Y157.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.F4     net (fanout=58)       0.236   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y170.G2     net (fanout=7)        0.650   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y170.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y168.F4     net (fanout=43)       1.156   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y168.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<19>_SW0
    SLICE_X92Y165.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X92Y165.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     12.660ns (6.380ns logic, 6.280ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.588ns (Levels of Logic = 9)
  Clock Path Skew:      -0.127ns (0.568 - 0.695)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y132.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X94Y135.F2     net (fanout=4)        0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
    SLICE_X95Y132.F2     net (fanout=1)        0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
    SLICE_X95Y132.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308136
    SLICE_X94Y132.F3     net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
    SLICE_X94Y132.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X89Y157.G1     net (fanout=16)       1.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X89Y157.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.F4     net (fanout=58)       0.236   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y170.G2     net (fanout=7)        0.650   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y170.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y168.F4     net (fanout=43)       1.156   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y168.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<19>_SW0
    SLICE_X92Y165.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X92Y165.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     12.588ns (6.311ns logic, 6.277ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxDCPmt_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.588ns (Levels of Logic = 17)
  Clock Path Skew:      -0.118ns (0.367 - 0.485)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxDCPmt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.G4    net (fanout=14)       0.417   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X113Y155.G2    net (fanout=35)       1.513   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X113Y155.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X112Y152.F4    net (fanout=11)       0.480   ftop/gbe0/N44
    SLICE_X112Y152.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X108Y154.CE    net (fanout=4)        0.895   ftop/gbe0/rxDCPmt_EN
    SLICE_X108Y154.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_4
    -------------------------------------------------  ---------------------------
    Total                                     12.588ns (6.131ns logic, 6.457ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxDCPmt_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.588ns (Levels of Logic = 17)
  Clock Path Skew:      -0.118ns (0.367 - 0.485)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxDCPmt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.G4    net (fanout=14)       0.417   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X113Y155.G2    net (fanout=35)       1.513   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X113Y155.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X112Y152.F4    net (fanout=11)       0.480   ftop/gbe0/N44
    SLICE_X112Y152.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X108Y154.CE    net (fanout=4)        0.895   ftop/gbe0/rxDCPmt_EN
    SLICE_X108Y154.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<5>
                                                       ftop/gbe0/rxDCPmt_5
    -------------------------------------------------  ---------------------------
    Total                                     12.588ns (6.131ns logic, 6.457ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_80 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.689ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.075 - 0.088)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxHdr_sV_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.G4    net (fanout=14)       0.385   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X103Y150.G1    net (fanout=3)        1.128   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/rxHdr_pos<2>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X104Y144.G2    net (fanout=117)      2.033   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X104Y144.CLK   Tgck                  0.671   ftop/gbe0/rxHdr_sV<81>
                                                       ftop/gbe0/rxHdr_sV_D_IN<80>1
                                                       ftop/gbe0/rxHdr_sV_80
    -------------------------------------------------  ---------------------------
    Total                                     12.689ns (5.991ns logic, 6.698ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.689ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxHdr_sV_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.G4    net (fanout=14)       0.385   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X103Y150.G1    net (fanout=3)        1.128   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/rxHdr_pos<2>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X104Y145.G2    net (fanout=117)      2.033   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X104Y145.CLK   Tgck                  0.671   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_D_IN<66>1
                                                       ftop/gbe0/rxHdr_sV_66
    -------------------------------------------------  ---------------------------
    Total                                     12.689ns (5.991ns logic, 6.698ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.506ns (Levels of Logic = 9)
  Clock Path Skew:      -0.173ns (0.568 - 0.741)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y131.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X96Y132.G2     net (fanout=6)        0.657   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X96Y132.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1029853
    SLICE_X94Y132.G2     net (fanout=1)        0.352   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1029853
    SLICE_X94Y132.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10298136
    SLICE_X94Y132.F4     net (fanout=5)        0.058   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1029
    SLICE_X94Y132.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X89Y157.G1     net (fanout=16)       1.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X89Y157.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.F4     net (fanout=58)       0.236   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y170.G2     net (fanout=7)        0.650   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y170.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y168.F4     net (fanout=43)       1.156   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y168.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<19>_SW0
    SLICE_X92Y165.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X92Y165.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     12.506ns (6.380ns logic, 6.126ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.607ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.624 - 0.691)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y132.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X94Y135.F4     net (fanout=4)        0.841   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
    SLICE_X95Y132.F2     net (fanout=1)        0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
    SLICE_X95Y132.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308136
    SLICE_X94Y132.F3     net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
    SLICE_X94Y132.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X89Y157.G1     net (fanout=16)       1.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X89Y157.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.F4     net (fanout=58)       0.236   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y170.G2     net (fanout=7)        0.650   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y170.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X90Y167.F4     net (fanout=43)       1.169   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X90Y167.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<26>_SW0
    SLICE_X90Y163.SR     net (fanout=1)        0.704   ftop/gbe0/dcp_dcp_dcpRespF/N52
    SLICE_X90Y163.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     12.607ns (6.350ns logic, 6.257ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.530ns (Levels of Logic = 9)
  Clock Path Skew:      -0.141ns (0.550 - 0.691)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y132.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X94Y135.F4     net (fanout=4)        0.841   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
    SLICE_X95Y132.F2     net (fanout=1)        0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308120
    SLICE_X95Y132.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10308136
    SLICE_X94Y132.F3     net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1030
    SLICE_X94Y132.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y134.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X89Y157.G1     net (fanout=16)       1.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X89Y157.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.F4     net (fanout=58)       0.236   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y157.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y170.G2     net (fanout=7)        0.650   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y170.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X92Y168.F1     net (fanout=43)       1.249   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X92Y168.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<17>_SW0
    SLICE_X92Y160.SR     net (fanout=1)        0.547   ftop/gbe0/dcp_dcp_dcpRespF/N70
    SLICE_X92Y160.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     12.530ns (6.350ns logic, 6.180ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_71 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.623ns (Levels of Logic = 16)
  Clock Path Skew:      -0.035ns (0.412 - 0.447)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_71 to ftop/gbe0/rxHdr_sV_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y145.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_71
    SLICE_X103Y139.G2    net (fanout=3)        1.250   ftop/gbe0/rxHdr_sV<71>
    SLICE_X103Y139.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.G4    net (fanout=14)       0.385   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X103Y150.G1    net (fanout=3)        1.128   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/rxHdr_pos<2>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y145.G1    net (fanout=117)      2.316   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y145.CLK   Tgck                  0.601   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_D_IN<64>1
                                                       ftop/gbe0/rxHdr_sV_64
    -------------------------------------------------  ---------------------------
    Total                                     12.623ns (5.690ns logic, 6.933ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_81 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.638ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.075 - 0.088)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxHdr_sV_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.G4    net (fanout=14)       0.385   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X103Y150.G1    net (fanout=3)        1.128   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/rxHdr_pos<2>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X104Y144.F2    net (fanout=117)      1.997   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X104Y144.CLK   Tfck                  0.656   ftop/gbe0/rxHdr_sV<81>
                                                       ftop/gbe0/rxHdr_sV_D_IN<81>1
                                                       ftop/gbe0/rxHdr_sV_81
    -------------------------------------------------  ---------------------------
    Total                                     12.638ns (5.976ns logic, 6.662ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxDCPmt_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.543ns (Levels of Logic = 17)
  Clock Path Skew:      -0.105ns (0.380 - 0.485)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxDCPmt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.G4    net (fanout=14)       0.417   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X113Y155.G2    net (fanout=35)       1.513   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X113Y155.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X112Y152.F4    net (fanout=11)       0.480   ftop/gbe0/N44
    SLICE_X112Y152.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X111Y154.CE    net (fanout=4)        0.850   ftop/gbe0/rxDCPmt_EN
    SLICE_X111Y154.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<3>
                                                       ftop/gbe0/rxDCPmt_3
    -------------------------------------------------  ---------------------------
    Total                                     12.543ns (6.131ns logic, 6.412ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxDCPmt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.543ns (Levels of Logic = 17)
  Clock Path Skew:      -0.105ns (0.380 - 0.485)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxDCPmt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.G4    net (fanout=14)       0.417   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X108Y160.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X113Y155.G2    net (fanout=35)       1.513   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X113Y155.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X112Y152.F4    net (fanout=11)       0.480   ftop/gbe0/N44
    SLICE_X112Y152.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X111Y154.CE    net (fanout=4)        0.850   ftop/gbe0/rxDCPmt_EN
    SLICE_X111Y154.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<3>
                                                       ftop/gbe0/rxDCPmt_2
    -------------------------------------------------  ---------------------------
    Total                                     12.543ns (6.131ns logic, 6.412ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.638ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/rxHdr_sV_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y145.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y138.G3    net (fanout=3)        1.298   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y138.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<1>
    SLICE_X103Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<3>
    SLICE_X103Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<5>
    SLICE_X103Y141.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<7>
    SLICE_X103Y142.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<9>
    SLICE_X103Y143.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<11>
    SLICE_X103Y144.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<13>
    SLICE_X103Y145.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<15>
    SLICE_X103Y146.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<17>
    SLICE_X103Y147.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<19>
    SLICE_X103Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<21>
    SLICE_X103Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.F3    net (fanout=3)        1.207   ftop/gbe0/Mcompar_rxHdr_sV_78_BITS_111_TO_64_83_EQ_macAddress_10___d486_cy<23>
    SLICE_X102Y160.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
                                                       ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d4901
    SLICE_X105Y161.F1    net (fanout=2)        0.647   ftop/gbe0/rxHdr_sV_78_BIT_112_79_OR_NOT_rxHdr_sV_78_BITS_ETC___d490
    SLICE_X105Y161.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.G4    net (fanout=14)       0.385   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X103Y161.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X103Y150.G1    net (fanout=3)        1.128   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/rxHdr_pos<2>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X104Y145.F2    net (fanout=117)      1.997   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X104Y145.CLK   Tfck                  0.656   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_D_IN<67>1
                                                       ftop/gbe0/rxHdr_sV_67
    -------------------------------------------------  ---------------------------
    Total                                     12.638ns (5.976ns logic, 6.662ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 0)
  Clock Path Skew:      6.220ns (6.918 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y192.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X97Y194.BY     net (fanout=1)        0.270   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X97Y194.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (1.272ns logic, 0.270ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.649ns (Levels of Logic = 0)
  Clock Path Skew:      6.208ns (6.875 - 0.667)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y191.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X93Y199.BX     net (fanout=1)        0.437   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X93Y199.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (1.212ns logic, 0.437ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 0)
  Clock Path Skew:      6.211ns (6.918 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y188.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X96Y195.BX     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X96Y195.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (1.252ns logic, 0.456ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 0)
  Clock Path Skew:      6.208ns (6.918 - 0.710)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y190.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X97Y195.BY     net (fanout=1)        0.460   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X97Y195.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (1.272ns logic, 0.460ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.414ns (Levels of Logic = 0)
  Clock Path Skew:      6.211ns (6.918 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y189.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X96Y195.BY     net (fanout=1)        4.127   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X96Y195.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.414ns (1.287ns logic, 4.127ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.485ns (Levels of Logic = 0)
  Clock Path Skew:      6.220ns (6.918 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y193.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X97Y194.BX     net (fanout=1)        4.273   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X97Y194.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (1.212ns logic, 4.273ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.483ns (Levels of Logic = 0)
  Clock Path Skew:      6.208ns (6.918 - 0.710)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y191.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X97Y195.BX     net (fanout=1)        4.271   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X97Y195.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (1.212ns logic, 4.271ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 0)
  Clock Path Skew:      6.205ns (6.886 - 0.681)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y191.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X94Y200.BX     net (fanout=1)        4.235   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X94Y200.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (1.252ns logic, 4.235ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 0)
  Clock Path Skew:      6.207ns (6.886 - 0.679)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y188.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X94Y200.BY     net (fanout=1)        4.203   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X94Y200.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.287ns logic, 4.203ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.684ns (Levels of Logic = 0)
  Clock Path Skew:      6.204ns (6.875 - 0.671)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y192.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X93Y199.BY     net (fanout=1)        4.412   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X93Y199.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (1.272ns logic, 4.412ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (0.771 - 0.614)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y104.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    SLICE_X88Y102.BY     net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
    SLICE_X88Y102.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<30>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (0.771 - 0.614)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y104.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    SLICE_X88Y102.BY     net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
    SLICE_X88Y102.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<30>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.444 - 0.365)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y175.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X107Y172.BX    net (fanout=1)        0.297   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X107Y172.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_43 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.456 - 0.372)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_43 to ftop/gbe0/rxDCPMesg_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y141.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<43>
                                                       ftop/gbe0/rxDCPMesg_43
    SLICE_X111Y141.BX    net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<43>
    SLICE_X111Y141.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<51>
                                                       ftop/gbe0/rxDCPMesg_51
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (0.771 - 0.609)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y107.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40
    SLICE_X88Y103.BY     net (fanout=2)        0.518   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<40>
    SLICE_X88Y103.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<40>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.347ns logic, 0.518ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (0.771 - 0.609)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y107.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40
    SLICE_X88Y103.BY     net (fanout=2)        0.518   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<40>
    SLICE_X88Y103.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<40>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.348ns logic, 0.518ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem43.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.107 - 0.087)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem43.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y100.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    SLICE_X98Y103.G2     net (fanout=64)       0.329   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
    SLICE_X98Y103.CLK    Tah         (-Th)     0.001   ftop/gbe0/dcp_cpReqAF/_varindex0000<42>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem43.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (0.395ns logic, 0.329ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem43.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.107 - 0.087)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem43.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y100.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    SLICE_X98Y103.G2     net (fanout=64)       0.329   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
    SLICE_X98Y103.CLK    Tah         (-Th)     0.001   ftop/gbe0/dcp_cpReqAF/_varindex0000<42>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem43.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (0.395ns logic, 0.329ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.765 - 0.665)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y104.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<49>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49
    SLICE_X88Y100.BY     net (fanout=2)        0.521   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<49>
    SLICE_X88Y100.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<49>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.289ns logic, 0.521ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.765 - 0.665)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y104.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<49>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49
    SLICE_X88Y100.BY     net (fanout=2)        0.521   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<49>
    SLICE_X88Y100.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<49>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.290ns logic, 0.521ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_5/SR
  Location pin: SLICE_X80Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_5/SR
  Location pin: SLICE_X80Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X84Y120.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X84Y120.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X84Y120.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X84Y120.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X80Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X80Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X80Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X80Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X82Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X82Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X82Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X82Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.406ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.217ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y194.G2    net (fanout=3)        1.436   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X113Y194.F1    net (fanout=1)        0.125   ftop/gbe0/gmac/N20
    SLICE_X113Y194.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y152.G1    net (fanout=14)       3.281   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y152.CLK   Tgck                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_D_IN<2>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.217ns (2.375ns logic, 4.842ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.188ns (0.612 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y194.G2    net (fanout=3)        1.436   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X113Y194.F1    net (fanout=1)        0.125   ftop/gbe0/gmac/N20
    SLICE_X113Y194.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y148.G3    net (fanout=14)       3.200   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y148.CLK   Tgck                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_D_IN<0>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.136ns (2.375ns logic, 4.761ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.188ns (0.612 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y194.G2    net (fanout=3)        1.436   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X113Y194.F1    net (fanout=1)        0.125   ftop/gbe0/gmac/N20
    SLICE_X113Y194.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y148.F3    net (fanout=14)       3.177   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y148.CLK   Tfck                  0.602   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_D_IN<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (2.376ns logic, 4.738ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.177ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.402 - 0.462)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y183.G1    net (fanout=4)        1.056   ftop/gbe0/gmac/N31
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y180.G3    net (fanout=9)        0.624   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X108Y173.BY    net (fanout=1)        1.181   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X108Y173.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.177ns (2.860ns logic, 4.317ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.402 - 0.462)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y183.G1    net (fanout=4)        1.056   ftop/gbe0/gmac/N31
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y180.G3    net (fanout=9)        0.624   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X108Y173.BY    net (fanout=1)        1.181   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X108Y173.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.176ns (2.859ns logic, 4.317ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.962ns (Levels of Logic = 3)
  Clock Path Skew:      -0.170ns (0.611 - 0.781)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X112Y194.G1    net (fanout=6)        1.181   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X112Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X113Y194.F1    net (fanout=1)        0.125   ftop/gbe0/gmac/N20
    SLICE_X113Y194.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y152.G1    net (fanout=14)       3.281   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y152.CLK   Tgck                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_D_IN<2>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.962ns (2.375ns logic, 4.587ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.389 - 0.462)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y194.F2    net (fanout=4)        0.061   ftop/gbe0/gmac/N31
    SLICE_X112Y194.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y177.SR    net (fanout=17)       2.829   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y177.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.052ns (2.706ns logic, 4.346ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.387 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y194.G2    net (fanout=3)        1.436   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X113Y194.F1    net (fanout=1)        0.125   ftop/gbe0/gmac/N20
    SLICE_X113Y194.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y180.G3    net (fanout=14)       0.569   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y183.F1    net (fanout=2)        0.379   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y183.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X110Y193.CE    net (fanout=1)        1.377   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X110Y193.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.032ns (3.146ns logic, 3.886ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 5)
  Clock Path Skew:      -0.126ns (0.674 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y195.G1    net (fanout=3)        1.228   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y183.G1    net (fanout=4)        1.056   ftop/gbe0/gmac/N31
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y180.G3    net (fanout=9)        0.624   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X108Y173.BY    net (fanout=1)        1.181   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X108Y173.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (2.860ns logic, 4.110ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 5)
  Clock Path Skew:      -0.126ns (0.674 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y195.G1    net (fanout=3)        1.228   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y183.G1    net (fanout=4)        1.056   ftop/gbe0/gmac/N31
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y180.G3    net (fanout=9)        0.624   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X108Y173.BY    net (fanout=1)        1.181   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X108Y173.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (2.859ns logic, 4.110ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.868ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y194.G2    net (fanout=3)        1.436   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X113Y194.F1    net (fanout=1)        0.125   ftop/gbe0/gmac/N20
    SLICE_X113Y194.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y152.F3    net (fanout=14)       2.931   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y152.CLK   Tfck                  0.602   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_D_IN<3>1
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.868ns (2.376ns logic, 4.492ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.169ns (0.612 - 0.781)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X112Y194.G1    net (fanout=6)        1.181   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X112Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X113Y194.F1    net (fanout=1)        0.125   ftop/gbe0/gmac/N20
    SLICE_X113Y194.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y148.G3    net (fanout=14)       3.200   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y148.CLK   Tgck                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_D_IN<0>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (2.375ns logic, 4.506ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.141ns (0.642 - 0.783)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y193.G1    net (fanout=4)        0.742   ftop/gbe0/gmac/N31
    SLICE_X111Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y195.F1    net (fanout=34)       0.470   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y195.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y198.CE    net (fanout=18)       1.107   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y198.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (3.130ns logic, 3.775ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.141ns (0.642 - 0.783)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y193.G1    net (fanout=4)        0.742   ftop/gbe0/gmac/N31
    SLICE_X111Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y195.F1    net (fanout=34)       0.470   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y195.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y198.CE    net (fanout=18)       1.107   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y198.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (3.130ns logic, 3.775ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (0.636 - 0.783)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y193.G1    net (fanout=4)        0.742   ftop/gbe0/gmac/N31
    SLICE_X111Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y195.F1    net (fanout=34)       0.470   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y195.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y199.CE    net (fanout=18)       1.100   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y199.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (3.130ns logic, 3.768ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (0.636 - 0.783)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y193.G1    net (fanout=4)        0.742   ftop/gbe0/gmac/N31
    SLICE_X111Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y195.F1    net (fanout=34)       0.470   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y195.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y198.CE    net (fanout=18)       1.100   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y198.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (3.130ns logic, 3.768ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (0.636 - 0.783)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y193.G1    net (fanout=4)        0.742   ftop/gbe0/gmac/N31
    SLICE_X111Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y195.F1    net (fanout=34)       0.470   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y195.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y199.CE    net (fanout=18)       1.100   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y199.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (3.130ns logic, 3.768ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.859ns (Levels of Logic = 3)
  Clock Path Skew:      -0.169ns (0.612 - 0.781)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X112Y194.G1    net (fanout=6)        1.181   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X112Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X113Y194.F1    net (fanout=1)        0.125   ftop/gbe0/gmac/N20
    SLICE_X113Y194.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y148.F3    net (fanout=14)       3.177   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y148.CLK   Tfck                  0.602   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_D_IN<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (2.376ns logic, 4.483ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.649 - 0.783)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y193.G1    net (fanout=4)        0.742   ftop/gbe0/gmac/N31
    SLICE_X111Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y195.F1    net (fanout=34)       0.470   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y195.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y197.CE    net (fanout=18)       1.081   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (3.130ns logic, 3.749ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.649 - 0.783)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y195.G4    net (fanout=20)       1.435   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y195.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X112Y195.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y193.G1    net (fanout=4)        0.742   ftop/gbe0/gmac/N31
    SLICE_X111Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y195.F1    net (fanout=34)       0.470   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y195.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y197.CE    net (fanout=18)       1.081   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (3.130ns logic, 3.749ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.016 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y184.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X109Y186.BX    net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X109Y186.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.479ns logic, 0.284ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.438 - 0.378)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/rxRS_rxPipe_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y186.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    SLICE_X108Y189.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<3>
    SLICE_X108Y189.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.434 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y184.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X111Y182.BX    net (fanout=2)        0.370   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X111Y182.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.458ns logic, 0.370ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.442 - 0.386)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y190.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X108Y191.BX    net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X108Y191.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.498ns logic, 0.328ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.452 - 0.387)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y192.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X108Y193.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X108Y193.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.035 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y195.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X108Y192.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X108Y192.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.030 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y192.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X110Y192.BX    net (fanout=2)        0.317   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X110Y192.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.498ns logic, 0.317ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X108Y179.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X108Y179.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.498ns logic, 0.319ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.405 - 0.376)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y191.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X106Y191.BX    net (fanout=2)        0.324   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X106Y191.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.519ns logic, 0.324ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.016 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y188.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X108Y186.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X108Y186.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y179.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X107Y178.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X107Y178.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.479ns logic, 0.346ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y185.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X111Y185.BX    net (fanout=4)        0.347   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X111Y185.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.479ns logic, 0.347ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.763 - 0.660)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y192.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X108Y190.BX    net (fanout=2)        0.414   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X108Y190.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.519ns logic, 0.414ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.434 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y184.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X111Y182.BY    net (fanout=2)        0.359   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X111Y182.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.541ns logic, 0.359ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.442 - 0.386)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y190.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X108Y191.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X108Y191.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.556ns logic, 0.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.035 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y179.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X110Y179.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X110Y179.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.016 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y181.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X108Y180.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X108Y180.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.016 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y184.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X109Y186.BY    net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X109Y186.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.599ns logic, 0.284ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 0)
  Clock Path Skew:      0.115ns (0.773 - 0.658)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y191.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X109Y195.BX    net (fanout=2)        0.509   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X109Y195.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.479ns logic, 0.509ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.890ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.452 - 0.387)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y192.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X108Y193.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X108Y193.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y187.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y187.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y187.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y187.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X108Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X108Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2534751 paths analyzed, 40983 endpoints analyzed, 1661 failing endpoints
 1661 timing errors detected. (1661 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.661ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.632ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.633 - 0.662)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.YQ      Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X76Y64.F3      net (fanout=6)        1.003   ftop/cp/cpReq<26>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X62Y103.G2     net (fanout=10)       1.153   ftop/cp/cpRespF/d0h1_1
    SLICE_X62Y103.Y      Tilo                  0.616   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X62Y103.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X62Y103.CLK    Tfck                  0.656   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     16.632ns (6.877ns logic, 9.755ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.611ns (Levels of Logic = 12)
  Clock Path Skew:      -0.014ns (0.633 - 0.647)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X76Y64.F4      net (fanout=10)       0.910   ftop/cp/cpReq<24>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X62Y103.G2     net (fanout=10)       1.153   ftop/cp/cpRespF/d0h1_1
    SLICE_X62Y103.Y      Tilo                  0.616   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X62Y103.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X62Y103.CLK    Tfck                  0.656   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     16.611ns (6.949ns logic, 9.662ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.586ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.633 - 0.662)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y64.G4      net (fanout=12)       1.412   ftop/cp/cpReq<22>
    SLICE_X72Y64.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X72Y64.F4      net (fanout=5)        0.073   ftop/cp/N729
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X62Y103.G2     net (fanout=10)       1.153   ftop/cp/cpRespF/d0h1_1
    SLICE_X62Y103.Y      Tilo                  0.616   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X62Y103.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X62Y103.CLK    Tfck                  0.656   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     16.586ns (6.964ns logic, 9.622ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.387ns (Levels of Logic = 12)
  Clock Path Skew:      -0.026ns (0.636 - 0.662)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.YQ      Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X76Y64.F3      net (fanout=6)        1.003   ftop/cp/cpReq<26>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X64Y102.G4     net (fanout=10)       0.894   ftop/cp/cpRespF/d0h1_1
    SLICE_X64Y102.Y      Tilo                  0.616   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X64Y102.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X64Y102.CLK    Tfck                  0.656   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     16.387ns (6.877ns logic, 9.510ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.383ns (Levels of Logic = 12)
  Clock Path Skew:      -0.014ns (0.633 - 0.647)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y64.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X76Y64.F2      net (fanout=4)        0.783   ftop/cp/cpReq<27>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X62Y103.G2     net (fanout=10)       1.153   ftop/cp/cpRespF/d0h1_1
    SLICE_X62Y103.Y      Tilo                  0.616   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X62Y103.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X62Y103.CLK    Tfck                  0.656   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     16.383ns (6.848ns logic, 9.535ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.366ns (Levels of Logic = 12)
  Clock Path Skew:      -0.011ns (0.636 - 0.647)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X76Y64.F4      net (fanout=10)       0.910   ftop/cp/cpReq<24>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X64Y102.G4     net (fanout=10)       0.894   ftop/cp/cpRespF/d0h1_1
    SLICE_X64Y102.Y      Tilo                  0.616   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X64Y102.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X64Y102.CLK    Tfck                  0.656   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     16.366ns (6.949ns logic, 9.417ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.341ns (Levels of Logic = 12)
  Clock Path Skew:      -0.026ns (0.636 - 0.662)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y64.G4      net (fanout=12)       1.412   ftop/cp/cpReq<22>
    SLICE_X72Y64.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X72Y64.F4      net (fanout=5)        0.073   ftop/cp/N729
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X64Y102.G4     net (fanout=10)       0.894   ftop/cp/cpRespF/d0h1_1
    SLICE_X64Y102.Y      Tilo                  0.616   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X64Y102.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X64Y102.CLK    Tfck                  0.656   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     16.341ns (6.964ns logic, 9.377ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.310ns (Levels of Logic = 13)
  Clock Path Skew:      -0.029ns (0.633 - 0.662)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.YQ      Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X76Y64.F3      net (fanout=6)        1.003   ftop/cp/cpReq<26>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y49.G1      net (fanout=14)       1.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y49.Y       Tilo                  0.616   ftop/cp/wci_respF_ENQ4
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X73Y63.G4      net (fanout=4)        0.615   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X73Y63.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X62Y103.G2     net (fanout=10)       1.153   ftop/cp/cpRespF/d0h1_1
    SLICE_X62Y103.Y      Tilo                  0.616   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X62Y103.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X62Y103.CLK    Tfck                  0.656   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     16.310ns (7.022ns logic, 9.288ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.274ns (Levels of Logic = 12)
  Clock Path Skew:      -0.051ns (0.779 - 0.830)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.YQ      Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X76Y64.F3      net (fanout=6)        1.003   ftop/cp/cpReq<26>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X60Y108.G3     net (fanout=10)       0.781   ftop/cp/cpRespF/d0h1_1
    SLICE_X60Y108.Y      Tilo                  0.616   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X60Y108.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X60Y108.CLK    Tfck                  0.656   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.274ns (6.877ns logic, 9.397ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.289ns (Levels of Logic = 13)
  Clock Path Skew:      -0.014ns (0.633 - 0.647)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X76Y64.F4      net (fanout=10)       0.910   ftop/cp/cpReq<24>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y49.G1      net (fanout=14)       1.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y49.Y       Tilo                  0.616   ftop/cp/wci_respF_ENQ4
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X73Y63.G4      net (fanout=4)        0.615   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X73Y63.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X62Y103.G2     net (fanout=10)       1.153   ftop/cp/cpRespF/d0h1_1
    SLICE_X62Y103.Y      Tilo                  0.616   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X62Y103.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X62Y103.CLK    Tfck                  0.656   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     16.289ns (7.094ns logic, 9.195ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.264ns (Levels of Logic = 13)
  Clock Path Skew:      -0.029ns (0.633 - 0.662)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y64.G4      net (fanout=12)       1.412   ftop/cp/cpReq<22>
    SLICE_X72Y64.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X72Y64.F4      net (fanout=5)        0.073   ftop/cp/N729
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y49.G1      net (fanout=14)       1.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y49.Y       Tilo                  0.616   ftop/cp/wci_respF_ENQ4
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X73Y63.G4      net (fanout=4)        0.615   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X73Y63.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X62Y103.G2     net (fanout=10)       1.153   ftop/cp/cpRespF/d0h1_1
    SLICE_X62Y103.Y      Tilo                  0.616   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X62Y103.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X62Y103.CLK    Tfck                  0.656   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     16.264ns (7.109ns logic, 9.155ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.253ns (Levels of Logic = 12)
  Clock Path Skew:      -0.036ns (0.779 - 0.815)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X76Y64.F4      net (fanout=10)       0.910   ftop/cp/cpReq<24>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X60Y108.G3     net (fanout=10)       0.781   ftop/cp/cpRespF/d0h1_1
    SLICE_X60Y108.Y      Tilo                  0.616   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X60Y108.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X60Y108.CLK    Tfck                  0.656   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.253ns (6.949ns logic, 9.304ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.228ns (Levels of Logic = 12)
  Clock Path Skew:      -0.051ns (0.779 - 0.830)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y64.G4      net (fanout=12)       1.412   ftop/cp/cpReq<22>
    SLICE_X72Y64.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X72Y64.F4      net (fanout=5)        0.073   ftop/cp/N729
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X60Y108.G3     net (fanout=10)       0.781   ftop/cp/cpRespF/d0h1_1
    SLICE_X60Y108.Y      Tilo                  0.616   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X60Y108.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X60Y108.CLK    Tfck                  0.656   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.228ns (6.964ns logic, 9.264ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.226ns (Levels of Logic = 12)
  Clock Path Skew:      -0.037ns (0.793 - 0.830)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.YQ      Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X76Y64.F3      net (fanout=6)        1.003   ftop/cp/cpReq<26>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X65Y108.G3     net (fanout=9)        1.138   ftop/cp/cpRespF_ENQ
    SLICE_X65Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1_1
    SLICE_X64Y110.G1     net (fanout=10)       0.809   ftop/cp/cpRespF/d0h1
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X64Y110.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<3>_SW0/O
    SLICE_X64Y110.CLK    Tfck                  0.656   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3_rstpot
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     16.226ns (6.822ns logic, 9.404ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.203ns (Levels of Logic = 12)
  Clock Path Skew:      -0.051ns (0.779 - 0.830)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.YQ      Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X76Y64.F3      net (fanout=6)        1.003   ftop/cp/cpReq<26>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X61Y108.G2     net (fanout=10)       0.833   ftop/cp/cpRespF/d0h1_1
    SLICE_X61Y108.Y      Tilo                  0.561   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X61Y108.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X61Y108.CLK    Tfck                  0.602   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     16.203ns (6.768ns logic, 9.435ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.205ns (Levels of Logic = 12)
  Clock Path Skew:      -0.022ns (0.793 - 0.815)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X76Y64.F4      net (fanout=10)       0.910   ftop/cp/cpReq<24>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X65Y108.G3     net (fanout=9)        1.138   ftop/cp/cpRespF_ENQ
    SLICE_X65Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1_1
    SLICE_X64Y110.G1     net (fanout=10)       0.809   ftop/cp/cpRespF/d0h1
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X64Y110.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<3>_SW0/O
    SLICE_X64Y110.CLK    Tfck                  0.656   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3_rstpot
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     16.205ns (6.894ns logic, 9.311ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.182ns (Levels of Logic = 12)
  Clock Path Skew:      -0.036ns (0.779 - 0.815)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X76Y64.F4      net (fanout=10)       0.910   ftop/cp/cpReq<24>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X61Y108.G2     net (fanout=10)       0.833   ftop/cp/cpRespF/d0h1_1
    SLICE_X61Y108.Y      Tilo                  0.561   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X61Y108.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X61Y108.CLK    Tfck                  0.602   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     16.182ns (6.840ns logic, 9.342ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.180ns (Levels of Logic = 12)
  Clock Path Skew:      -0.037ns (0.793 - 0.830)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y64.G4      net (fanout=12)       1.412   ftop/cp/cpReq<22>
    SLICE_X72Y64.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X72Y64.F4      net (fanout=5)        0.073   ftop/cp/N729
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X65Y108.G3     net (fanout=9)        1.138   ftop/cp/cpRespF_ENQ
    SLICE_X65Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1_1
    SLICE_X64Y110.G1     net (fanout=10)       0.809   ftop/cp/cpRespF/d0h1
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X64Y110.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<3>_SW0/O
    SLICE_X64Y110.CLK    Tfck                  0.656   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3_rstpot
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     16.180ns (6.909ns logic, 9.271ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.157ns (Levels of Logic = 12)
  Clock Path Skew:      -0.051ns (0.779 - 0.830)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y64.G4      net (fanout=12)       1.412   ftop/cp/cpReq<22>
    SLICE_X72Y64.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X72Y64.F4      net (fanout=5)        0.073   ftop/cp/N729
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X61Y108.G2     net (fanout=10)       0.833   ftop/cp/cpRespF/d0h1_1
    SLICE_X61Y108.Y      Tilo                  0.561   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X61Y108.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X61Y108.CLK    Tfck                  0.602   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     16.157ns (6.855ns logic, 9.302ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.092ns (Levels of Logic = 12)
  Clock Path Skew:      -0.088ns (0.742 - 0.830)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.YQ      Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X76Y64.F3      net (fanout=6)        1.003   ftop/cp/cpReq<26>
    SLICE_X76Y64.X       Tilo                  0.601   ftop/cp/N730
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW1
    SLICE_X72Y64.F1      net (fanout=1)        0.615   ftop/cp/N730
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X74Y62.G1      net (fanout=15)       0.758   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X74Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y52.F3      net (fanout=14)       1.476   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y52.X       Tilo                  0.601   ftop/cp/N144
                                                       ftop/cp/wrkAct_EN22
    SLICE_X73Y64.G1      net (fanout=11)       1.205   ftop/cp/N144
    SLICE_X73Y64.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y67.XB      Tcinxb                0.216   ftop/cp/N251
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X67Y91.G3      net (fanout=12)       2.365   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X67Y91.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y106.G4     net (fanout=9)        1.159   ftop/cp/cpRespF_ENQ
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X62Y106.F4     net (fanout=10)       0.125   ftop/cp/cpRespF/d0h1_1
    SLICE_X62Y106.X      Tilo                  0.601   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X66Y109.F3     net (fanout=1)        0.524   ftop/cp/cpRespF/N20
    SLICE_X66Y109.CLK    Tfck                  0.656   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36_rstpot
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     16.092ns (6.862ns logic, 9.230ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.156ns (1.044 - 0.888)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y37.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X50Y36.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X50Y36.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.156ns (1.044 - 0.888)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y37.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X50Y36.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X50Y36.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.519 - 0.443)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y34.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X62Y35.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X62Y35.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.519 - 0.443)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y34.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X62Y35.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X62Y35.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_13 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.556 - 0.448)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_13 to ftop/edp0/wci_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y126.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_13
    SLICE_X40Y128.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<13>
    SLICE_X40Y128.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<13>
                                                       ftop/edp0/wci_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.287ns logic, 0.330ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_13 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.556 - 0.448)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_13 to ftop/edp0/wci_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y126.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_13
    SLICE_X40Y128.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<13>
    SLICE_X40Y128.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<13>
                                                       ftop/edp0/wci_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.288ns logic, 0.330ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.794 - 0.678)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y135.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X70Y136.BY     net (fanout=2)        0.337   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X70Y136.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.289ns logic, 0.337ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.794 - 0.678)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y135.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X70Y136.BY     net (fanout=2)        0.337   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X70Y136.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.290ns logic, 0.337ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.446 - 0.368)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y27.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X66Y26.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X66Y26.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.446 - 0.368)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y27.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X66Y26.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X66Y26.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.527 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y37.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_15
    SLICE_X60Y37.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X60Y37.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.527 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y37.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_15
    SLICE_X60Y37.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X60Y37.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_23 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.554 - 0.467)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_23 to ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y135.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_23
    SLICE_X68Y135.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<23>
    SLICE_X68Y135.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_23 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.554 - 0.467)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_23 to ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y135.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_23
    SLICE_X68Y135.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<23>
    SLICE_X68Y135.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.493 - 0.400)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y30.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_25
    SLICE_X70Y30.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X70Y30.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.493 - 0.400)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y30.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_25
    SLICE_X70Y30.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X70Y30.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_6 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.551 - 0.462)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_6 to ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<8>
                                                       ftop/cp/wci_reqF_q_0_6
    SLICE_X52Y35.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<6>
    SLICE_X52Y35.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_6 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.551 - 0.462)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_6 to ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<8>
                                                       ftop/cp/wci_reqF_q_0_6
    SLICE_X52Y35.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<6>
    SLICE_X52Y35.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.444 - 0.356)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y31.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_13
    SLICE_X104Y30.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X104Y30.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.444 - 0.356)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y31.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_13
    SLICE_X104Y30.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X104Y30.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_105/SR
  Location pin: SLICE_X10Y42.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_105/SR
  Location pin: SLICE_X10Y42.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_104/SR
  Location pin: SLICE_X10Y42.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_104/SR
  Location pin: SLICE_X10Y42.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_115/SR
  Location pin: SLICE_X14Y47.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_115/SR
  Location pin: SLICE_X14Y47.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_114/SR
  Location pin: SLICE_X14Y47.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_114/SR
  Location pin: SLICE_X14Y47.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Location pin: SLICE_X6Y35.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Location pin: SLICE_X6Y35.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<119>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_119/SR
  Location pin: SLICE_X14Y61.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<119>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_119/SR
  Location pin: SLICE_X14Y61.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<119>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_118/SR
  Location pin: SLICE_X14Y61.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<119>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_118/SR
  Location pin: SLICE_X14Y61.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X82Y1.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X82Y1.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X82Y1.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X82Y1.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X82Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X82Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     16.661ns|            0|         1661|            2|      2534751|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     16.661ns|          N/A|         1661|            0|      2534751|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.406|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   12.936|         |    3.421|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.661|         |         |         |
sys0_clkp      |   16.661|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.661|         |         |         |
sys0_clkp      |   16.661|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3045  Score: 3937411  (Setup/Max: 3914983, Hold: 22428)

Constraints cover 2745452 paths, 0 nets, and 82672 connections

Design statistics:
   Minimum period:  16.661ns{1}   (Maximum frequency:  60.020MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 31 10:46:19 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



