Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne24.ecn.purdue.edu, pid 6082
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/ns_m_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/ns_m_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a827c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8287748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a828f748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8299748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a82a1748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a822b748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8234748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a823d748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8246748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a824e748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8258748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8261748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81eb748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81f3748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81fd748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8205748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a820e748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8217748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8220748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81aa748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81b2748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81bc748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81c4748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81ce748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81d6748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81e1748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a816a748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8173748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a817c748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8184748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a818f748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8197748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a81a1748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8129748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8132748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a813b748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8144748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a814d748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8156748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8160748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80e8748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80f1748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80fb748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8104748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a810e748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8117748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8120748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80a9748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80b2748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80bb748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80c3748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80cc748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80d5748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80df748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8069748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8072748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a807b748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8084748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a808d748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8095748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a809f748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a80a7748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8030748>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f15a8039748>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a8042438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a8042e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a804b908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a8055390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a8055dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a805e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a80672e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a8067d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7ff07b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7ff8240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7ff8c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a8001710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a800a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a800abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a8013668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a801d0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a801db38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a80265c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fae048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7faea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fb7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fb7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fc09e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fc9470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fc9eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fd2940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fdb3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fdbe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fe5898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f6e320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f6ed30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f777b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f80240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f80c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f89710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f92198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f92be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f99668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fa40f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7fa4b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f2d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f37048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f37a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f40518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f40f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f489e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f51470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f51eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f5a940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f633c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f63e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7eec898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7ef4320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7ef4d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7efe7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f07278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f07cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f0f748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a8fc60f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a8fc6ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7f1f630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7ea90b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7ea9b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f15a7eb1588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7eb1eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7eb9128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7eb9358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7eb9588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7eb97b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7eb99e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7eb9c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7eb9e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7ec60b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7ec62e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7ec6518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7ec6748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7ec6978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7ec6ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7ec6dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f15a7ed1048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f15a7e78f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f15a7e81588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40063561366500 because a thread reached the max instruction count
