
---------- Begin Simulation Statistics ----------
final_tick                                87540924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51262                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878012                       # Number of bytes of host memory used
host_op_rate                                    97505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1950.77                       # Real time elapsed on the host
host_tick_rate                               44875033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087541                       # Number of seconds simulated
sim_ticks                                 87540924500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 116555455                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 71722288                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.750819                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.750819                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5313859                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3802793                       # number of floating regfile writes
system.cpu.idleCycles                        14117334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2731346                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24807855                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.427412                       # Inst execution rate
system.cpu.iew.exec_refs                     56324485                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21765467                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11457770                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37902748                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              19023                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            207555                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             24260417                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           274635678                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34559018                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4085663                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             249913850                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  58331                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4394067                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2441387                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4468460                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          47106                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1948105                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         783241                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 269162898                       # num instructions consuming a value
system.cpu.iew.wb_count                     246234737                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645307                       # average fanout of values written-back
system.cpu.iew.wb_producers                 173692746                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.406398                       # insts written-back per cycle
system.cpu.iew.wb_sent                      248533746                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                357293850                       # number of integer regfile reads
system.cpu.int_regfile_writes               193540667                       # number of integer regfile writes
system.cpu.ipc                               0.571161                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.571161                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5093614      2.01%      2.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190193478     74.88%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               176611      0.07%     76.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26853      0.01%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              135924      0.05%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17969      0.01%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               196103      0.08%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   42      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                89080      0.04%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              377971      0.15%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4396      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             161      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1058      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              96      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            235      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32405665     12.76%     90.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18440635      7.26%     97.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3021063      1.19%     98.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3818379      1.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              253999513                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8640204                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16440651                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7598579                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13688806                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4169408                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016415                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2571158     61.67%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     14      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7982      0.19%     61.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    565      0.01%     61.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   485      0.01%     61.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     61.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   73      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 257743      6.18%     68.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                486179     11.66%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            713079     17.10%     96.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           132116      3.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              244435103                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          657079847                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    238636158                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         345417838                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  274567167                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 253999513                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               68511                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        84426173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            387548                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          41567                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     87001894                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     160964516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577985                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.225791                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            90406841     56.17%     56.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12979822      8.06%     64.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12324694      7.66%     71.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11416277      7.09%     78.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10840701      6.73%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8490465      5.27%     90.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7617832      4.73%     95.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4503721      2.80%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2384163      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       160964516                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.450747                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2028169                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2604062                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             37902748                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24260417                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               113822471                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        175081850                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1466247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       246910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        502003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12824                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4355312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8715014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2160                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                33423647                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25147547                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2717029                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15013745                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12714141                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             84.683342                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1850930                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3463                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2085990                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             565952                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1520038                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       364869                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        82067131                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2283044                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    148940946                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.277080                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.274561                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        95077957     63.84%     63.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15429876     10.36%     74.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7788362      5.23%     79.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11145940      7.48%     86.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4527638      3.04%     89.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2348498      1.58%     91.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1807878      1.21%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1453621      0.98%     93.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9361176      6.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    148940946                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9361176                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44951844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44951844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45611044                       # number of overall hits
system.cpu.dcache.overall_hits::total        45611044                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1389250                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1389250                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1404395                       # number of overall misses
system.cpu.dcache.overall_misses::total       1404395                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32111609469                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32111609469                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32111609469                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32111609469                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46341094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46341094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47015439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47015439                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029979                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029979                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029871                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029871                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23114.349087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23114.349087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22865.083875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22865.083875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       105782                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          538                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4699                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.511598                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.833333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       644957                       # number of writebacks
system.cpu.dcache.writebacks::total            644957                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       415114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       415114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       415114                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       415114                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       974136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       974136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       984163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       984163                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21998061472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21998061472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22269885472                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22269885472                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021021                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021021                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020933                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22582.125568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22582.125568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22628.249052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22628.249052                       # average overall mshr miss latency
system.cpu.dcache.replacements                 981670                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30079218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30079218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1157295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1157295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22507322000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22507322000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31236513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31236513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19448.215019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19448.215019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       404944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       404944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       752351                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       752351                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12788569000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12788569000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16998.141825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16998.141825                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14872626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14872626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       231955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       231955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9604287469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9604287469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015357                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015357                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41405.822116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41405.822116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10170                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10170                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       221785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       221785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9209492472                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9209492472                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41524.415411                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41524.415411                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       659200                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        659200                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15145                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15145                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       674345                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       674345                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022459                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022459                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10027                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10027                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    271824000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    271824000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014869                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014869                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27109.205146                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27109.205146                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.807578                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46597063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            982182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.442392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.807578                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          95013060                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         95013060                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 81783093                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              30890561                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  43422166                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2427309                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2441387                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12494894                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                448228                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              294561034                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1948321                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34570422                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21770191                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        242367                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         58121                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           86908425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      162014881                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    33423647                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           15131023                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      71100601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5763606                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        248                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 8145                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         63441                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1826                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  25425348                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1514143                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          160964516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.936311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.154896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                110810702     68.84%     68.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2314445      1.44%     70.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3300764      2.05%     72.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3301055      2.05%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3854542      2.39%     76.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3995741      2.48%     79.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3308552      2.06%     81.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3019653      1.88%     83.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 27059062     16.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            160964516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190903                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.925367                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     21805286                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21805286                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21805286                       # number of overall hits
system.cpu.icache.overall_hits::total        21805286                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3620043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3620043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3620043                       # number of overall misses
system.cpu.icache.overall_misses::total       3620043                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  52553978930                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52553978930                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  52553978930                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52553978930                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25425329                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25425329                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25425329                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25425329                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142379                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.142379                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142379                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.142379                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14517.501292                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14517.501292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14517.501292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14517.501292                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        29204                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1658                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.613993                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3373424                       # number of writebacks
system.cpu.icache.writebacks::total           3373424                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       244286                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       244286                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       244286                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       244286                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3375757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3375757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3375757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3375757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  46648065447                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  46648065447                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  46648065447                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  46648065447                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.132771                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.132771                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.132771                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.132771                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13818.549572                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13818.549572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13818.549572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13818.549572                       # average overall mshr miss latency
system.cpu.icache.replacements                3373424                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21805286                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21805286                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3620043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3620043                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  52553978930                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52553978930                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25425329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25425329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142379                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.142379                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14517.501292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14517.501292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       244286                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       244286                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3375757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3375757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  46648065447                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  46648065447                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.132771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.132771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13818.549572                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13818.549572                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.631566                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25181042                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3375756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.459379                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.631566                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54226414                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54226414                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    25439546                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        351959                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2478551                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                13118080                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                18447                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               47106                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9157586                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84599                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  87540924500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2441387                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 83536992                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                18325256                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9796                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  43788674                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12862411                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              286977810                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                151352                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1352165                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 208434                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10907550                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           312131697                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   705395801                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                423101071                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5779998                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 99552961                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     219                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 194                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8487417                       # count of insts added to the skid buffer
system.cpu.rob.reads                        410316627                       # The number of ROB reads
system.cpu.rob.writes                       556634275                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3283162                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               817577                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4100739                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3283162                       # number of overall hits
system.l2.overall_hits::.cpu.data              817577                       # number of overall hits
system.l2.overall_hits::total                 4100739                       # number of overall hits
system.l2.demand_misses::.cpu.inst              90493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164605                       # number of demand (read+write) misses
system.l2.demand_misses::total                 255098                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             90493                       # number of overall misses
system.l2.overall_misses::.cpu.data            164605                       # number of overall misses
system.l2.overall_misses::total                255098                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6810043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12074436500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18884480000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6810043500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12074436500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18884480000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3373655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           982182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4355837                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3373655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          982182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4355837                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.026823                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.167591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058565                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.026823                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.167591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058565                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75254.920270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73354.008080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74028.334209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75254.920270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73354.008080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74028.334209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127355                       # number of writebacks
system.l2.writebacks::total                    127355                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         90493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            255097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        90493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           255097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5887914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10395366000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16283280000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5887914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10395366000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16283280000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.026823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.167590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058564                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.026823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.167590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058564                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65064.855845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63153.787271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63831.718915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65064.855845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63153.787271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63831.718915                       # average overall mshr miss latency
system.l2.replacements                         248197                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       644957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           644957                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       644957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       644957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3372280                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3372280                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3372280                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3372280                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          430                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           430                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1972                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1972                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1981                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1981                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.004543                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004543                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       115500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       115500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.004543                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004543                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 12833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12833.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            110592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110592                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109487                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109487                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7681226000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7681226000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        220079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.497490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70156.511732                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70156.511732                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6562159000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6562159000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.497490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59935.508325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59935.508325                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3283162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3283162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        90493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            90493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6810043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6810043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3373655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3373655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.026823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75254.920270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75254.920270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        90493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5887914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5887914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.026823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65064.855845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65064.855845                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        706985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            706985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4393210500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4393210500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       762103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        762103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79705.549911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79705.549911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3833207000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3833207000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69546.727870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69546.727870                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8167.705230                       # Cycle average of tags in use
system.l2.tags.total_refs                     8710959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    256389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.975557                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     189.011031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3637.965250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4340.728949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.444088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.529874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1396                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2370                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  69947581                       # Number of tag accesses
system.l2.tags.data_accesses                 69947581                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     90493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    164132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001189186750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7631                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7631                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              648749                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127355                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255097                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127355                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    472                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127355                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  222982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.365221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.010234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.027102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7627     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7631                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.684969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.656809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.984990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5064     66.36%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      1.39%     67.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2278     29.85%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.21%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7631                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   30208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16326208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8150720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    186.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   87540509000                       # Total gap between requests
system.mem_ctrls.avgGap                     228892.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5791552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10504448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8148672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 66158222.946343220770                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 119994711.730511814356                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 93084143.748104915023                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        90493                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       164604                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127355                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2901585750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4967839250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2095465970250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32064.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30180.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16453739.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5791552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10534656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16326208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5791552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5791552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8150720                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8150720                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        90493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       164604                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         255097                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127355                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127355                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     66158223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    120339785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        186498008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     66158223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     66158223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     93107539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        93107539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     93107539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     66158223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    120339785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       279605546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               254625                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127323                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16683                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8541                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3095206250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1273125000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7869425000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12155.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30905.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              173752                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73006                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       135190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.817161                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.865059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.054227                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70941     52.48%     52.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36256     26.82%     79.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11111      8.22%     87.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5274      3.90%     91.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3160      2.34%     93.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2034      1.50%     95.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1356      1.00%     96.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          931      0.69%     96.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4127      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       135190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16296000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8148672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              186.152935                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               93.084144                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       481343100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       255839925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      913334520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     332811540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6910397520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25166071140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12423289440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   46483087185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.986935                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32037230500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2923022000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  52580672000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       483913500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       257206125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      904687980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     331814520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6910397520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25334269590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12281648640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46503937875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.225117                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31665644500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2923022000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52952258000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             145610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127355                       # Transaction distribution
system.membus.trans_dist::CleanEvict           119542                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109487                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        145610                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       757100                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       757100                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 757100                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24476928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24476928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24476928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            255106                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  255106    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              255106                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           252855750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          318871250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4137859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       772312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3373424                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          457555                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1981                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220079                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220079                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3375757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       762103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10122835                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2949996                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13072831                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    431812992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    104136896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              535949888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          250299                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8285248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4608117                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003254                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056967                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4593126     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14987      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4608117                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  87540924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8375888000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5064743277                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1474906212                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
