- ğŸ‘‹ Hi, Iâ€™m @Aakil
- ğŸ‘€ Iâ€™m interested in VLSI, SOC Architecture, SOC verification/validation, IP verification, RiscV, verilog, System Verilog FPGA validation
- ğŸŒ± Iâ€™m currently learning RiscV architecture, RiscV Advanced Interrupt Architecture, WorldGuard
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
Aakil-k/Aakil-k is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
