{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616341677235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616341677235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 12:47:57 2021 " "Processing started: Sun Mar 21 12:47:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616341677235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616341677235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tomasulo -c tomasulo " "Command: quartus_map --read_settings_files=on --write_settings_files=off tomasulo -c tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616341677236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1616341677968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tomasulo.v 1 1 " "Found 1 design units, including 1 entities, in source file tomasulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tomasulo " "Found entity 1: tomasulo" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616341678039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somsub.v 2 2 " "Found 2 design units, including 2 entities, in source file somsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubCounter " "Found entity 1: SubCounter" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678044 ""} { "Info" "ISGN_ENTITY_NAME" "2 SomSub " "Found entity 2: SomSub" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616341678044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 3 3 " "Found 3 design units, including 3 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador1 " "Found entity 1: registrador1" {  } { { "registrador.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/registrador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678048 ""} { "Info" "ISGN_ENTITY_NAME" "2 registrador2 " "Found entity 2: registrador2" {  } { { "registrador.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/registrador.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678048 ""} { "Info" "ISGN_ENTITY_NAME" "3 registrador0 " "Found entity 3: registrador0" {  } { { "registrador.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/registrador.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616341678048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc FilaInstrucoes.v(40) " "Verilog HDL Declaration information at FilaInstrucoes.v(40): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1616341678053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filainstrucoes.v 3 3 " "Found 3 design units, including 3 entities, in source file filainstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaInstrucao " "Found entity 1: memoriaInstrucao" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678053 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC " "Found entity 2: PC" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678053 ""} { "Info" "ISGN_ENTITY_NAME" "3 FilaInstrucoes " "Found entity 3: FilaInstrucoes" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616341678053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616341678057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616341678057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tomasulo " "Elaborating entity \"tomasulo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616341678110 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "tempoCorreto tomasulo.v(54) " "Verilog HDL warning at tomasulo.v(54): initial value for variable tempoCorreto should be constant" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 54 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1616341678120 "|tomasulo"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "reservaInstrucao tomasulo.v(54) " "Verilog HDL warning at tomasulo.v(54): initial value for variable reservaInstrucao should be constant" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 54 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1616341678120 "|tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 tomasulo.v(119) " "Verilog HDL assignment warning at tomasulo.v(119): truncated value with size 32 to match size of target (9)" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616341678120 "|tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tomasulo.v(121) " "Verilog HDL assignment warning at tomasulo.v(121): truncated value with size 32 to match size of target (3)" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616341678120 "|tomasulo"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "tomasulo.v(138) " "Verilog HDL unsupported feature warning at tomasulo.v(138): Wait Statement is not supported and is ignored" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 138 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 tomasulo.v(165) " "Verilog HDL assignment warning at tomasulo.v(165): truncated value with size 32 to match size of target (21)" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 tomasulo.v(168) " "Verilog HDL assignment warning at tomasulo.v(168): truncated value with size 32 to match size of target (21)" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 tomasulo.v(180) " "Verilog HDL assignment warning at tomasulo.v(180): truncated value with size 21 to match size of target (3)" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rotuloEstacao\[6\] 0 tomasulo.v(31) " "Net \"rotuloEstacao\[6\]\" at tomasulo.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Regs\[6\] 0 tomasulo.v(32) " "Net \"Regs\[6\]\" at tomasulo.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reservaInstrucao\[5\]\[8..6\] 0 tomasulo.v(47) " "Net \"reservaInstrucao\[5\]\[8..6\]\" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reservaInstrucao\[5\]\[2..0\] 0 tomasulo.v(47) " "Net \"reservaInstrucao\[5\]\[2..0\]\" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reservaInstrucao\[4\]\[8..6\] 0 tomasulo.v(47) " "Net \"reservaInstrucao\[4\]\[8..6\]\" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reservaInstrucao\[4\]\[2..0\] 0 tomasulo.v(47) " "Net \"reservaInstrucao\[4\]\[2..0\]\" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678121 "|tomasulo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reservaInstrucao\[3\]\[8..6\] 0 tomasulo.v(47) " "Net \"reservaInstrucao\[3\]\[8..6\]\" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678122 "|tomasulo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reservaInstrucao\[3\]\[2..0\] 0 tomasulo.v(47) " "Net \"reservaInstrucao\[3\]\[2..0\]\" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678122 "|tomasulo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tempoCorreto\[5..3\] 0 tomasulo.v(49) " "Net \"tempoCorreto\[5..3\]\" at tomasulo.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "tomasulo.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678122 "|tomasulo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador1 registrador1:reg0 " "Elaborating entity \"registrador1\" for hierarchy \"registrador1:reg0\"" {  } { { "tomasulo.v" "reg0" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616341678125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador2 registrador2:reg3 " "Elaborating entity \"registrador2\" for hierarchy \"registrador2:reg3\"" {  } { { "tomasulo.v" "reg3" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616341678131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador0 registrador0:reg4 " "Elaborating entity \"registrador0\" for hierarchy \"registrador0:reg4\"" {  } { { "tomasulo.v" "reg4" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616341678134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:PC " "Elaborating entity \"count\" for hierarchy \"count:PC\"" {  } { { "tomasulo.v" "PC" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616341678138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 count.v(8) " "Verilog HDL assignment warning at count.v(8): truncated value with size 32 to match size of target (21)" {  } { { "count.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/count.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616341678139 "|tomasulo|count:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomSub SomSub:UF_SomSub " "Elaborating entity \"SomSub\" for hierarchy \"SomSub:UF_SomSub\"" {  } { { "tomasulo.v" "UF_SomSub" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616341678141 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count SomSub.v(28) " "Verilog HDL Always Construct warning at SomSub.v(28): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1616341678142 "|tomasulo|SomSub:UF_SomSub"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count SomSub.v(32) " "Verilog HDL Always Construct warning at SomSub.v(32): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1616341678142 "|tomasulo|SomSub:UF_SomSub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result SomSub.v(26) " "Verilog HDL Always Construct warning at SomSub.v(26): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1616341678142 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] SomSub.v(32) " "Inferred latch for \"Result\[0\]\" at SomSub.v(32)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616341678142 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] SomSub.v(32) " "Inferred latch for \"Result\[1\]\" at SomSub.v(32)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616341678143 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] SomSub.v(32) " "Inferred latch for \"Result\[2\]\" at SomSub.v(32)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616341678143 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] SomSub.v(32) " "Inferred latch for \"Result\[3\]\" at SomSub.v(32)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616341678143 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] SomSub.v(32) " "Inferred latch for \"Result\[4\]\" at SomSub.v(32)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616341678143 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] SomSub.v(32) " "Inferred latch for \"Result\[5\]\" at SomSub.v(32)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616341678143 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] SomSub.v(32) " "Inferred latch for \"Result\[6\]\" at SomSub.v(32)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616341678143 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] SomSub.v(32) " "Inferred latch for \"Result\[7\]\" at SomSub.v(32)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616341678143 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] SomSub.v(32) " "Inferred latch for \"Result\[8\]\" at SomSub.v(32)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616341678143 "|tomasulo|SomSub:UF_SomSub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubCounter SomSub:UF_SomSub\|SubCounter:c " "Elaborating entity \"SubCounter\" for hierarchy \"SomSub:UF_SomSub\|SubCounter:c\"" {  } { { "SomSub.v" "c" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616341678146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SomSub.v(10) " "Verilog HDL assignment warning at SomSub.v(10): truncated value with size 32 to match size of target (3)" {  } { { "SomSub.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616341678147 "|tomasulo|SomSub:UF_SomSub|SubCounter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilaInstrucoes FilaInstrucoes:instrucoes " "Elaborating entity \"FilaInstrucoes\" for hierarchy \"FilaInstrucoes:instrucoes\"" {  } { { "tomasulo.v" "instrucoes" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616341678149 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addFullControl FilaInstrucoes.v(49) " "Verilog HDL Always Construct warning at FilaInstrucoes.v(49): variable \"addFullControl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1616341678150 "|tomasulo|FilaInstrucoes:instrucoes"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "I FilaInstrucoes.v(49) " "Verilog HDL Always Construct warning at FilaInstrucoes.v(49): variable \"I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1616341678150 "|tomasulo|FilaInstrucoes:instrucoes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC FilaInstrucoes:instrucoes\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"FilaInstrucoes:instrucoes\|PC:pc\"" {  } { { "FilaInstrucoes.v" "pc" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616341678152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FilaInstrucoes.v(28) " "Verilog HDL assignment warning at FilaInstrucoes.v(28): truncated value with size 32 to match size of target (8)" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616341678153 "|tomasulo|FilaInstrucoes:instrucoes|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaInstrucao FilaInstrucoes:instrucoes\|memoriaInstrucao:memoriaInst " "Elaborating entity \"memoriaInstrucao\" for hierarchy \"FilaInstrucoes:instrucoes\|memoriaInstrucao:memoriaInst\"" {  } { { "FilaInstrucoes.v" "memoriaInst" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616341678155 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.data_a 0 FilaInstrucoes.v(4) " "Net \"MEM.data_a\" at FilaInstrucoes.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678155 "|tomasulo|FilaInstrucoes:instrucoes|memoriaInstrucao:memoriaInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.waddr_a 0 FilaInstrucoes.v(4) " "Net \"MEM.waddr_a\" at FilaInstrucoes.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678156 "|tomasulo|FilaInstrucoes:instrucoes|memoriaInstrucao:memoriaInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.we_a 0 FilaInstrucoes.v(4) " "Net \"MEM.we_a\" at FilaInstrucoes.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "FilaInstrucoes.v" "" { Text "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616341678156 "|tomasulo|FilaInstrucoes:instrucoes|memoriaInstrucao:memoriaInst"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/db/tomasulo.ram0_memoriaInstrucao_6de4322b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/db/tomasulo.ram0_memoriaInstrucao_6de4322b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1616341678970 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1616341680094 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1616341681912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/output_files/tomasulo.map.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/output_files/tomasulo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1616341682018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616341682336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616341682336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1142 " "Implemented 1142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616341683498 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616341683498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1087 " "Implemented 1087 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616341683498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616341683498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616341683611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 12:48:03 2021 " "Processing ended: Sun Mar 21 12:48:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616341683611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616341683611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616341683611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616341683611 ""}
