# NPTEL Digital Circuits Week 06 Assignment Answers

Are you looking for NPTEL Digital Circuits Week 06 Assignment Answers? This repository will help you find your answers and solutions for Week 06 of the Digital Circuits course. We provide detailed solutions to help you complete your assignments efficiently.


<figure class="aligncenter size-large is-resized"><img decoding="async" width="1024" height="576" src="https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6-1024x576.webp" alt="Digital Circuits Week 6 Nptel Assignment Answers" class="wp-image-13406" title="Digital Circuits Week 6 Nptel Assignment Answers 1" srcset="https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6-1024x576.webp 1024w, https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6-300x169.webp 300w, https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6-768x432.webp 768w, https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6.webp 1280w" sizes="(max-width: 1024px) 100vw, 1024px"><figcaption class="wp-element-caption">Digital Circuits Week 6 Nptel Assignment Answers</figcaption></figure>

## **<mark class="has-inline-color has-vivid-red-color"><span class="stk-highlight">Digital Circuits Week 6 Nptel Assignment Answers</span></mark> (July-Dec 2024)**

* * *

**Q1.**The state transition of T flip-flop from 0 to 1 requires  
A) 0 at T-input  
B) 1at T-Input  
C) 01 sequence at T-input  
D) None

**Answer: B) 1at T-Input**

* * *

**Q2. **What is the output of the following buffer for given inputs Enable = 1 and A = 0?

A) 1  
B) 0  
C)z  
D) x

**Answer: **B) 0

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 6 Nptel Assignment Answers</mark></mark>**

* * *

**Q3**Given the following PLA (Programmable Logic Array) circuit, what are the output F1 and F2?

A) FI=AC’+ABC. F2=AB’+A’B  
B) FI=A’C+A’BC. F2=AB’+A’B  
C) F1=AB’+A’B. F2=A’C+A’BC  
D) FI=AC’+A’BC’. 2=AB+A’B

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**Q4** ‘Given the following PLA (Programmable Logic Array) circuit, what are the output F1 and F2?

A) F1=A’BC+AC’+A’B’C. F2=AC’+A’B’C+A’B’  
B) F1=A’B’C+AC +A’BC. F2=AC+A’BC+AB’  
C) F1=A’BC’+A’C’+AB’C, F2=A’C+AB’C+A’B  
D) F1=ABC’ +A’BC’. F2=AB+A’BC

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 6 Nptel Assignment Answers</mark></mark>**

* * *

**Q5.**‘Which of the following is an example of a sequential circuit?  
A) Half Adder  
B) Full Adder  
C) Multiplexer  
D) Flip-Flop

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**Q6**.What is a characteristic of a sequential circuit?  
A) It has no memory elements.  
B) Its output depends only on the current inputs.  
C) Its output depends on both the current inputs and the previous state of the output.  
D) It has no clock signal.

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 6 Nptel Assignment Answers</mark></mark>**

* * *

**Q7. **In a JK flip-flop, what is the output when both J and K inputs are 1?  
A) The output toggles.  
B) The output is set to 0.  
C) The output is set to 1.  
D) The output remains unchanged.

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**Q8. **What is the output state of an SR flip-flop when both S (Set) and R (Reset) inputs are 07  
A) Set(Q=1)  
B) Reset (Q=0)  
C) No change in output (Q remains the same)  
D) Output toggles

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 6 Nptel Assignment Answers</mark></mark>**

* * *

**Q9. **In an SR flip-flop. what happens if both S and R inputs are set to 1 simultaneously?  
A) The output is set to 1.  
B) The output is reset to 0.  
c) The output is undefined or in an invalid state.  
D) The output toggles between 0 and 1.

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**Q10.**‘‘What is the primary difference between a latch and a flip-flop?  
A) Latches are edge-triggered. while flip-flops are level-triggered.  
B) Latches are level-triggered, while flip-flops are edge-triggered.  
C) Latches store multiple bits, while flip-flops store a single bit.  
D) Both latch and a flip-flop are edge triggered

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 6 Nptel Assignment Answers</mark></mark>**

* * *

**Q11.**What is the primary function of a demultiplexer?  
A) To combine multiple input signals into a single output.  
B) To convert analog signals into digital signals.  
C) To route a single input signal to one of many output lines.  
D) To amplify input signals.

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**Q12**.How many select lines are required for a 1-to-16 demultiplexer?  
A)2  
B) 3  
C) 4  
D)5

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 6 Nptel Assignment Answers</mark></mark>**

* * *

**Q13. **The Flip-flop converted from J-K flip-flop is

A) S-R flip-flop with X=R and Y=S  
B) S-R flip-flop with X=S and Y=R |  
C) D flip-flop with X=D and Y=D’  
D) D flip-flop with X=D’and Y=D

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**Q14. **The waveform indicates the operation of.  
A) Positive Edge Triggered J-K Flip-Flop  
B) Positive Edge Triggered S-R Flip-flop  
C) Positive Edge Triggered D-Flip-flop  
D) Positive Edge Triggered T-Flip-flop

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 6 Nptel Assignment Answers</mark></mark>**

* * *

**Q15.** How many SR latches needed to construct a master slave SR flipflop?  
A) 1  
B) 2  
C) 3  
D) 4

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-6-nptel-assignment-answers)

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 6 Nptel Assignment Answers</mark></mark>**

All Weeks of Digital Circuits: [Click here](https://progiez.com/nptel-assignment-answers/digital-circuits)

For answers to additional Nptel courses, please refer to this link: [NPTEL Assignment Answers](https://progiez.com/nptel-assignment-answers)
