{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652897560850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652897560850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 15:12:40 2022 " "Processing started: Wed May 18 15:12:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652897560850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652897560850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLP_Tankinho -c DLP_Tankinho " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLP_Tankinho -c DLP_Tankinho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652897560850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652897561096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652897561096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DLP_Tankinho.vhd 2 1 " "Using design file DLP_Tankinho.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLP_Tankinho-behavior " "Found design unit 1: DLP_Tankinho-behavior" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652897568125 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLP_Tankinho " "Found entity 1: DLP_Tankinho" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652897568125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652897568125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLP_Tankinho " "Elaborating entity \"DLP_Tankinho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652897568127 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NT_DISPLAY DLP_Tankinho.vhd(24) " "VHDL Signal Declaration warning at DLP_Tankinho.vhd(24): used implicit default value for signal \"NT_DISPLAY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652897568128 "|DLP_Tankinho"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ASNBP DLP_Tankinho.vhd(33) " "VHDL Process Statement warning at DLP_Tankinho.vhd(33): inferring latch(es) for signal or variable \"ASNBP\", which holds its previous value in one or more paths through the process" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652897568128 "|DLP_Tankinho"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALNBP DLP_Tankinho.vhd(33) " "VHDL Process Statement warning at DLP_Tankinho.vhd(33): inferring latch(es) for signal or variable \"ALNBP\", which holds its previous value in one or more paths through the process" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652897568128 "|DLP_Tankinho"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BH DLP_Tankinho.vhd(33) " "VHDL Process Statement warning at DLP_Tankinho.vhd(33): inferring latch(es) for signal or variable \"BH\", which holds its previous value in one or more paths through the process" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652897568128 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BH DLP_Tankinho.vhd(33) " "Inferred latch for \"BH\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652897568128 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALNBP DLP_Tankinho.vhd(33) " "Inferred latch for \"ALNBP\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652897568128 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASNBP DLP_Tankinho.vhd(33) " "Inferred latch for \"ASNBP\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652897568128 "|DLP_Tankinho"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BH GND " "Pin \"BH\" is stuck at GND" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652897568704 "|DLP_Tankinho|BH"} { "Warning" "WMLS_MLS_STUCK_PIN" "NT_DISPLAY\[7\] GND " "Pin \"NT_DISPLAY\[7\]\" is stuck at GND" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652897568704 "|DLP_Tankinho|NT_DISPLAY[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NT_DISPLAY\[6\] GND " "Pin \"NT_DISPLAY\[6\]\" is stuck at GND" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652897568704 "|DLP_Tankinho|NT_DISPLAY[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NT_DISPLAY\[5\] GND " "Pin \"NT_DISPLAY\[5\]\" is stuck at GND" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652897568704 "|DLP_Tankinho|NT_DISPLAY[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NT_DISPLAY\[4\] GND " "Pin \"NT_DISPLAY\[4\]\" is stuck at GND" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652897568704 "|DLP_Tankinho|NT_DISPLAY[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NT_DISPLAY\[3\] GND " "Pin \"NT_DISPLAY\[3\]\" is stuck at GND" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652897568704 "|DLP_Tankinho|NT_DISPLAY[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NT_DISPLAY\[2\] GND " "Pin \"NT_DISPLAY\[2\]\" is stuck at GND" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652897568704 "|DLP_Tankinho|NT_DISPLAY[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NT_DISPLAY\[1\] GND " "Pin \"NT_DISPLAY\[1\]\" is stuck at GND" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652897568704 "|DLP_Tankinho|NT_DISPLAY[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NT_DISPLAY\[0\] GND " "Pin \"NT_DISPLAY\[0\]\" is stuck at GND" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652897568704 "|DLP_Tankinho|NT_DISPLAY[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652897568704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652897568838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652897569112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652897569112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652897569187 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652897569187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652897569187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652897569187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652897569192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 15:12:49 2022 " "Processing ended: Wed May 18 15:12:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652897569192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652897569192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652897569192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652897569192 ""}
