{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609259640081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609259640082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 29 17:33:59 2020 " "Processing started: Tue Dec 29 17:33:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609259640082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259640082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max_frequency -c max_index " "Command: quartus_map --read_settings_files=on --write_settings_files=off max_frequency -c max_index" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259640082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609259641411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609259641411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_32-rtl " "Found design unit 1: TWDLROM_5_32-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_32.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648673 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_32 " "Found entity 1: TWDLROM_5_32" {  } { { "vhdl/max_frequency/TWDLROM_5_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_30-rtl " "Found design unit 1: TWDLROM_5_30-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_30.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648676 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_30 " "Found entity 1: TWDLROM_5_30" {  } { { "vhdl/max_frequency/TWDLROM_5_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_28-rtl " "Found design unit 1: TWDLROM_5_28-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_28.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648680 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_28 " "Found entity 1: TWDLROM_5_28" {  } { { "vhdl/max_frequency/TWDLROM_5_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_26-rtl " "Found design unit 1: TWDLROM_5_26-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_26.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648684 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_26 " "Found entity 1: TWDLROM_5_26" {  } { { "vhdl/max_frequency/TWDLROM_5_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_24-rtl " "Found design unit 1: TWDLROM_5_24-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_24.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648688 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_24 " "Found entity 1: TWDLROM_5_24" {  } { { "vhdl/max_frequency/TWDLROM_5_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_22-rtl " "Found design unit 1: TWDLROM_5_22-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_22.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648692 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_22 " "Found entity 1: TWDLROM_5_22" {  } { { "vhdl/max_frequency/TWDLROM_5_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_20-rtl " "Found design unit 1: TWDLROM_5_20-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_20.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648695 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_20 " "Found entity 1: TWDLROM_5_20" {  } { { "vhdl/max_frequency/TWDLROM_5_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_18-rtl " "Found design unit 1: TWDLROM_5_18-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_18.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648699 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_18 " "Found entity 1: TWDLROM_5_18" {  } { { "vhdl/max_frequency/TWDLROM_5_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_16-rtl " "Found design unit 1: TWDLROM_5_16-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648703 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_16 " "Found entity 1: TWDLROM_5_16" {  } { { "vhdl/max_frequency/TWDLROM_5_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_14-rtl " "Found design unit 1: TWDLROM_5_14-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_14.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648706 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_14 " "Found entity 1: TWDLROM_5_14" {  } { { "vhdl/max_frequency/TWDLROM_5_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_12-rtl " "Found design unit 1: TWDLROM_5_12-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_12.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648710 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_12 " "Found entity 1: TWDLROM_5_12" {  } { { "vhdl/max_frequency/TWDLROM_5_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_10-rtl " "Found design unit 1: TWDLROM_5_10-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_10.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648714 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_10 " "Found entity 1: TWDLROM_5_10" {  } { { "vhdl/max_frequency/TWDLROM_5_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_8-rtl " "Found design unit 1: TWDLROM_5_8-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_8.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648717 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_8 " "Found entity 1: TWDLROM_5_8" {  } { { "vhdl/max_frequency/TWDLROM_5_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_6-rtl " "Found design unit 1: TWDLROM_5_6-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_6.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648723 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_6 " "Found entity 1: TWDLROM_5_6" {  } { { "vhdl/max_frequency/TWDLROM_5_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_4-rtl " "Found design unit 1: TWDLROM_5_4-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_4.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648733 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_4 " "Found entity 1: TWDLROM_5_4" {  } { { "vhdl/max_frequency/TWDLROM_5_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_5_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_5_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_2-rtl " "Found design unit 1: TWDLROM_5_2-rtl" {  } { { "vhdl/max_frequency/TWDLROM_5_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648742 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_2 " "Found entity 1: TWDLROM_5_2" {  } { { "vhdl/max_frequency/TWDLROM_5_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_5_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_32-rtl " "Found design unit 1: TWDLROM_3_32-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_32.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648750 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_32 " "Found entity 1: TWDLROM_3_32" {  } { { "vhdl/max_frequency/TWDLROM_3_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_31-rtl " "Found design unit 1: TWDLROM_3_31-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_31.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648753 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_31 " "Found entity 1: TWDLROM_3_31" {  } { { "vhdl/max_frequency/TWDLROM_3_31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_31.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_30-rtl " "Found design unit 1: TWDLROM_3_30-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_30.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648757 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_30 " "Found entity 1: TWDLROM_3_30" {  } { { "vhdl/max_frequency/TWDLROM_3_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_29-rtl " "Found design unit 1: TWDLROM_3_29-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_29.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648761 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_29 " "Found entity 1: TWDLROM_3_29" {  } { { "vhdl/max_frequency/TWDLROM_3_29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_29.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_28-rtl " "Found design unit 1: TWDLROM_3_28-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_28.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648764 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_28 " "Found entity 1: TWDLROM_3_28" {  } { { "vhdl/max_frequency/TWDLROM_3_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_27-rtl " "Found design unit 1: TWDLROM_3_27-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_27.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648767 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_27 " "Found entity 1: TWDLROM_3_27" {  } { { "vhdl/max_frequency/TWDLROM_3_27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_27.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_26-rtl " "Found design unit 1: TWDLROM_3_26-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_26.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648770 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_26 " "Found entity 1: TWDLROM_3_26" {  } { { "vhdl/max_frequency/TWDLROM_3_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_24-rtl " "Found design unit 1: TWDLROM_3_24-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_24.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648773 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_24 " "Found entity 1: TWDLROM_3_24" {  } { { "vhdl/max_frequency/TWDLROM_3_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_23-rtl " "Found design unit 1: TWDLROM_3_23-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_23.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648776 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_23 " "Found entity 1: TWDLROM_3_23" {  } { { "vhdl/max_frequency/TWDLROM_3_23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_23.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_22-rtl " "Found design unit 1: TWDLROM_3_22-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_22.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648779 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_22 " "Found entity 1: TWDLROM_3_22" {  } { { "vhdl/max_frequency/TWDLROM_3_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_21-rtl " "Found design unit 1: TWDLROM_3_21-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_21.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648783 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_21 " "Found entity 1: TWDLROM_3_21" {  } { { "vhdl/max_frequency/TWDLROM_3_21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_21.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_20-rtl " "Found design unit 1: TWDLROM_3_20-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_20.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648786 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_20 " "Found entity 1: TWDLROM_3_20" {  } { { "vhdl/max_frequency/TWDLROM_3_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_19-rtl " "Found design unit 1: TWDLROM_3_19-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_19.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648789 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_19 " "Found entity 1: TWDLROM_3_19" {  } { { "vhdl/max_frequency/TWDLROM_3_19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_19.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_18-rtl " "Found design unit 1: TWDLROM_3_18-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_18.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648794 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_18 " "Found entity 1: TWDLROM_3_18" {  } { { "vhdl/max_frequency/TWDLROM_3_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_13-rtl " "Found design unit 1: TWDLROM_3_13-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_13.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648797 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_13 " "Found entity 1: TWDLROM_3_13" {  } { { "vhdl/max_frequency/TWDLROM_3_13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_13.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_5-rtl " "Found design unit 1: TWDLROM_3_5-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_5.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648801 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_5 " "Found entity 1: TWDLROM_3_5" {  } { { "vhdl/max_frequency/TWDLROM_3_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_5.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block14-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block14-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648804 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block14 " "Found entity 1: TWDLMULT_SDNF1_3_block14" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block13-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block13-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648807 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block13 " "Found entity 1: TWDLMULT_SDNF1_3_block13" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block12-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block12-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648810 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block12 " "Found entity 1: TWDLMULT_SDNF1_3_block12" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block11-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block11-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block11.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648813 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block11 " "Found entity 1: TWDLMULT_SDNF1_3_block11" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block10-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block10-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648817 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block10 " "Found entity 1: TWDLMULT_SDNF1_3_block10" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block9-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block9-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648820 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block9 " "Found entity 1: TWDLMULT_SDNF1_3_block9" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block8-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block8-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648824 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block8 " "Found entity 1: TWDLMULT_SDNF1_3_block8" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block7-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block7-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block7.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648829 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block7 " "Found entity 1: TWDLMULT_SDNF1_3_block7" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block14-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block14.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648833 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block14 " "Found entity 1: RADIX22FFT_SDNF2_4_block14" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block13-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block13.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648836 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block13 " "Found entity 1: RADIX22FFT_SDNF2_4_block13" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block12-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block12.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648839 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block12 " "Found entity 1: RADIX22FFT_SDNF2_4_block12" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block11-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block11.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648842 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block11 " "Found entity 1: RADIX22FFT_SDNF2_4_block11" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block10-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block10.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648846 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block10 " "Found entity 1: RADIX22FFT_SDNF2_4_block10" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block9-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block9.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648849 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block9 " "Found entity 1: RADIX22FFT_SDNF2_4_block9" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block8-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block8.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648853 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block8 " "Found entity 1: RADIX22FFT_SDNF2_4_block8" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block7-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block7.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648857 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block7 " "Found entity 1: RADIX22FFT_SDNF2_4_block7" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block14-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block14.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648862 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block14 " "Found entity 1: RADIX22FFT_SDNF2_2_block14" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block13-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block13.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648866 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block13 " "Found entity 1: RADIX22FFT_SDNF2_2_block13" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block12-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block12.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648870 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block12 " "Found entity 1: RADIX22FFT_SDNF2_2_block12" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block11-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block11.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648873 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block11 " "Found entity 1: RADIX22FFT_SDNF2_2_block11" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block10-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block10.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648876 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block10 " "Found entity 1: RADIX22FFT_SDNF2_2_block10" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block9-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block9.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648879 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block9 " "Found entity 1: RADIX22FFT_SDNF2_2_block9" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block8-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block8.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648883 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block8 " "Found entity 1: RADIX22FFT_SDNF2_2_block8" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block7-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block7.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648886 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block7 " "Found entity 1: RADIX22FFT_SDNF2_2_block7" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block14-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block14.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648889 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block14 " "Found entity 1: RADIX22FFT_SDNF1_5_block14" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block13-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block13.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648894 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block13 " "Found entity 1: RADIX22FFT_SDNF1_5_block13" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block12-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block12.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648898 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block12 " "Found entity 1: RADIX22FFT_SDNF1_5_block12" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block11-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block11.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648902 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block11 " "Found entity 1: RADIX22FFT_SDNF1_5_block11" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block10-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block10.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648911 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block10 " "Found entity 1: RADIX22FFT_SDNF1_5_block10" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block9-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block9.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648915 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block9 " "Found entity 1: RADIX22FFT_SDNF1_5_block9" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block8-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block8.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648919 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block8 " "Found entity 1: RADIX22FFT_SDNF1_5_block8" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block7-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block7.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648923 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block7 " "Found entity 1: RADIX22FFT_SDNF1_5_block7" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block6-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648926 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block6 " "Found entity 1: RADIX22FFT_SDNF1_5_block6" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block5-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block5.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648930 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block5 " "Found entity 1: RADIX22FFT_SDNF1_5_block5" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block4-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block4.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648933 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block4 " "Found entity 1: RADIX22FFT_SDNF1_5_block4" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block3-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648940 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block3 " "Found entity 1: RADIX22FFT_SDNF1_5_block3" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block2-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648944 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block2 " "Found entity 1: RADIX22FFT_SDNF1_5_block2" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block1-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648947 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block1 " "Found entity 1: RADIX22FFT_SDNF1_5_block1" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648952 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block " "Found entity 1: RADIX22FFT_SDNF1_5_block" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648955 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5 " "Found entity 1: RADIX22FFT_SDNF1_5" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block14-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648958 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block14 " "Found entity 1: RADIX22FFT_SDNF1_3_block14" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block13-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648962 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block13 " "Found entity 1: RADIX22FFT_SDNF1_3_block13" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block12-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648965 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block12 " "Found entity 1: RADIX22FFT_SDNF1_3_block12" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block11-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648968 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block11 " "Found entity 1: RADIX22FFT_SDNF1_3_block11" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block10-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648973 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block10 " "Found entity 1: RADIX22FFT_SDNF1_3_block10" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block9-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648977 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block9 " "Found entity 1: RADIX22FFT_SDNF1_3_block9" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block8-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648981 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block8 " "Found entity 1: RADIX22FFT_SDNF1_3_block8" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block7-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648985 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block7 " "Found entity 1: RADIX22FFT_SDNF1_3_block7" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block14-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648989 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block14 " "Found entity 1: RADIX22FFT_SDNF1_1_block14" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block13-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648992 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block13 " "Found entity 1: RADIX22FFT_SDNF1_1_block13" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block12-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648996 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block12 " "Found entity 1: RADIX22FFT_SDNF1_1_block12" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block11-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648999 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block11 " "Found entity 1: RADIX22FFT_SDNF1_1_block11" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259648999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259648999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block10-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649003 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block10 " "Found entity 1: RADIX22FFT_SDNF1_1_block10" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block9-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649006 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block9 " "Found entity 1: RADIX22FFT_SDNF1_1_block9" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block8-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649011 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block8 " "Found entity 1: RADIX22FFT_SDNF1_1_block8" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block7-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649015 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block7 " "Found entity 1: RADIX22FFT_SDNF1_1_block7" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block42-rtl " "Found design unit 1: Complex3Multiply_block42-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block42.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block42.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649019 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block42 " "Found entity 1: Complex3Multiply_block42" {  } { { "vhdl/max_frequency/Complex3Multiply_block42.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block42.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block41-rtl " "Found design unit 1: Complex3Multiply_block41-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block41.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block41.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block41 " "Found entity 1: Complex3Multiply_block41" {  } { { "vhdl/max_frequency/Complex3Multiply_block41.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block41.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block40-rtl " "Found design unit 1: Complex3Multiply_block40-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block40.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block40.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649026 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block40 " "Found entity 1: Complex3Multiply_block40" {  } { { "vhdl/max_frequency/Complex3Multiply_block40.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block40.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block39.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block39.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block39-rtl " "Found design unit 1: Complex3Multiply_block39-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block39.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block39.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block39 " "Found entity 1: Complex3Multiply_block39" {  } { { "vhdl/max_frequency/Complex3Multiply_block39.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block39.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block38-rtl " "Found design unit 1: Complex3Multiply_block38-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block38.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block38.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block38 " "Found entity 1: Complex3Multiply_block38" {  } { { "vhdl/max_frequency/Complex3Multiply_block38.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block38.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block37-rtl " "Found design unit 1: Complex3Multiply_block37-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block37.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block37.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block37 " "Found entity 1: Complex3Multiply_block37" {  } { { "vhdl/max_frequency/Complex3Multiply_block37.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block37.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block36.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block36.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block36-rtl " "Found design unit 1: Complex3Multiply_block36-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block36.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block36.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649041 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block36 " "Found entity 1: Complex3Multiply_block36" {  } { { "vhdl/max_frequency/Complex3Multiply_block36.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block36.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block35-rtl " "Found design unit 1: Complex3Multiply_block35-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block35.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block35.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block35 " "Found entity 1: Complex3Multiply_block35" {  } { { "vhdl/max_frequency/Complex3Multiply_block35.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block35.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block34.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block34.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block34-rtl " "Found design unit 1: Complex3Multiply_block34-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block34.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block34.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block34 " "Found entity 1: Complex3Multiply_block34" {  } { { "vhdl/max_frequency/Complex3Multiply_block34.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block34.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block33-rtl " "Found design unit 1: Complex3Multiply_block33-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block33.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block33.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649053 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block33 " "Found entity 1: Complex3Multiply_block33" {  } { { "vhdl/max_frequency/Complex3Multiply_block33.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block33.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block32-rtl " "Found design unit 1: Complex3Multiply_block32-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block32.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649057 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block32 " "Found entity 1: Complex3Multiply_block32" {  } { { "vhdl/max_frequency/Complex3Multiply_block32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block32.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block31-rtl " "Found design unit 1: Complex3Multiply_block31-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block31.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649061 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block31 " "Found entity 1: Complex3Multiply_block31" {  } { { "vhdl/max_frequency/Complex3Multiply_block31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block31.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block30-rtl " "Found design unit 1: Complex3Multiply_block30-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block30.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block30 " "Found entity 1: Complex3Multiply_block30" {  } { { "vhdl/max_frequency/Complex3Multiply_block30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block30.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block29-rtl " "Found design unit 1: Complex3Multiply_block29-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block29.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block29 " "Found entity 1: Complex3Multiply_block29" {  } { { "vhdl/max_frequency/Complex3Multiply_block29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block29.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block28-rtl " "Found design unit 1: Complex3Multiply_block28-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block28.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649072 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block28 " "Found entity 1: Complex3Multiply_block28" {  } { { "vhdl/max_frequency/Complex3Multiply_block28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block28.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block27-rtl " "Found design unit 1: Complex3Multiply_block27-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block27.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block27 " "Found entity 1: Complex3Multiply_block27" {  } { { "vhdl/max_frequency/Complex3Multiply_block27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block27.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block26-rtl " "Found design unit 1: Complex3Multiply_block26-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block26.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649082 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block26 " "Found entity 1: Complex3Multiply_block26" {  } { { "vhdl/max_frequency/Complex3Multiply_block26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block26.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block25-rtl " "Found design unit 1: Complex3Multiply_block25-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block25.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block25.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block25 " "Found entity 1: Complex3Multiply_block25" {  } { { "vhdl/max_frequency/Complex3Multiply_block25.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block25.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block24-rtl " "Found design unit 1: Complex3Multiply_block24-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block24.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649089 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block24 " "Found entity 1: Complex3Multiply_block24" {  } { { "vhdl/max_frequency/Complex3Multiply_block24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block24.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block23-rtl " "Found design unit 1: Complex3Multiply_block23-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block23.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block23 " "Found entity 1: Complex3Multiply_block23" {  } { { "vhdl/max_frequency/Complex3Multiply_block23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block23.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block22-rtl " "Found design unit 1: Complex3Multiply_block22-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block22.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649098 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block22 " "Found entity 1: Complex3Multiply_block22" {  } { { "vhdl/max_frequency/Complex3Multiply_block22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block22.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block21-rtl " "Found design unit 1: Complex3Multiply_block21-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block21.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block21 " "Found entity 1: Complex3Multiply_block21" {  } { { "vhdl/max_frequency/Complex3Multiply_block21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block21.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block20-rtl " "Found design unit 1: Complex3Multiply_block20-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block20.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649106 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block20 " "Found entity 1: Complex3Multiply_block20" {  } { { "vhdl/max_frequency/Complex3Multiply_block20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block20.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block19-rtl " "Found design unit 1: Complex3Multiply_block19-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block19.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block19 " "Found entity 1: Complex3Multiply_block19" {  } { { "vhdl/max_frequency/Complex3Multiply_block19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block19.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block18-rtl " "Found design unit 1: Complex3Multiply_block18-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block18.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649113 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block18 " "Found entity 1: Complex3Multiply_block18" {  } { { "vhdl/max_frequency/Complex3Multiply_block18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block18.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block17-rtl " "Found design unit 1: Complex3Multiply_block17-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block17.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block17.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block17 " "Found entity 1: Complex3Multiply_block17" {  } { { "vhdl/max_frequency/Complex3Multiply_block17.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block17.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block16-rtl " "Found design unit 1: Complex3Multiply_block16-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block16.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block16 " "Found entity 1: Complex3Multiply_block16" {  } { { "vhdl/max_frequency/Complex3Multiply_block16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block15-rtl " "Found design unit 1: Complex3Multiply_block15-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block15.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649125 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block15 " "Found entity 1: Complex3Multiply_block15" {  } { { "vhdl/max_frequency/Complex3Multiply_block15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block15.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block14-rtl " "Found design unit 1: Complex3Multiply_block14-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block14.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block14 " "Found entity 1: Complex3Multiply_block14" {  } { { "vhdl/max_frequency/Complex3Multiply_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block13-rtl " "Found design unit 1: Complex3Multiply_block13-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block13.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649133 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block13 " "Found entity 1: Complex3Multiply_block13" {  } { { "vhdl/max_frequency/Complex3Multiply_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block12-rtl " "Found design unit 1: Complex3Multiply_block12-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block12.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649137 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block12 " "Found entity 1: Complex3Multiply_block12" {  } { { "vhdl/max_frequency/Complex3Multiply_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block11-rtl " "Found design unit 1: Complex3Multiply_block11-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block11.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649141 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block11 " "Found entity 1: Complex3Multiply_block11" {  } { { "vhdl/max_frequency/Complex3Multiply_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_16-rtl " "Found design unit 1: TWDLROM_3_16-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649144 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_16 " "Found entity 1: TWDLROM_3_16" {  } { { "vhdl/max_frequency/TWDLROM_3_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_15-rtl " "Found design unit 1: TWDLROM_3_15-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_15.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649148 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_15 " "Found entity 1: TWDLROM_3_15" {  } { { "vhdl/max_frequency/TWDLROM_3_15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_15.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_14-rtl " "Found design unit 1: TWDLROM_3_14-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_14.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649151 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_14 " "Found entity 1: TWDLROM_3_14" {  } { { "vhdl/max_frequency/TWDLROM_3_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_12-rtl " "Found design unit 1: TWDLROM_3_12-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_12.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649155 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_12 " "Found entity 1: TWDLROM_3_12" {  } { { "vhdl/max_frequency/TWDLROM_3_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_11-rtl " "Found design unit 1: TWDLROM_3_11-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_11.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649159 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_11 " "Found entity 1: TWDLROM_3_11" {  } { { "vhdl/max_frequency/TWDLROM_3_11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_11.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_10-rtl " "Found design unit 1: TWDLROM_3_10-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_10.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649162 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_10 " "Found entity 1: TWDLROM_3_10" {  } { { "vhdl/max_frequency/TWDLROM_3_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_8-rtl " "Found design unit 1: TWDLROM_3_8-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_8.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649166 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_8 " "Found entity 1: TWDLROM_3_8" {  } { { "vhdl/max_frequency/TWDLROM_3_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_7-rtl " "Found design unit 1: TWDLROM_3_7-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_7.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649170 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_7 " "Found entity 1: TWDLROM_3_7" {  } { { "vhdl/max_frequency/TWDLROM_3_7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_7.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_6-rtl " "Found design unit 1: TWDLROM_3_6-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_6.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649174 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_6 " "Found entity 1: TWDLROM_3_6" {  } { { "vhdl/max_frequency/TWDLROM_3_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_4-rtl " "Found design unit 1: TWDLROM_3_4-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_4.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649177 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_4 " "Found entity 1: TWDLROM_3_4" {  } { { "vhdl/max_frequency/TWDLROM_3_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_3-rtl " "Found design unit 1: TWDLROM_3_3-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_3.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649181 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_3 " "Found entity 1: TWDLROM_3_3" {  } { { "vhdl/max_frequency/TWDLROM_3_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_3.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlrom_3_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlrom_3_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_2-rtl " "Found design unit 1: TWDLROM_3_2-rtl" {  } { { "vhdl/max_frequency/TWDLROM_3_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649185 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_2 " "Found entity 1: TWDLROM_3_2" {  } { { "vhdl/max_frequency/TWDLROM_3_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLROM_3_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block6-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block6-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649189 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block6 " "Found entity 1: TWDLMULT_SDNF1_3_block6" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block5-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block5-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649195 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block5 " "Found entity 1: TWDLMULT_SDNF1_3_block5" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block4-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block4-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649199 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block4 " "Found entity 1: TWDLMULT_SDNF1_3_block4" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block3-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649203 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block3 " "Found entity 1: TWDLMULT_SDNF1_3_block3" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block2-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block2-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649206 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block2 " "Found entity 1: TWDLMULT_SDNF1_3_block2" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block1-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block1-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649210 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block1 " "Found entity 1: TWDLMULT_SDNF1_3_block1" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649213 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block " "Found entity 1: TWDLMULT_SDNF1_3_block" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/twdlmult_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/twdlmult_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3-rtl" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649217 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3 " "Found entity 1: TWDLMULT_SDNF1_3" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/serial2parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/serial2parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "vhdl/max_frequency/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/serial2parallel.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649221 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "vhdl/max_frequency/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/serial2parallel.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block6-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block6.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649226 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block6 " "Found entity 1: RADIX22FFT_SDNF2_4_block6" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block5-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block5.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649230 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block5 " "Found entity 1: RADIX22FFT_SDNF2_4_block5" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block4-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649233 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block4 " "Found entity 1: RADIX22FFT_SDNF2_4_block4" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block3-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649236 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block3 " "Found entity 1: RADIX22FFT_SDNF2_4_block3" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block2-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649239 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block2 " "Found entity 1: RADIX22FFT_SDNF2_4_block2" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block1-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649242 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block1 " "Found entity 1: RADIX22FFT_SDNF2_4_block1" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649245 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block " "Found entity 1: RADIX22FFT_SDNF2_4_block" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649248 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4 " "Found entity 1: RADIX22FFT_SDNF2_4" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block6-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block6.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649251 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block6 " "Found entity 1: RADIX22FFT_SDNF2_2_block6" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block5-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block5.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649254 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block5 " "Found entity 1: RADIX22FFT_SDNF2_2_block5" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block4-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649257 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block4 " "Found entity 1: RADIX22FFT_SDNF2_2_block4" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block3-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649260 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block3 " "Found entity 1: RADIX22FFT_SDNF2_2_block3" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block2-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649264 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block2 " "Found entity 1: RADIX22FFT_SDNF2_2_block2" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block1-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649267 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block1 " "Found entity 1: RADIX22FFT_SDNF2_2_block1" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649271 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block " "Found entity 1: RADIX22FFT_SDNF2_2_block" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649274 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2 " "Found entity 1: RADIX22FFT_SDNF2_2" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF2_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF2_2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block6-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649278 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block6 " "Found entity 1: RADIX22FFT_SDNF1_3_block6" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block5-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649282 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block5 " "Found entity 1: RADIX22FFT_SDNF1_3_block5" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block4-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649285 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block4 " "Found entity 1: RADIX22FFT_SDNF1_3_block4" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block3-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649288 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block3 " "Found entity 1: RADIX22FFT_SDNF1_3_block3" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block2-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649292 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block2 " "Found entity 1: RADIX22FFT_SDNF1_3_block2" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block1-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649295 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block1 " "Found entity 1: RADIX22FFT_SDNF1_3_block1" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649298 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block " "Found entity 1: RADIX22FFT_SDNF1_3_block" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649302 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3 " "Found entity 1: RADIX22FFT_SDNF1_3" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block6-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649305 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block6 " "Found entity 1: RADIX22FFT_SDNF1_1_block6" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block5-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649312 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block5 " "Found entity 1: RADIX22FFT_SDNF1_1_block5" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block4-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649315 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block4 " "Found entity 1: RADIX22FFT_SDNF1_1_block4" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block3-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649322 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block3 " "Found entity 1: RADIX22FFT_SDNF1_1_block3" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block2-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649326 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block2 " "Found entity 1: RADIX22FFT_SDNF1_1_block2" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block1-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649333 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block1 " "Found entity 1: RADIX22FFT_SDNF1_1_block1" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649336 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block " "Found entity 1: RADIX22FFT_SDNF1_1_block" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/radix22fft_sdnf1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/radix22fft_sdnf1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1-rtl" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649339 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1 " "Found entity 1: RADIX22FFT_SDNF1_1" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/quadrant_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/quadrant_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quadrant_Mapper-rtl " "Found design unit 1: Quadrant_Mapper-rtl" {  } { { "vhdl/max_frequency/Quadrant_Mapper.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Quadrant_Mapper.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quadrant_Mapper " "Found entity 1: Quadrant_Mapper" {  } { { "vhdl/max_frequency/Quadrant_Mapper.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Quadrant_Mapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/maximum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/maximum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maximum-rtl " "Found design unit 1: Maximum-rtl" {  } { { "vhdl/max_frequency/Maximum.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Maximum.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maximum " "Found entity 1: Maximum" {  } { { "vhdl/max_frequency/Maximum.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Maximum.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/max_frequency_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/max_frequency_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency_tc-rtl " "Found design unit 1: max_frequency_tc-rtl" {  } { { "vhdl/max_frequency/max_frequency_tc.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/max_frequency_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649348 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_frequency_tc " "Found entity 1: max_frequency_tc" {  } { { "vhdl/max_frequency/max_frequency_tc.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/max_frequency_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/max_frequency_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/max_frequency/max_frequency_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency_pkg " "Found design unit 1: max_frequency_pkg" {  } { { "vhdl/max_frequency/max_frequency_pkg.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/max_frequency_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/max_frequency.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/max_frequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency-rtl " "Found design unit 1: max_frequency-rtl" {  } { { "vhdl/max_frequency/max_frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/max_frequency.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649354 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_frequency " "Found entity 1: max_frequency" {  } { { "vhdl/max_frequency/max_frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/max_frequency.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/index2frequency.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/index2frequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index2frequency-rtl " "Found design unit 1: index2frequency-rtl" {  } { { "vhdl/max_frequency/index2frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/index2frequency.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649356 ""} { "Info" "ISGN_ENTITY_NAME" "1 index2frequency " "Found entity 1: index2frequency" {  } { { "vhdl/max_frequency/index2frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/index2frequency.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/index_finder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/index_finder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index_finder-rtl " "Found design unit 1: index_finder-rtl" {  } { { "vhdl/max_frequency/index_finder.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/index_finder.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649360 ""} { "Info" "ISGN_ENTITY_NAME" "1 index_finder " "Found entity 1: index_finder" {  } { { "vhdl/max_frequency/index_finder.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/index_finder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/frequency_max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/frequency_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_max-rtl " "Found design unit 1: frequency_max-rtl" {  } { { "vhdl/max_frequency/frequency_max.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/frequency_max.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649362 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_max " "Found entity 1: frequency_max" {  } { { "vhdl/max_frequency/frequency_max.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/frequency_max.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/for_each.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/for_each.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 for_each-rtl " "Found design unit 1: for_each-rtl" {  } { { "vhdl/max_frequency/for_each.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649366 ""} { "Info" "ISGN_ENTITY_NAME" "1 for_each " "Found entity 1: for_each" {  } { { "vhdl/max_frequency/for_each.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/fmax_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/fmax_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmax_calculation-rtl " "Found design unit 1: fmax_calculation-rtl" {  } { { "vhdl/max_frequency/fmax_calculation.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/fmax_calculation.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649369 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmax_calculation " "Found entity 1: fmax_calculation" {  } { { "vhdl/max_frequency/fmax_calculation.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/fmax_calculation.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/fft_streamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/fft_streamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_streamer-rtl " "Found design unit 1: FFT_streamer-rtl" {  } { { "vhdl/max_frequency/FFT_streamer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_streamer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649372 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_streamer " "Found entity 1: FFT_streamer" {  } { { "vhdl/max_frequency/FFT_streamer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_streamer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/fft_hdl_optimized.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/fft_hdl_optimized.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_HDL_Optimized-rtl " "Found design unit 1: FFT_HDL_Optimized-rtl" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649382 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_HDL_Optimized " "Found entity 1: FFT_HDL_Optimized" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block9-rtl " "Found design unit 1: CordicKernelMag_block9-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block9.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649387 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block9 " "Found entity 1: CordicKernelMag_block9" {  } { { "vhdl/max_frequency/CordicKernelMag_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block8-rtl " "Found design unit 1: CordicKernelMag_block8-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649390 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block8 " "Found entity 1: CordicKernelMag_block8" {  } { { "vhdl/max_frequency/CordicKernelMag_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block7-rtl " "Found design unit 1: CordicKernelMag_block7-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649393 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block7 " "Found entity 1: CordicKernelMag_block7" {  } { { "vhdl/max_frequency/CordicKernelMag_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block6-rtl " "Found design unit 1: CordicKernelMag_block6-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649396 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block6 " "Found entity 1: CordicKernelMag_block6" {  } { { "vhdl/max_frequency/CordicKernelMag_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block5-rtl " "Found design unit 1: CordicKernelMag_block5-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block5.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649398 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block5 " "Found entity 1: CordicKernelMag_block5" {  } { { "vhdl/max_frequency/CordicKernelMag_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block4-rtl " "Found design unit 1: CordicKernelMag_block4-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649402 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block4 " "Found entity 1: CordicKernelMag_block4" {  } { { "vhdl/max_frequency/CordicKernelMag_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block3-rtl " "Found design unit 1: CordicKernelMag_block3-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649405 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block3 " "Found entity 1: CordicKernelMag_block3" {  } { { "vhdl/max_frequency/CordicKernelMag_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block2-rtl " "Found design unit 1: CordicKernelMag_block2-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649408 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block2 " "Found entity 1: CordicKernelMag_block2" {  } { { "vhdl/max_frequency/CordicKernelMag_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block1-rtl " "Found design unit 1: CordicKernelMag_block1-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649411 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block1 " "Found entity 1: CordicKernelMag_block1" {  } { { "vhdl/max_frequency/CordicKernelMag_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block-rtl " "Found design unit 1: CordicKernelMag_block-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649416 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block " "Found entity 1: CordicKernelMag_block" {  } { { "vhdl/max_frequency/CordicKernelMag_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/cordickernelmag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/cordickernelmag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag-rtl " "Found design unit 1: CordicKernelMag-rtl" {  } { { "vhdl/max_frequency/CordicKernelMag.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649419 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag " "Found entity 1: CordicKernelMag" {  } { { "vhdl/max_frequency/CordicKernelMag.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/CordicKernelMag.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block10-rtl " "Found design unit 1: Complex3Multiply_block10-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block10.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649424 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block10 " "Found entity 1: Complex3Multiply_block10" {  } { { "vhdl/max_frequency/Complex3Multiply_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block9-rtl " "Found design unit 1: Complex3Multiply_block9-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block9.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block9 " "Found entity 1: Complex3Multiply_block9" {  } { { "vhdl/max_frequency/Complex3Multiply_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block8-rtl " "Found design unit 1: Complex3Multiply_block8-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block8.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block8 " "Found entity 1: Complex3Multiply_block8" {  } { { "vhdl/max_frequency/Complex3Multiply_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block7-rtl " "Found design unit 1: Complex3Multiply_block7-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block7.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block7 " "Found entity 1: Complex3Multiply_block7" {  } { { "vhdl/max_frequency/Complex3Multiply_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block6-rtl " "Found design unit 1: Complex3Multiply_block6-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block6.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649443 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block6 " "Found entity 1: Complex3Multiply_block6" {  } { { "vhdl/max_frequency/Complex3Multiply_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block5-rtl " "Found design unit 1: Complex3Multiply_block5-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block5.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block5 " "Found entity 1: Complex3Multiply_block5" {  } { { "vhdl/max_frequency/Complex3Multiply_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block4-rtl " "Found design unit 1: Complex3Multiply_block4-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block4.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block4 " "Found entity 1: Complex3Multiply_block4" {  } { { "vhdl/max_frequency/Complex3Multiply_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block3-rtl " "Found design unit 1: Complex3Multiply_block3-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block3.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649453 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block3 " "Found entity 1: Complex3Multiply_block3" {  } { { "vhdl/max_frequency/Complex3Multiply_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block2-rtl " "Found design unit 1: Complex3Multiply_block2-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649456 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block2 " "Found entity 1: Complex3Multiply_block2" {  } { { "vhdl/max_frequency/Complex3Multiply_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block1-rtl " "Found design unit 1: Complex3Multiply_block1-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649459 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block1 " "Found entity 1: Complex3Multiply_block1" {  } { { "vhdl/max_frequency/Complex3Multiply_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block-rtl " "Found design unit 1: Complex3Multiply_block-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649462 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block " "Found entity 1: Complex3Multiply_block" {  } { { "vhdl/max_frequency/Complex3Multiply_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency/complex3multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency/complex3multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply-rtl " "Found design unit 1: Complex3Multiply-rtl" {  } { { "vhdl/max_frequency/Complex3Multiply.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649465 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply " "Found entity 1: Complex3Multiply" {  } { { "vhdl/max_frequency/Complex3Multiply.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/Complex3Multiply.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency_top-arch " "Found design unit 1: max_frequency_top-arch" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649468 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_frequency_top " "Found entity 1: max_frequency_top" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_index_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_index_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_calculator-calculator " "Found design unit 1: max_index_calculator-calculator" {  } { { "vhdl/max_index_calculator.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_calculator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649470 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_index_calculator " "Found entity 1: max_index_calculator" {  } { { "vhdl/max_index_calculator.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_calculator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609259649470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259649470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "max_frequency_top " "Elaborating entity \"max_frequency_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609259650141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_data_re_signal max_frequency_top.vhd(22) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(22): object \"fft_data_re_signal\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650144 "|max_frequency_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_data_im_signal max_frequency_top.vhd(23) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(23): object \"fft_data_im_signal\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650144 "|max_frequency_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_out_signal max_frequency_top.vhd(24) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(24): object \"ce_out_signal\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650144 "|max_frequency_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_max_signal max_frequency_top.vhd(25) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(25): object \"f_max_signal\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650144 "|max_frequency_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_frequency max_frequency:u_Max_Frequency " "Elaborating entity \"max_frequency\" for hierarchy \"max_frequency:u_Max_Frequency\"" {  } { { "vhdl/max_frequency_top.vhd" "u_Max_Frequency" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_frequency_tc max_frequency:u_Max_Frequency\|max_frequency_tc:u_max_frequency_tc A:rtl " "Elaborating entity \"max_frequency_tc\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|max_frequency_tc:u_max_frequency_tc\"" {  } { { "vhdl/max_frequency/max_frequency.vhd" "u_max_frequency_tc" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/max_frequency.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "serial2parallel max_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel A:rtl " "Elaborating entity \"serial2parallel\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel\"" {  } { { "vhdl/max_frequency/max_frequency.vhd" "u_serial2parallel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/max_frequency.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deserializer_outBypassEn serial2parallel.vhd(55) " "Verilog HDL or VHDL warning at serial2parallel.vhd(55): object \"Deserializer_outBypassEn\" assigned a value but never read" {  } { { "vhdl/max_frequency/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/serial2parallel.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650165 "|max_frequency_top|max_frequency:u_Max_Frequency|serial2parallel:u_serial2parallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_streamer max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer A:rtl " "Elaborating entity \"FFT_streamer\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\"" {  } { { "vhdl/max_frequency/max_frequency.vhd" "u_FFT_streamer" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/max_frequency.vhd" 174 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_HDL_Optimized max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized A:rtl " "Elaborating entity \"FFT_HDL_Optimized\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\"" {  } { { "vhdl/max_frequency/FFT_streamer.vhd" "u_FFT_HDL_Optimized" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_streamer.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld FFT_HDL_Optimized.vhd(2927) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2927): object \"dout_17_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2927 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld FFT_HDL_Optimized.vhd(2938) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2938): object \"dout_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2938 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld FFT_HDL_Optimized.vhd(2943) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2943): object \"dout_19_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2943 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_1 FFT_HDL_Optimized.vhd(2948) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2948): object \"dout_2_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2948 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld FFT_HDL_Optimized.vhd(2964) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2964): object \"dout_9_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2964 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld FFT_HDL_Optimized.vhd(2969) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2969): object \"dout_25_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2969 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_2 FFT_HDL_Optimized.vhd(2974) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2974): object \"dout_2_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2974 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld FFT_HDL_Optimized.vhd(2980) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2980): object \"dout_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2980 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld FFT_HDL_Optimized.vhd(2985) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2985): object \"dout_27_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2985 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_3 FFT_HDL_Optimized.vhd(2990) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2990): object \"dout_2_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2990 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_5_vld FFT_HDL_Optimized.vhd(2993) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2993): object \"twdl_3_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 2993 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_5_vld FFT_HDL_Optimized.vhd(3001) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3001): object \"twdlXdin_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3001 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld FFT_HDL_Optimized.vhd(3012) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3012): object \"dout_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3012 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld FFT_HDL_Optimized.vhd(3017) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3017): object \"dout_21_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3017 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_4 FFT_HDL_Optimized.vhd(3022) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3022): object \"dout_2_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3022 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld FFT_HDL_Optimized.vhd(3028) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3028): object \"dout_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3028 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld FFT_HDL_Optimized.vhd(3033) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3033): object \"dout_23_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3033 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650189 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_5 FFT_HDL_Optimized.vhd(3038) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3038): object \"dout_2_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3038 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_3_vld FFT_HDL_Optimized.vhd(3041) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3041): object \"twdl_3_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3041 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_3_vld FFT_HDL_Optimized.vhd(3049) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3049): object \"twdlXdin_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3049 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld FFT_HDL_Optimized.vhd(3055) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3055): object \"dout_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3055 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld FFT_HDL_Optimized.vhd(3060) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3060): object \"dout_29_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3060 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_6 FFT_HDL_Optimized.vhd(3065) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3065): object \"dout_2_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld FFT_HDL_Optimized.vhd(3071) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3071): object \"dout_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3071 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld FFT_HDL_Optimized.vhd(3076) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3076): object \"dout_31_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3076 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_7 FFT_HDL_Optimized.vhd(3081) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3081): object \"dout_2_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3081 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_7_vld FFT_HDL_Optimized.vhd(3084) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3084): object \"twdl_3_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3084 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_7_vld FFT_HDL_Optimized.vhd(3092) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3092): object \"twdlXdin_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3092 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld_1 FFT_HDL_Optimized.vhd(3097) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3097): object \"dout_5_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3097 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld_1 FFT_HDL_Optimized.vhd(3108) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3108): object \"dout_3_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld_1 FFT_HDL_Optimized.vhd(3113) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3113): object \"dout_7_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_1 FFT_HDL_Optimized.vhd(3118) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3118): object \"dout_4_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_9 FFT_HDL_Optimized.vhd(3131) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3131): object \"dout_2_vld_9\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_10 FFT_HDL_Optimized.vhd(3137) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3137): object \"dout_2_vld_10\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_17_vld FFT_HDL_Optimized.vhd(3147) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3147): object \"twdlXdin_17_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_11 FFT_HDL_Optimized.vhd(3153) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3153): object \"dout_2_vld_11\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_12 FFT_HDL_Optimized.vhd(3159) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3159): object \"dout_2_vld_12\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_21_vld FFT_HDL_Optimized.vhd(3162) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3162): object \"twdl_3_21_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_21_vld FFT_HDL_Optimized.vhd(3170) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3170): object \"twdlXdin_21_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld_1 FFT_HDL_Optimized.vhd(3175) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3175): object \"dout_17_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_13 FFT_HDL_Optimized.vhd(3181) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3181): object \"dout_2_vld_13\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_14 FFT_HDL_Optimized.vhd(3187) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3187): object \"dout_2_vld_14\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_19_vld FFT_HDL_Optimized.vhd(3190) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3190): object \"twdl_3_19_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_19_vld FFT_HDL_Optimized.vhd(3198) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3198): object \"twdlXdin_19_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_15 FFT_HDL_Optimized.vhd(3204) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3204): object \"dout_2_vld_15\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650190 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_16 FFT_HDL_Optimized.vhd(3210) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3210): object \"dout_2_vld_16\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_23_vld FFT_HDL_Optimized.vhd(3213) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3213): object \"twdl_3_23_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_23_vld FFT_HDL_Optimized.vhd(3221) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3221): object \"twdlXdin_23_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld_1 FFT_HDL_Optimized.vhd(3226) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3226): object \"dout_21_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_2 FFT_HDL_Optimized.vhd(3231) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3231): object \"dout_4_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld_1 FFT_HDL_Optimized.vhd(3237) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3237): object \"dout_19_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld_1 FFT_HDL_Optimized.vhd(3242) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3242): object \"dout_23_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_3 FFT_HDL_Optimized.vhd(3247) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3247): object \"dout_4_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_1 FFT_HDL_Optimized.vhd(3252) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3252): object \"twdl_5_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_18_vld FFT_HDL_Optimized.vhd(3253) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3253): object \"dout_18_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_9_vld FFT_HDL_Optimized.vhd(3264) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3264): object \"twdlXdin_9_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_13_vld FFT_HDL_Optimized.vhd(3267) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3267): object \"twdl_3_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_13_vld FFT_HDL_Optimized.vhd(3275) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3275): object \"twdlXdin_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld_1 FFT_HDL_Optimized.vhd(3280) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3280): object \"dout_9_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_11_vld FFT_HDL_Optimized.vhd(3283) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3283): object \"twdl_3_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_11_vld FFT_HDL_Optimized.vhd(3291) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3291): object \"twdlXdin_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_15_vld FFT_HDL_Optimized.vhd(3294) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3294): object \"twdl_3_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_15_vld FFT_HDL_Optimized.vhd(3302) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3302): object \"twdlXdin_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld_1 FFT_HDL_Optimized.vhd(3307) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3307): object \"dout_13_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_4 FFT_HDL_Optimized.vhd(3312) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3312): object \"dout_4_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld_1 FFT_HDL_Optimized.vhd(3318) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3318): object \"dout_11_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld_1 FFT_HDL_Optimized.vhd(3323) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3323): object \"dout_15_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_5 FFT_HDL_Optimized.vhd(3328) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3328): object \"dout_4_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_2 FFT_HDL_Optimized.vhd(3333) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3333): object \"twdl_5_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_10_vld FFT_HDL_Optimized.vhd(3334) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3334): object \"dout_10_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_25_vld FFT_HDL_Optimized.vhd(3345) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3345): object \"twdlXdin_25_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_29_vld FFT_HDL_Optimized.vhd(3348) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3348): object \"twdl_3_29_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_29_vld FFT_HDL_Optimized.vhd(3356) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3356): object \"twdlXdin_29_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld_1 FFT_HDL_Optimized.vhd(3361) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3361): object \"dout_25_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_27_vld FFT_HDL_Optimized.vhd(3364) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3364): object \"twdl_3_27_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_27_vld FFT_HDL_Optimized.vhd(3372) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3372): object \"twdlXdin_27_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_31_vld FFT_HDL_Optimized.vhd(3375) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3375): object \"twdl_3_31_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650191 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_31_vld FFT_HDL_Optimized.vhd(3383) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3383): object \"twdlXdin_31_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld_1 FFT_HDL_Optimized.vhd(3388) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3388): object \"dout_29_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_6 FFT_HDL_Optimized.vhd(3393) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3393): object \"dout_4_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld_1 FFT_HDL_Optimized.vhd(3399) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3399): object \"dout_27_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld_1 FFT_HDL_Optimized.vhd(3404) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3404): object \"dout_31_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_7 FFT_HDL_Optimized.vhd(3409) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3409): object \"dout_4_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_3 FFT_HDL_Optimized.vhd(3414) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3414): object \"twdl_5_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_26_vld FFT_HDL_Optimized.vhd(3415) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3415): object \"dout_26_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_8 FFT_HDL_Optimized.vhd(3421) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3421): object \"dout_4_vld_8\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_9 FFT_HDL_Optimized.vhd(3427) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3427): object \"dout_4_vld_9\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_4 FFT_HDL_Optimized.vhd(3432) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3432): object \"twdl_5_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_6_vld FFT_HDL_Optimized.vhd(3433) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3433): object \"dout_6_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_10 FFT_HDL_Optimized.vhd(3439) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3439): object \"dout_4_vld_10\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_11 FFT_HDL_Optimized.vhd(3445) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3445): object \"dout_4_vld_11\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_5 FFT_HDL_Optimized.vhd(3450) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3450): object \"twdl_5_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_22_vld FFT_HDL_Optimized.vhd(3451) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3451): object \"dout_22_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_12 FFT_HDL_Optimized.vhd(3457) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3457): object \"dout_4_vld_12\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_13 FFT_HDL_Optimized.vhd(3463) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3463): object \"dout_4_vld_13\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_6 FFT_HDL_Optimized.vhd(3468) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3468): object \"twdl_5_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_14_vld FFT_HDL_Optimized.vhd(3469) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3469): object \"dout_14_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_14 FFT_HDL_Optimized.vhd(3475) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3475): object \"dout_4_vld_14\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_15 FFT_HDL_Optimized.vhd(3481) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3481): object \"dout_4_vld_15\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_7 FFT_HDL_Optimized.vhd(3486) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3486): object \"twdl_5_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_30_vld FFT_HDL_Optimized.vhd(3487) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3487): object \"dout_30_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_8 FFT_HDL_Optimized.vhd(3492) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3492): object \"twdl_5_vld_8\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_16 FFT_HDL_Optimized.vhd(3493) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3493): object \"dout_4_vld_16\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_9 FFT_HDL_Optimized.vhd(3498) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3498): object \"twdl_5_vld_9\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_20_vld FFT_HDL_Optimized.vhd(3499) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3499): object \"dout_20_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_10 FFT_HDL_Optimized.vhd(3504) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3504): object \"twdl_5_vld_10\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3504 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_12_vld FFT_HDL_Optimized.vhd(3505) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3505): object \"dout_12_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_11 FFT_HDL_Optimized.vhd(3510) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3510): object \"twdl_5_vld_11\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650192 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_28_vld FFT_HDL_Optimized.vhd(3511) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3511): object \"dout_28_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650193 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_12 FFT_HDL_Optimized.vhd(3516) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3516): object \"twdl_5_vld_12\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650193 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_8_vld FFT_HDL_Optimized.vhd(3517) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3517): object \"dout_8_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650193 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_13 FFT_HDL_Optimized.vhd(3522) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3522): object \"twdl_5_vld_13\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650193 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_24_vld FFT_HDL_Optimized.vhd(3523) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3523): object \"dout_24_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3523 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650193 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_14 FFT_HDL_Optimized.vhd(3528) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3528): object \"twdl_5_vld_14\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3528 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650193 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_16_vld FFT_HDL_Optimized.vhd(3529) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3529): object \"dout_16_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3529 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650193 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_15 FFT_HDL_Optimized.vhd(3534) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3534): object \"twdl_5_vld_15\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650193 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_32_vld FFT_HDL_Optimized.vhd(3535) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3535): object \"dout_32_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650193 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3540 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3557 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3574 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3592 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3609 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3626 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2 A:rtl " "Elaborating entity \"TWDLROM_3_2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3644 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3655 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3677 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block11 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block11\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3694 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3711 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3729 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3746 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3763 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5 A:rtl " "Elaborating entity \"TWDLROM_3_5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3781 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6 A:rtl " "Elaborating entity \"TWDLROM_3_6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3792 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3803 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650256 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block1.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block1.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650258 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block1.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3825 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3842 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block9 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block9\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3859 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3876 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3894 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3911 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3928 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3 A:rtl " "Elaborating entity \"TWDLROM_3_3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3946 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4 A:rtl " "Elaborating entity \"TWDLROM_3_4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3957 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3968 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650305 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650308 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 3990 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block13 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block13\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4007 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4024 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4042 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_1_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4059 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4076 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7 A:rtl " "Elaborating entity \"TWDLROM_3_7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4094 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8 A:rtl " "Elaborating entity \"TWDLROM_3_8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block2.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block2.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650359 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block5:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block5:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block2.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4190 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4207 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2 A:rtl " "Elaborating entity \"TWDLROM_5_2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4225 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4236 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650393 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block27 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex3Multiply_block27:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block27\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex3Multiply_block27:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4258 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4276 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_18 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18 A:rtl " "Elaborating entity \"TWDLROM_3_18\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_18" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4294 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4305 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block13 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex3Multiply_block13:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block13\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex3Multiply_block13:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block7.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block7.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block11 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block11\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4327 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4345 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_21 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21 A:rtl " "Elaborating entity \"TWDLROM_3_21\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4363 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_22 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22 A:rtl " "Elaborating entity \"TWDLROM_3_22\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_22" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4374 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block9 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4385 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block9.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block9.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650433 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block16 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block16:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block16\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block16:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block17 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block17:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block17\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block17:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block9.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4407 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block9 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block9\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4424 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4442 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_19 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19 A:rtl " "Elaborating entity \"TWDLROM_3_19\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4460 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_20 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20 A:rtl " "Elaborating entity \"TWDLROM_3_20\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_20" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4471 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4482 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block8.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block8.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650465 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block14:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block14:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block15 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block15:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block15\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block15:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block8.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block13 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block13\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4504 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_2_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4522 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_23 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23 A:rtl " "Elaborating entity \"TWDLROM_3_23\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4540 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_24 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24 A:rtl " "Elaborating entity \"TWDLROM_3_24\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_24" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4551 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4562 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block10.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block10.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650496 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block18 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block18:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block18\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block18:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block19 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block19\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block10.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block9 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4584 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4601 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4619 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4636 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4653 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_18 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18 A:rtl " "Elaborating entity \"TWDLROM_5_18\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_18" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4671 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4682 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650525 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block7.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block7.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block7.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650528 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block35 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex3Multiply_block35:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block35\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex3Multiply_block35:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block7.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block7.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10 A:rtl " "Elaborating entity \"TWDLROM_3_10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4704 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4715 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex3Multiply_block6:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex3Multiply_block6:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block3.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block3.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_13 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13 A:rtl " "Elaborating entity \"TWDLROM_3_13\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4737 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14 A:rtl " "Elaborating entity \"TWDLROM_3_14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_14" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4748 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4759 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block5.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block5.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650554 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block9 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block9\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block10:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block10:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block5.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4781 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_11 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11 A:rtl " "Elaborating entity \"TWDLROM_3_11\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4798 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12 A:rtl " "Elaborating entity \"TWDLROM_3_12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_12" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4809 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4820 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block4.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block4.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650583 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block7:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block7:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block8:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block8:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block4.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_15 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15 A:rtl " "Elaborating entity \"TWDLROM_3_15\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4842 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_16 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16 A:rtl " "Elaborating entity \"TWDLROM_3_16\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_16" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4853 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4864 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block6.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block6.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650602 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block11 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block11:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block11\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block11:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block6.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4886 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4903 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4921 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4938 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4955 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10 A:rtl " "Elaborating entity \"TWDLROM_5_10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4973 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 4984 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block3.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block3.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block3.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650642 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block31 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex3Multiply_block31:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block31\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex3Multiply_block31:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block3.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block3.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_26 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26 A:rtl " "Elaborating entity \"TWDLROM_3_26\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_26" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5006 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block11 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5017 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block20 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex3Multiply_block20:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block20\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex3Multiply_block20:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block11.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block11.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_29 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29 A:rtl " "Elaborating entity \"TWDLROM_3_29\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5039 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_30 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30 A:rtl " "Elaborating entity \"TWDLROM_3_30\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_30" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5050 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block13 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5061 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block13.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block13.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650670 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block23 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block23:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block23\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block23:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block24 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block24:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block24\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block24:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block13.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block11 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5083 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_27 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27 A:rtl " "Elaborating entity \"TWDLROM_3_27\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_28 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28 A:rtl " "Elaborating entity \"TWDLROM_3_28\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_28" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650694 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block12.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block12.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650696 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block21 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block21\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block22 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block22:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block22\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block22:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block12.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_31 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31 A:rtl " "Elaborating entity \"TWDLROM_3_31\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_32 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32 A:rtl " "Elaborating entity \"TWDLROM_3_32\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_3_32" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5166 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650710 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block14.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block14.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650712 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block25 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block25:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block25\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block25:u_MUL3_1\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block26 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block26:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block26\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block26:u_MUL3_2\"" {  } { { "vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/TWDLMULT_SDNF1_3_block14.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block13 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5188 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block11 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block11\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5205 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5223 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_3_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5240 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5257 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_26 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26 A:rtl " "Elaborating entity \"TWDLROM_5_26\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_26" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5275 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block11 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block11\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5286 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block11.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block11.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block11.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650746 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block39 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex3Multiply_block39:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block39\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex3Multiply_block39:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block11.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block11.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5308 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5326 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6 A:rtl " "Elaborating entity \"TWDLROM_5_6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5344 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5355 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650761 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block1.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block1.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block1.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650764 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block29 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex3Multiply_block29:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block29\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex3Multiply_block29:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block1.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block1.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block9 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block9\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5377 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5395 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_22 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22 A:rtl " "Elaborating entity \"TWDLROM_5_22\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_22" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5413 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block9 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block9\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5424 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block9.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block9.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block9.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650785 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block37 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex3Multiply_block37:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block37\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex3Multiply_block37:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block9.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block9.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5446 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5464 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14 A:rtl " "Elaborating entity \"TWDLROM_5_14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_14" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5482 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5493 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block5.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block5.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block5.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650808 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block33 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex3Multiply_block33:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block33\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex3Multiply_block33:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block5.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block5.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block13 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block13\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5515 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF2_4_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5533 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_30 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30 A:rtl " "Elaborating entity \"TWDLROM_5_30\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_30" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5551 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block13 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block13\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5562 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block13.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block13.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block13.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650826 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block41 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex3Multiply_block41:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block41\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex3Multiply_block41:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block13.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block13.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4 A:rtl " "Elaborating entity \"TWDLROM_5_4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5584 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5595 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650842 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block28 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex3Multiply_block28:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block28\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex3Multiply_block28:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_20 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20 A:rtl " "Elaborating entity \"TWDLROM_5_20\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_20" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5617 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5628 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650857 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block8.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block8.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block8.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650860 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block36 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex3Multiply_block36:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block36\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex3Multiply_block36:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block8.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block8.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12 A:rtl " "Elaborating entity \"TWDLROM_5_12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_12" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5650 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5661 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block4.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block4.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block4.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650874 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block32 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex3Multiply_block32:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block32\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex3Multiply_block32:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block4.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block4.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_28 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28 A:rtl " "Elaborating entity \"TWDLROM_5_28\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_28" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5683 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5694 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block12.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block12.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block12.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650885 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block40 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex3Multiply_block40:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block40\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex3Multiply_block40:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block12.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block12.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8 A:rtl " "Elaborating entity \"TWDLROM_5_8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5716 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5727 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block2.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block2.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block2.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650897 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block30 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex3Multiply_block30:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block30\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex3Multiply_block30:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block2.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block2.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_24 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24 A:rtl " "Elaborating entity \"TWDLROM_5_24\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_24" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5749 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5760 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block10.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block10.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block10.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650910 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block38 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex3Multiply_block38:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block38\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex3Multiply_block38:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block10.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block10.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_16 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16 A:rtl " "Elaborating entity \"TWDLROM_5_16\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_16" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5782 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5793 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block6.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block6.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block6.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650925 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block34 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex3Multiply_block34:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block34\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex3Multiply_block34:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block6.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block6.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_32 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32 A:rtl " "Elaborating entity \"TWDLROM_5_32\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_twdlROM_5_32" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5815 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\"" {  } { { "vhdl/max_frequency/FFT_HDL_Optimized.vhd" "u_SDNF1_5_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/FFT_HDL_Optimized.vhd" 5826 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block14.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block14.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block14.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650937 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block42 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex3Multiply_block42:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block42\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex3Multiply_block42:u_MUL3_2\"" {  } { { "vhdl/max_frequency/RADIX22FFT_SDNF1_5_block14.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/RADIX22FFT_SDNF1_5_block14.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "frequency_max max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max A:rtl " "Elaborating entity \"frequency_max\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\"" {  } { { "vhdl/max_frequency/max_frequency.vhd" "u_frequency_max" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/max_frequency.vhd" 186 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "index_finder max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder A:rtl " "Elaborating entity \"index_finder\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\"" {  } { { "vhdl/max_frequency/frequency_max.vhd" "u_index_finder" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/frequency_max.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "for_each max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1 A:rtl " "Elaborating entity \"for_each\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\"" {  } { { "vhdl/max_frequency/index_finder.vhd" "u_for_each_instance1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/index_finder.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yout11 for_each.vhd(271) " "Verilog HDL or VHDL warning at for_each.vhd(271): object \"yout11\" assigned a value but never read" {  } { { "vhdl/max_frequency/for_each.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609259650958 "|max_frequency_top|max_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Quadrant_Mapper max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper A:rtl " "Elaborating entity \"Quadrant_Mapper\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_QuadrantMapper" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration A:rtl " "Elaborating entity \"CordicKernelMag\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 294 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1 A:rtl " "Elaborating entity \"CordicKernelMag_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 302 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block1 max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2 A:rtl " "Elaborating entity \"CordicKernelMag_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 310 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block2 max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3 A:rtl " "Elaborating entity \"CordicKernelMag_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 318 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block3 max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4 A:rtl " "Elaborating entity \"CordicKernelMag_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 326 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block4 max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5 A:rtl " "Elaborating entity \"CordicKernelMag_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 334 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block5 max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6 A:rtl " "Elaborating entity \"CordicKernelMag_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 342 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block6 max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7 A:rtl " "Elaborating entity \"CordicKernelMag_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 350 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block7 max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8 A:rtl " "Elaborating entity \"CordicKernelMag_block7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 358 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block8 max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9 A:rtl " "Elaborating entity \"CordicKernelMag_block8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 366 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259650997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block9 max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10 A:rtl " "Elaborating entity \"CordicKernelMag_block9\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10\"" {  } { { "vhdl/max_frequency/for_each.vhd" "u_Iteration10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/for_each.vhd" 374 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259651000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Maximum max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_max_frequency_frequency_max_index_finder_Maximum A:rtl " "Elaborating entity \"Maximum\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_max_frequency_frequency_max_index_finder_Maximum\"" {  } { { "vhdl/max_frequency/index_finder.vhd" "u_max_frequency_max_frequency_frequency_max_index_finder_Maximum" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/index_finder.vhd" 494 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259651299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "index2frequency max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index2frequency:u_index2frequency A:rtl " "Elaborating entity \"index2frequency\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index2frequency:u_index2frequency\"" {  } { { "vhdl/max_frequency/frequency_max.vhd" "u_index2frequency" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/frequency_max.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259651307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fmax_calculation max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index2frequency:u_index2frequency\|fmax_calculation:u_fmax_calculation A:rtl " "Elaborating entity \"fmax_calculation\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index2frequency:u_index2frequency\|fmax_calculation:u_fmax_calculation\"" {  } { { "vhdl/max_frequency/index2frequency.vhd" "u_fmax_calculation" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency/index2frequency.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259651311 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609259662128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[5\] GND " "Pin \"index_max\[5\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[6\] GND " "Pin \"index_max\[6\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[7\] GND " "Pin \"index_max\[7\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[8\] GND " "Pin \"index_max\[8\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[9\] GND " "Pin \"index_max\[9\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[10\] GND " "Pin \"index_max\[10\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[11\] GND " "Pin \"index_max\[11\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[12\] GND " "Pin \"index_max\[12\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[13\] GND " "Pin \"index_max\[13\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[14\] GND " "Pin \"index_max\[14\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[15\] GND " "Pin \"index_max\[15\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[16\] GND " "Pin \"index_max\[16\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[17\] GND " "Pin \"index_max\[17\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[18\] GND " "Pin \"index_max\[18\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[19\] GND " "Pin \"index_max\[19\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[20\] GND " "Pin \"index_max\[20\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[21\] GND " "Pin \"index_max\[21\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[22\] GND " "Pin \"index_max\[22\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[23\] GND " "Pin \"index_max\[23\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[24\] GND " "Pin \"index_max\[24\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[25\] GND " "Pin \"index_max\[25\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[26\] GND " "Pin \"index_max\[26\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[27\] GND " "Pin \"index_max\[27\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[28\] GND " "Pin \"index_max\[28\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[29\] GND " "Pin \"index_max\[29\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[30\] GND " "Pin \"index_max\[30\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[31\] GND " "Pin \"index_max\[31\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609259676197 "|max_frequency_top|index_max[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609259676197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1408 " "1408 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609259686308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609259690663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609259690663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42463 " "Implemented 42463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609259694503 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609259694503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42271 " "Implemented 42271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609259694503 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "132 " "Implemented 132 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1609259694503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609259694503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5470 " "Peak virtual memory: 5470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609259694753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 29 17:34:54 2020 " "Processing ended: Tue Dec 29 17:34:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609259694753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609259694753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609259694753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609259694753 ""}
