sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux3b_w_en.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux3b_w_en.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/register_bank_easy.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/register_bank_easy.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel2b.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel2b.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel3b.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel3b.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel4b.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel4b.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel5b.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel5b.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux5b_w_en.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux5b_w_en.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux2b_w_en.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux2b_w_en.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/register_bank.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/register_bank.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_6bit_sel.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_6bit_sel.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux4b_w_en.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux4b_w_en.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel6b.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel6b.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque2.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque2.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux6b_w_en.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux6b_w_en.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_2bit_sel.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_2bit_sel.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_3bit_sel.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_3bit_sel.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_4bit_sel.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_4bit_sel.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_5bit_sel.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_5bit_sel.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque_3.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque_3.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux3b_w_en.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux3b_w_en.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel3b.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel3b.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel4b.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel4b.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel5b.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel5b.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux5b_w_en.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux5b_w_en.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/register_bank.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/register_bank.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_6bit_sel.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_6bit_sel.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux4b_w_en.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux4b_w_en.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel6b.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel6b.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque2.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque2.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux6b_w_en.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux6b_w_en.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_3bit_sel.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_3bit_sel.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_4bit_sel.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_4bit_sel.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_5bit_sel.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_5bit_sel.sch
sch2hdl,-intstyle,ise,-family,artix7,-verilog,C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque_3.vf,-w,C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque_3.sch
