#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Dec 20 00:26:54 2024
# Process ID: 13440
# Current directory: D:/Users/Mine/d/crc8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4128 D:\Users\Mine\d\crc8\crc8.xpr
# Log file: D:/Users/Mine/d/crc8/vivado.log
# Journal file: D:/Users/Mine/d/crc8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7a12ticsg325-1L D:/Users/Mine/d/crc8/crc8.xpr
INFO: [Project 1-313] Project file moved from 'C:/code/crc8' since last save.
INFO: [Project 1-563] Overriding project part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'D:/Users/Mine/Users/op200/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/op200/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store' instead.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Users/Mine/d/crc8/crc8.gen/sources_1', nor could it be found using path 'C:/code/crc8/crc8.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1488.621 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: crc8_dvb_s2
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.395 ; gain = 13.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'crc8_dvb_s2' [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:3]
INFO: [Synth 8-6155] done synthesizing module 'crc8_dvb_s2' (1#1) [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.660 ; gain = 66.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.660 ; gain = 66.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.660 ; gain = 66.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.914 ; gain = 217.293
5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1705.914 ; gain = 217.293
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 00:48:53 2024...
