Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Nov 24 15:22:10 2024
| Host         : LAPTOP-ARIBH9A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_extend_timing_summary_routed.rpt -pb uart_loopback_extend_timing_summary_routed.pb -rpx uart_loopback_extend_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback_extend
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.150        0.000                      0                   88        0.183        0.000                      0                   88        9.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.150        0.000                      0                   88        0.183        0.000                      0                   88        9.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.150ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.215ns (31.801%)  route 2.606ns (68.199%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 25.002 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.747     5.454    u_uart_tx/CLK
    SLICE_X37Y36         FDCE                                         r  u_uart_tx/baud_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_uart_tx/baud_cnt_reg[4]/Q
                         net (fo=3, routed)           0.816     6.689    u_uart_tx/baud_cnt[4]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.324     7.013 r  u_uart_tx/baud_cnt[12]_i_4/O
                         net (fo=1, routed)           0.671     7.684    u_uart_tx/baud_cnt[12]_i_4_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.348     8.032 f  u_uart_tx/baud_cnt[12]_i_3__0/O
                         net (fo=13, routed)          1.119     9.151    u_uart_tx/baud_cnt[12]_i_3__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.275 r  u_uart_tx/baud_cnt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.275    u_uart_tx/baud_cnt[10]_i_1__0_n_0
    SLICE_X37Y38         FDCE                                         r  u_uart_tx/baud_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.572    25.002    u_uart_tx/CLK
    SLICE_X37Y38         FDCE                                         r  u_uart_tx/baud_cnt_reg[10]/C
                         clock pessimism              0.429    25.431    
                         clock uncertainty           -0.035    25.396    
    SLICE_X37Y38         FDCE (Setup_fdce_C_D)        0.029    25.425    u_uart_tx/baud_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 16.150    

Slack (MET) :             16.162ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.215ns (31.884%)  route 2.596ns (68.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 25.002 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.747     5.454    u_uart_tx/CLK
    SLICE_X37Y36         FDCE                                         r  u_uart_tx/baud_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_uart_tx/baud_cnt_reg[4]/Q
                         net (fo=3, routed)           0.816     6.689    u_uart_tx/baud_cnt[4]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.324     7.013 r  u_uart_tx/baud_cnt[12]_i_4/O
                         net (fo=1, routed)           0.671     7.684    u_uart_tx/baud_cnt[12]_i_4_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.348     8.032 f  u_uart_tx/baud_cnt[12]_i_3__0/O
                         net (fo=13, routed)          1.109     9.141    u_uart_tx/baud_cnt[12]_i_3__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.265 r  u_uart_tx/baud_cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000     9.265    u_uart_tx/baud_cnt[11]_i_1__0_n_0
    SLICE_X37Y38         FDCE                                         r  u_uart_tx/baud_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.572    25.002    u_uart_tx/CLK
    SLICE_X37Y38         FDCE                                         r  u_uart_tx/baud_cnt_reg[11]/C
                         clock pessimism              0.429    25.431    
                         clock uncertainty           -0.035    25.396    
    SLICE_X37Y38         FDCE (Setup_fdce_C_D)        0.031    25.427    u_uart_tx/baud_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         25.427    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                 16.162    

Slack (MET) :             16.168ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 1.243ns (32.297%)  route 2.606ns (67.703%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 25.002 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.747     5.454    u_uart_tx/CLK
    SLICE_X37Y36         FDCE                                         r  u_uart_tx/baud_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_uart_tx/baud_cnt_reg[4]/Q
                         net (fo=3, routed)           0.816     6.689    u_uart_tx/baud_cnt[4]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.324     7.013 r  u_uart_tx/baud_cnt[12]_i_4/O
                         net (fo=1, routed)           0.671     7.684    u_uart_tx/baud_cnt[12]_i_4_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.348     8.032 f  u_uart_tx/baud_cnt[12]_i_3__0/O
                         net (fo=13, routed)          1.119     9.151    u_uart_tx/baud_cnt[12]_i_3__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.152     9.303 r  u_uart_tx/baud_cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     9.303    u_uart_tx/baud_cnt[12]_i_1__0_n_0
    SLICE_X37Y38         FDCE                                         r  u_uart_tx/baud_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.572    25.002    u_uart_tx/CLK
    SLICE_X37Y38         FDCE                                         r  u_uart_tx/baud_cnt_reg[12]/C
                         clock pessimism              0.429    25.431    
                         clock uncertainty           -0.035    25.396    
    SLICE_X37Y38         FDCE (Setup_fdce_C_D)        0.075    25.471    u_uart_tx/baud_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                 16.168    

Slack (MET) :             16.178ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.243ns (32.381%)  route 2.596ns (67.619%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 25.002 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.747     5.454    u_uart_tx/CLK
    SLICE_X37Y36         FDCE                                         r  u_uart_tx/baud_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_uart_tx/baud_cnt_reg[4]/Q
                         net (fo=3, routed)           0.816     6.689    u_uart_tx/baud_cnt[4]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.324     7.013 r  u_uart_tx/baud_cnt[12]_i_4/O
                         net (fo=1, routed)           0.671     7.684    u_uart_tx/baud_cnt[12]_i_4_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.348     8.032 f  u_uart_tx/baud_cnt[12]_i_3__0/O
                         net (fo=13, routed)          1.109     9.141    u_uart_tx/baud_cnt[12]_i_3__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.152     9.293 r  u_uart_tx/baud_cnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.293    u_uart_tx/baud_cnt[9]_i_1__0_n_0
    SLICE_X37Y38         FDCE                                         r  u_uart_tx/baud_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.572    25.002    u_uart_tx/CLK
    SLICE_X37Y38         FDCE                                         r  u_uart_tx/baud_cnt_reg[9]/C
                         clock pessimism              0.429    25.431    
                         clock uncertainty           -0.035    25.396    
    SLICE_X37Y38         FDCE (Setup_fdce_C_D)        0.075    25.471    u_uart_tx/baud_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                 16.178    

Slack (MET) :             16.281ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.963ns (28.187%)  route 2.453ns (71.813%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 25.001 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.748     5.455    u_uart_tx/CLK
    SLICE_X37Y37         FDCE                                         r  u_uart_tx/baud_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.419     5.874 f  u_uart_tx/baud_cnt_reg[8]/Q
                         net (fo=3, routed)           0.875     6.749    u_uart_tx/baud_cnt[8]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.296     7.045 f  u_uart_tx/tx_cnt[3]_i_5/O
                         net (fo=1, routed)           0.414     7.459    u_uart_tx/tx_cnt[3]_i_5_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  u_uart_tx/tx_cnt[3]_i_3/O
                         net (fo=2, routed)           0.815     8.398    u_uart_tx/tx_cnt[3]_i_3_n_0
    SLICE_X39Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  u_uart_tx/tx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.349     8.872    u_uart_tx/tx_cnt[3]_i_1_n_0
    SLICE_X40Y35         FDCE                                         r  u_uart_tx/tx_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.571    25.001    u_uart_tx/CLK
    SLICE_X40Y35         FDCE                                         r  u_uart_tx/tx_cnt_reg[0]/C
                         clock pessimism              0.392    25.393    
                         clock uncertainty           -0.035    25.358    
    SLICE_X40Y35         FDCE (Setup_fdce_C_CE)      -0.205    25.153    u_uart_tx/tx_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.153    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                 16.281    

Slack (MET) :             16.281ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.963ns (28.187%)  route 2.453ns (71.813%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 25.001 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.748     5.455    u_uart_tx/CLK
    SLICE_X37Y37         FDCE                                         r  u_uart_tx/baud_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.419     5.874 f  u_uart_tx/baud_cnt_reg[8]/Q
                         net (fo=3, routed)           0.875     6.749    u_uart_tx/baud_cnt[8]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.296     7.045 f  u_uart_tx/tx_cnt[3]_i_5/O
                         net (fo=1, routed)           0.414     7.459    u_uart_tx/tx_cnt[3]_i_5_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  u_uart_tx/tx_cnt[3]_i_3/O
                         net (fo=2, routed)           0.815     8.398    u_uart_tx/tx_cnt[3]_i_3_n_0
    SLICE_X39Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  u_uart_tx/tx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.349     8.872    u_uart_tx/tx_cnt[3]_i_1_n_0
    SLICE_X40Y35         FDCE                                         r  u_uart_tx/tx_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.571    25.001    u_uart_tx/CLK
    SLICE_X40Y35         FDCE                                         r  u_uart_tx/tx_cnt_reg[1]/C
                         clock pessimism              0.392    25.393    
                         clock uncertainty           -0.035    25.358    
    SLICE_X40Y35         FDCE (Setup_fdce_C_CE)      -0.205    25.153    u_uart_tx/tx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.153    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                 16.281    

Slack (MET) :             16.281ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.963ns (28.187%)  route 2.453ns (71.813%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 25.001 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.748     5.455    u_uart_tx/CLK
    SLICE_X37Y37         FDCE                                         r  u_uart_tx/baud_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.419     5.874 f  u_uart_tx/baud_cnt_reg[8]/Q
                         net (fo=3, routed)           0.875     6.749    u_uart_tx/baud_cnt[8]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.296     7.045 f  u_uart_tx/tx_cnt[3]_i_5/O
                         net (fo=1, routed)           0.414     7.459    u_uart_tx/tx_cnt[3]_i_5_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  u_uart_tx/tx_cnt[3]_i_3/O
                         net (fo=2, routed)           0.815     8.398    u_uart_tx/tx_cnt[3]_i_3_n_0
    SLICE_X39Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  u_uart_tx/tx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.349     8.872    u_uart_tx/tx_cnt[3]_i_1_n_0
    SLICE_X40Y35         FDCE                                         r  u_uart_tx/tx_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.571    25.001    u_uart_tx/CLK
    SLICE_X40Y35         FDCE                                         r  u_uart_tx/tx_cnt_reg[2]/C
                         clock pessimism              0.392    25.393    
                         clock uncertainty           -0.035    25.358    
    SLICE_X40Y35         FDCE (Setup_fdce_C_CE)      -0.205    25.153    u_uart_tx/tx_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.153    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                 16.281    

Slack (MET) :             16.359ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.963ns (28.243%)  route 2.447ns (71.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.748     5.455    u_uart_tx/CLK
    SLICE_X37Y37         FDCE                                         r  u_uart_tx/baud_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.419     5.874 f  u_uart_tx/baud_cnt_reg[8]/Q
                         net (fo=3, routed)           0.875     6.749    u_uart_tx/baud_cnt[8]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.296     7.045 f  u_uart_tx/tx_cnt[3]_i_5/O
                         net (fo=1, routed)           0.414     7.459    u_uart_tx/tx_cnt[3]_i_5_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  u_uart_tx/tx_cnt[3]_i_3/O
                         net (fo=2, routed)           0.815     8.398    u_uart_tx/tx_cnt[3]_i_3_n_0
    SLICE_X39Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.522 r  u_uart_tx/tx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.342     8.865    u_uart_tx/tx_cnt[3]_i_1_n_0
    SLICE_X38Y34         FDCE                                         r  u_uart_tx/tx_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.569    24.999    u_uart_tx/CLK
    SLICE_X38Y34         FDCE                                         r  u_uart_tx/tx_cnt_reg[3]/C
                         clock pessimism              0.429    25.428    
                         clock uncertainty           -0.035    25.393    
    SLICE_X38Y34         FDCE (Setup_fdce_C_CE)      -0.169    25.224    u_uart_tx/tx_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.224    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                 16.359    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/rx_data_t_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.828ns (22.916%)  route 2.785ns (77.084%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 25.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X40Y39         FDCE                                         r  u_uart_rx/baud_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.456     5.915 f  u_uart_rx/baud_cnt_reg[12]/Q
                         net (fo=16, routed)          1.181     7.096    u_uart_rx/baud_cnt[12]
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  u_uart_rx/uart_rx_done_i_3/O
                         net (fo=3, routed)           0.565     7.785    u_uart_rx/uart_rx_done_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.909 r  u_uart_rx/rx_data_t[6]_i_4/O
                         net (fo=7, routed)           1.039     8.948    u_uart_rx/rx_data_t[6]_i_4_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I1_O)        0.124     9.072 r  u_uart_rx/rx_data_t[5]_i_1/O
                         net (fo=1, routed)           0.000     9.072    u_uart_rx/rx_data_t[5]_i_1_n_0
    SLICE_X38Y35         FDCE                                         r  u_uart_rx/rx_data_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.570    25.000    u_uart_rx/CLK
    SLICE_X38Y35         FDCE                                         r  u_uart_rx/rx_data_t_reg[5]/C
                         clock pessimism              0.392    25.392    
                         clock uncertainty           -0.035    25.357    
    SLICE_X38Y35         FDCE (Setup_fdce_C_D)        0.077    25.434    u_uart_rx/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         25.434    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/rx_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.222%)  route 2.738ns (76.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 25.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X40Y39         FDCE                                         r  u_uart_rx/baud_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.456     5.915 f  u_uart_rx/baud_cnt_reg[12]/Q
                         net (fo=16, routed)          1.181     7.096    u_uart_rx/baud_cnt[12]
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  u_uart_rx/uart_rx_done_i_3/O
                         net (fo=3, routed)           0.966     8.186    u_uart_rx/uart_rx_done_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.310 r  u_uart_rx/rx_data_t[6]_i_5/O
                         net (fo=4, routed)           0.590     8.901    u_uart_rx/rx_data_t[6]_i_5_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.025 r  u_uart_rx/rx_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000     9.025    u_uart_rx/rx_data_t[4]_i_1_n_0
    SLICE_X39Y36         FDCE                                         r  u_uart_rx/rx_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.570    25.000    u_uart_rx/CLK
    SLICE_X39Y36         FDCE                                         r  u_uart_rx/rx_data_t_reg[4]/C
                         clock pessimism              0.392    25.392    
                         clock uncertainty           -0.035    25.357    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.031    25.388    u_uart_rx/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         25.388    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 16.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.536    u_uart_rx/CLK
    SLICE_X39Y35         FDCE                                         r  u_uart_rx/uart_rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u_uart_rx/uart_rx_data_reg[1]/Q
                         net (fo=1, routed)           0.103     1.780    u_uart_tx/D[1]
    SLICE_X39Y34         FDCE                                         r  u_uart_tx/tx_data_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.853     2.051    u_uart_tx/CLK
    SLICE_X39Y34         FDCE                                         r  u_uart_tx/tx_data_t_reg[1]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.047     1.597    u_uart_tx/tx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_t_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.536    u_uart_rx/CLK
    SLICE_X38Y35         FDCE                                         r  u_uart_rx/rx_data_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.164     1.700 r  u_uart_rx/rx_data_t_reg[6]/Q
                         net (fo=2, routed)           0.127     1.827    u_uart_rx/rx_data_t[6]
    SLICE_X39Y35         FDCE                                         r  u_uart_rx/uart_rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     2.052    u_uart_rx/CLK
    SLICE_X39Y35         FDCE                                         r  u_uart_rx/uart_rx_data_reg[6]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X39Y35         FDCE (Hold_fdce_C_D)         0.075     1.624    u_uart_rx/uart_rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/rx_data_t_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.183%)  route 0.170ns (47.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.590     1.540    u_uart_rx/CLK
    SLICE_X40Y38         FDCE                                         r  u_uart_rx/rx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  u_uart_rx/rx_cnt_reg[0]/Q
                         net (fo=13, routed)          0.170     1.852    u_uart_rx/rx_cnt_reg[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.897 r  u_uart_rx/rx_data_t[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    u_uart_rx/rx_data_t[3]_i_1_n_0
    SLICE_X38Y37         FDCE                                         r  u_uart_rx/rx_data_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.855     2.053    u_uart_rx/CLK
    SLICE_X38Y37         FDCE                                         r  u_uart_rx/rx_data_t_reg[3]/C
                         clock pessimism             -0.481     1.572    
    SLICE_X38Y37         FDCE (Hold_fdce_C_D)         0.120     1.692    u_uart_rx/rx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.880%)  route 0.125ns (40.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.538    u_uart_rx/CLK
    SLICE_X40Y36         FDCE                                         r  u_uart_rx/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_uart_rx/rx_flag_reg/Q
                         net (fo=27, routed)          0.125     1.804    u_uart_rx/rx_flag
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.849 r  u_uart_rx/baud_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    u_uart_rx/p_0_in[4]
    SLICE_X41Y36         FDCE                                         r  u_uart_rx/baud_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     2.054    u_uart_rx/CLK
    SLICE_X41Y36         FDCE                                         r  u_uart_rx/baud_cnt_reg[4]/C
                         clock pessimism             -0.503     1.551    
    SLICE_X41Y36         FDCE (Hold_fdce_C_D)         0.091     1.642    u_uart_rx/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_t_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/rx_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.536    u_uart_rx/CLK
    SLICE_X39Y36         FDCE                                         r  u_uart_rx/rx_data_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u_uart_rx/rx_data_t_reg[4]/Q
                         net (fo=2, routed)           0.122     1.799    u_uart_rx/rx_data_t[4]
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  u_uart_rx/rx_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000     1.844    u_uart_rx/rx_data_t[4]_i_1_n_0
    SLICE_X39Y36         FDCE                                         r  u_uart_rx/rx_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     2.052    u_uart_rx/CLK
    SLICE_X39Y36         FDCE                                         r  u_uart_rx/rx_data_t_reg[4]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.092     1.628    u_uart_rx/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.847%)  route 0.173ns (55.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.536    u_uart_rx/CLK
    SLICE_X39Y35         FDCE                                         r  u_uart_rx/uart_rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u_uart_rx/uart_rx_data_reg[5]/Q
                         net (fo=1, routed)           0.173     1.851    u_uart_tx/D[5]
    SLICE_X39Y34         FDCE                                         r  u_uart_tx/tx_data_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.853     2.051    u_uart_tx/CLK
    SLICE_X39Y34         FDCE                                         r  u_uart_tx/tx_data_t_reg[5]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.076     1.626    u_uart_tx/tx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.377%)  route 0.170ns (54.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.536    u_uart_rx/CLK
    SLICE_X36Y36         FDCE                                         r  u_uart_rx/uart_rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u_uart_rx/uart_rx_data_reg[3]/Q
                         net (fo=1, routed)           0.170     1.847    u_uart_tx/D[3]
    SLICE_X37Y35         FDCE                                         r  u_uart_tx/tx_data_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     2.052    u_uart_tx/CLK
    SLICE_X37Y35         FDCE                                         r  u_uart_tx/tx_data_t_reg[3]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X37Y35         FDCE (Hold_fdce_C_D)         0.070     1.621    u_uart_tx/tx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_uart_tx/uart_tx_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.191%)  route 0.156ns (42.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.536    u_uart_tx/CLK
    SLICE_X38Y35         FDCE                                         r  u_uart_tx/uart_tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.164     1.700 r  u_uart_tx/uart_tx_busy_reg/Q
                         net (fo=8, routed)           0.156     1.857    u_uart_tx/uart_tx_busy_reg_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.902 r  u_uart_tx/tx_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.902    u_uart_tx/tx_cnt[3]_i_2_n_0
    SLICE_X38Y34         FDCE                                         r  u_uart_tx/tx_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.853     2.051    u_uart_tx/CLK
    SLICE_X38Y34         FDCE                                         r  u_uart_tx/tx_cnt_reg[3]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X38Y34         FDCE (Hold_fdce_C_D)         0.120     1.670    u_uart_tx/tx_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.419%)  route 0.183ns (49.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.538    u_uart_rx/CLK
    SLICE_X40Y36         FDCE                                         r  u_uart_rx/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_uart_rx/rx_flag_reg/Q
                         net (fo=27, routed)          0.183     1.862    u_uart_rx/rx_flag
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.907 r  u_uart_rx/baud_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_uart_rx/p_0_in[3]
    SLICE_X42Y37         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     2.055    u_uart_rx/CLK
    SLICE_X42Y37         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.120     1.674    u_uart_rx/baud_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.154%)  route 0.178ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.536    u_uart_rx/CLK
    SLICE_X36Y36         FDCE                                         r  u_uart_rx/uart_rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u_uart_rx/uart_rx_data_reg[2]/Q
                         net (fo=1, routed)           0.178     1.856    u_uart_tx/D[2]
    SLICE_X37Y34         FDCE                                         r  u_uart_tx/tx_data_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.853     2.051    u_uart_tx/CLK
    SLICE_X37Y34         FDCE                                         r  u_uart_tx/tx_data_t_reg[2]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X37Y34         FDCE (Hold_fdce_C_D)         0.070     1.620    u_uart_tx/tx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y36   u_uart_rx/baud_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y39   u_uart_rx/baud_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y39   u_uart_rx/baud_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y39   u_uart_rx/baud_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y37   u_uart_rx/baud_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y37   u_uart_rx/baud_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y37   u_uart_rx/baud_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y36   u_uart_rx/baud_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y38   u_uart_rx/baud_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y36   u_uart_rx/baud_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y36   u_uart_rx/baud_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y36   u_uart_rx/rx_flag_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y35   u_uart_tx/tx_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y35   u_uart_tx/tx_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y35   u_uart_tx/tx_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y34   u_uart_tx/tx_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y34   u_uart_tx/tx_data_t_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y34   u_uart_tx/tx_data_t_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y34   u_uart_tx/tx_data_t_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y39   u_uart_rx/baud_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y39   u_uart_rx/baud_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y39   u_uart_rx/baud_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y37   u_uart_rx/baud_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y37   u_uart_rx/baud_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y37   u_uart_rx/baud_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y38   u_uart_rx/baud_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y38   u_uart_rx/baud_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y38   u_uart_rx/baud_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y38   u_uart_rx/baud_cnt_reg[8]/C



