// Seed: 2637896742
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output tri0 id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_2;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd19,
    parameter id_10 = 32'd84,
    parameter id_11 = 32'd37,
    parameter id_23 = 32'd98,
    parameter id_6  = 32'd24
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire _id_11;
  inout wire _id_10;
  output logic [7:0] id_9;
  output wire id_8;
  output wire id_7;
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  inout tri1 id_3;
  output wire id_2;
  inout wire _id_1;
  wire id_19;
  ;
  tri0 [1 : id_11] id_20;
  wire [!  (  -1  ) : id_10] id_21;
  wire [id_1 : id_6] id_22;
  logic _id_23;
  ;
  assign id_20 = -1;
  module_0 modCall_1 (
      id_3,
      id_21,
      id_20,
      id_21,
      id_21,
      id_17,
      id_3
  );
  assign id_5 = id_11;
  assign id_9 = id_5;
  wire [id_11 : id_6] id_24;
  assign id_9[id_23] = id_5;
  assign id_3 = 1'b0;
endmodule
