
XCOM_Transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d9e8  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800dcb4  0800dcb4  0000ecb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800dd50  0800dd50  0000ed50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800dd58  0800dd58  0000ed58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800dd5c  0800dd5c  0000ed5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000110  24000000  0800dd60  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000bac  24000110  0800de70  0000f110  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000cbc  0800de70  0000fcbc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000f110  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001dceb  00000000  00000000  0000f13e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000041d2  00000000  00000000  0002ce29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000014a0  00000000  00000000  00031000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000fa1  00000000  00000000  000324a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000369d6  00000000  00000000  00033441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000208fb  00000000  00000000  00069e17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014a14b  00000000  00000000  0008a712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d485d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000054bc  00000000  00000000  001d48a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007c  00000000  00000000  001d9d5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000110 	.word	0x24000110
 80002e8:	00000000 	.word	0x00000000
 80002ec:	0800dc9c 	.word	0x0800dc9c

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000114 	.word	0x24000114
 8000308:	0800dc9c 	.word	0x0800dc9c

0800030c <__aeabi_uldivmod>:
 800030c:	b953      	cbnz	r3, 8000324 <__aeabi_uldivmod+0x18>
 800030e:	b94a      	cbnz	r2, 8000324 <__aeabi_uldivmod+0x18>
 8000310:	2900      	cmp	r1, #0
 8000312:	bf08      	it	eq
 8000314:	2800      	cmpeq	r0, #0
 8000316:	bf1c      	itt	ne
 8000318:	f04f 31ff 	movne.w	r1, #4294967295
 800031c:	f04f 30ff 	movne.w	r0, #4294967295
 8000320:	f000 b988 	b.w	8000634 <__aeabi_idiv0>
 8000324:	f1ad 0c08 	sub.w	ip, sp, #8
 8000328:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800032c:	f000 f806 	bl	800033c <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4770      	bx	lr

0800033c <__udivmoddi4>:
 800033c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000340:	9d08      	ldr	r5, [sp, #32]
 8000342:	468e      	mov	lr, r1
 8000344:	4604      	mov	r4, r0
 8000346:	4688      	mov	r8, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14a      	bne.n	80003e2 <__udivmoddi4+0xa6>
 800034c:	428a      	cmp	r2, r1
 800034e:	4617      	mov	r7, r2
 8000350:	d962      	bls.n	8000418 <__udivmoddi4+0xdc>
 8000352:	fab2 f682 	clz	r6, r2
 8000356:	b14e      	cbz	r6, 800036c <__udivmoddi4+0x30>
 8000358:	f1c6 0320 	rsb	r3, r6, #32
 800035c:	fa01 f806 	lsl.w	r8, r1, r6
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	40b7      	lsls	r7, r6
 8000366:	ea43 0808 	orr.w	r8, r3, r8
 800036a:	40b4      	lsls	r4, r6
 800036c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fbb8 f1fe 	udiv	r1, r8, lr
 8000378:	0c23      	lsrs	r3, r4, #16
 800037a:	fb0e 8811 	mls	r8, lr, r1, r8
 800037e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000382:	fb01 f20c 	mul.w	r2, r1, ip
 8000386:	429a      	cmp	r2, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x62>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000390:	f080 80ea 	bcs.w	8000568 <__udivmoddi4+0x22c>
 8000394:	429a      	cmp	r2, r3
 8000396:	f240 80e7 	bls.w	8000568 <__udivmoddi4+0x22c>
 800039a:	3902      	subs	r1, #2
 800039c:	443b      	add	r3, r7
 800039e:	1a9a      	subs	r2, r3, r2
 80003a0:	b2a3      	uxth	r3, r4
 80003a2:	fbb2 f0fe 	udiv	r0, r2, lr
 80003a6:	fb0e 2210 	mls	r2, lr, r0, r2
 80003aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003ae:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b2:	459c      	cmp	ip, r3
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0x8e>
 80003b6:	18fb      	adds	r3, r7, r3
 80003b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80003bc:	f080 80d6 	bcs.w	800056c <__udivmoddi4+0x230>
 80003c0:	459c      	cmp	ip, r3
 80003c2:	f240 80d3 	bls.w	800056c <__udivmoddi4+0x230>
 80003c6:	443b      	add	r3, r7
 80003c8:	3802      	subs	r0, #2
 80003ca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003ce:	eba3 030c 	sub.w	r3, r3, ip
 80003d2:	2100      	movs	r1, #0
 80003d4:	b11d      	cbz	r5, 80003de <__udivmoddi4+0xa2>
 80003d6:	40f3      	lsrs	r3, r6
 80003d8:	2200      	movs	r2, #0
 80003da:	e9c5 3200 	strd	r3, r2, [r5]
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d905      	bls.n	80003f2 <__udivmoddi4+0xb6>
 80003e6:	b10d      	cbz	r5, 80003ec <__udivmoddi4+0xb0>
 80003e8:	e9c5 0100 	strd	r0, r1, [r5]
 80003ec:	2100      	movs	r1, #0
 80003ee:	4608      	mov	r0, r1
 80003f0:	e7f5      	b.n	80003de <__udivmoddi4+0xa2>
 80003f2:	fab3 f183 	clz	r1, r3
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d146      	bne.n	8000488 <__udivmoddi4+0x14c>
 80003fa:	4573      	cmp	r3, lr
 80003fc:	d302      	bcc.n	8000404 <__udivmoddi4+0xc8>
 80003fe:	4282      	cmp	r2, r0
 8000400:	f200 8105 	bhi.w	800060e <__udivmoddi4+0x2d2>
 8000404:	1a84      	subs	r4, r0, r2
 8000406:	eb6e 0203 	sbc.w	r2, lr, r3
 800040a:	2001      	movs	r0, #1
 800040c:	4690      	mov	r8, r2
 800040e:	2d00      	cmp	r5, #0
 8000410:	d0e5      	beq.n	80003de <__udivmoddi4+0xa2>
 8000412:	e9c5 4800 	strd	r4, r8, [r5]
 8000416:	e7e2      	b.n	80003de <__udivmoddi4+0xa2>
 8000418:	2a00      	cmp	r2, #0
 800041a:	f000 8090 	beq.w	800053e <__udivmoddi4+0x202>
 800041e:	fab2 f682 	clz	r6, r2
 8000422:	2e00      	cmp	r6, #0
 8000424:	f040 80a4 	bne.w	8000570 <__udivmoddi4+0x234>
 8000428:	1a8a      	subs	r2, r1, r2
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000430:	b280      	uxth	r0, r0
 8000432:	b2bc      	uxth	r4, r7
 8000434:	2101      	movs	r1, #1
 8000436:	fbb2 fcfe 	udiv	ip, r2, lr
 800043a:	fb0e 221c 	mls	r2, lr, ip, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb04 f20c 	mul.w	r2, r4, ip
 8000446:	429a      	cmp	r2, r3
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x11e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000450:	d202      	bcs.n	8000458 <__udivmoddi4+0x11c>
 8000452:	429a      	cmp	r2, r3
 8000454:	f200 80e0 	bhi.w	8000618 <__udivmoddi4+0x2dc>
 8000458:	46c4      	mov	ip, r8
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000460:	fb0e 3312 	mls	r3, lr, r2, r3
 8000464:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000468:	fb02 f404 	mul.w	r4, r2, r4
 800046c:	429c      	cmp	r4, r3
 800046e:	d907      	bls.n	8000480 <__udivmoddi4+0x144>
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	f102 30ff 	add.w	r0, r2, #4294967295
 8000476:	d202      	bcs.n	800047e <__udivmoddi4+0x142>
 8000478:	429c      	cmp	r4, r3
 800047a:	f200 80ca 	bhi.w	8000612 <__udivmoddi4+0x2d6>
 800047e:	4602      	mov	r2, r0
 8000480:	1b1b      	subs	r3, r3, r4
 8000482:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000486:	e7a5      	b.n	80003d4 <__udivmoddi4+0x98>
 8000488:	f1c1 0620 	rsb	r6, r1, #32
 800048c:	408b      	lsls	r3, r1
 800048e:	fa22 f706 	lsr.w	r7, r2, r6
 8000492:	431f      	orrs	r7, r3
 8000494:	fa0e f401 	lsl.w	r4, lr, r1
 8000498:	fa20 f306 	lsr.w	r3, r0, r6
 800049c:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a4:	4323      	orrs	r3, r4
 80004a6:	fa00 f801 	lsl.w	r8, r0, r1
 80004aa:	fa1f fc87 	uxth.w	ip, r7
 80004ae:	fbbe f0f9 	udiv	r0, lr, r9
 80004b2:	0c1c      	lsrs	r4, r3, #16
 80004b4:	fb09 ee10 	mls	lr, r9, r0, lr
 80004b8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004bc:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c0:	45a6      	cmp	lr, r4
 80004c2:	fa02 f201 	lsl.w	r2, r2, r1
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x1a0>
 80004c8:	193c      	adds	r4, r7, r4
 80004ca:	f100 3aff 	add.w	sl, r0, #4294967295
 80004ce:	f080 809c 	bcs.w	800060a <__udivmoddi4+0x2ce>
 80004d2:	45a6      	cmp	lr, r4
 80004d4:	f240 8099 	bls.w	800060a <__udivmoddi4+0x2ce>
 80004d8:	3802      	subs	r0, #2
 80004da:	443c      	add	r4, r7
 80004dc:	eba4 040e 	sub.w	r4, r4, lr
 80004e0:	fa1f fe83 	uxth.w	lr, r3
 80004e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004e8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f0:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f4:	45a4      	cmp	ip, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x1ce>
 80004f8:	193c      	adds	r4, r7, r4
 80004fa:	f103 3eff 	add.w	lr, r3, #4294967295
 80004fe:	f080 8082 	bcs.w	8000606 <__udivmoddi4+0x2ca>
 8000502:	45a4      	cmp	ip, r4
 8000504:	d97f      	bls.n	8000606 <__udivmoddi4+0x2ca>
 8000506:	3b02      	subs	r3, #2
 8000508:	443c      	add	r4, r7
 800050a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800050e:	eba4 040c 	sub.w	r4, r4, ip
 8000512:	fba0 ec02 	umull	lr, ip, r0, r2
 8000516:	4564      	cmp	r4, ip
 8000518:	4673      	mov	r3, lr
 800051a:	46e1      	mov	r9, ip
 800051c:	d362      	bcc.n	80005e4 <__udivmoddi4+0x2a8>
 800051e:	d05f      	beq.n	80005e0 <__udivmoddi4+0x2a4>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x1fe>
 8000522:	ebb8 0203 	subs.w	r2, r8, r3
 8000526:	eb64 0409 	sbc.w	r4, r4, r9
 800052a:	fa04 f606 	lsl.w	r6, r4, r6
 800052e:	fa22 f301 	lsr.w	r3, r2, r1
 8000532:	431e      	orrs	r6, r3
 8000534:	40cc      	lsrs	r4, r1
 8000536:	e9c5 6400 	strd	r6, r4, [r5]
 800053a:	2100      	movs	r1, #0
 800053c:	e74f      	b.n	80003de <__udivmoddi4+0xa2>
 800053e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000542:	0c01      	lsrs	r1, r0, #16
 8000544:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000548:	b280      	uxth	r0, r0
 800054a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800054e:	463b      	mov	r3, r7
 8000550:	4638      	mov	r0, r7
 8000552:	463c      	mov	r4, r7
 8000554:	46b8      	mov	r8, r7
 8000556:	46be      	mov	lr, r7
 8000558:	2620      	movs	r6, #32
 800055a:	fbb1 f1f7 	udiv	r1, r1, r7
 800055e:	eba2 0208 	sub.w	r2, r2, r8
 8000562:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000566:	e766      	b.n	8000436 <__udivmoddi4+0xfa>
 8000568:	4601      	mov	r1, r0
 800056a:	e718      	b.n	800039e <__udivmoddi4+0x62>
 800056c:	4610      	mov	r0, r2
 800056e:	e72c      	b.n	80003ca <__udivmoddi4+0x8e>
 8000570:	f1c6 0220 	rsb	r2, r6, #32
 8000574:	fa2e f302 	lsr.w	r3, lr, r2
 8000578:	40b7      	lsls	r7, r6
 800057a:	40b1      	lsls	r1, r6
 800057c:	fa20 f202 	lsr.w	r2, r0, r2
 8000580:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000584:	430a      	orrs	r2, r1
 8000586:	fbb3 f8fe 	udiv	r8, r3, lr
 800058a:	b2bc      	uxth	r4, r7
 800058c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000590:	0c11      	lsrs	r1, r2, #16
 8000592:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000596:	fb08 f904 	mul.w	r9, r8, r4
 800059a:	40b0      	lsls	r0, r6
 800059c:	4589      	cmp	r9, r1
 800059e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a2:	b280      	uxth	r0, r0
 80005a4:	d93e      	bls.n	8000624 <__udivmoddi4+0x2e8>
 80005a6:	1879      	adds	r1, r7, r1
 80005a8:	f108 3cff 	add.w	ip, r8, #4294967295
 80005ac:	d201      	bcs.n	80005b2 <__udivmoddi4+0x276>
 80005ae:	4589      	cmp	r9, r1
 80005b0:	d81f      	bhi.n	80005f2 <__udivmoddi4+0x2b6>
 80005b2:	eba1 0109 	sub.w	r1, r1, r9
 80005b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ba:	fb09 f804 	mul.w	r8, r9, r4
 80005be:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c2:	b292      	uxth	r2, r2
 80005c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005c8:	4542      	cmp	r2, r8
 80005ca:	d229      	bcs.n	8000620 <__udivmoddi4+0x2e4>
 80005cc:	18ba      	adds	r2, r7, r2
 80005ce:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d2:	d2c4      	bcs.n	800055e <__udivmoddi4+0x222>
 80005d4:	4542      	cmp	r2, r8
 80005d6:	d2c2      	bcs.n	800055e <__udivmoddi4+0x222>
 80005d8:	f1a9 0102 	sub.w	r1, r9, #2
 80005dc:	443a      	add	r2, r7
 80005de:	e7be      	b.n	800055e <__udivmoddi4+0x222>
 80005e0:	45f0      	cmp	r8, lr
 80005e2:	d29d      	bcs.n	8000520 <__udivmoddi4+0x1e4>
 80005e4:	ebbe 0302 	subs.w	r3, lr, r2
 80005e8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005ec:	3801      	subs	r0, #1
 80005ee:	46e1      	mov	r9, ip
 80005f0:	e796      	b.n	8000520 <__udivmoddi4+0x1e4>
 80005f2:	eba7 0909 	sub.w	r9, r7, r9
 80005f6:	4449      	add	r1, r9
 80005f8:	f1a8 0c02 	sub.w	ip, r8, #2
 80005fc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000600:	fb09 f804 	mul.w	r8, r9, r4
 8000604:	e7db      	b.n	80005be <__udivmoddi4+0x282>
 8000606:	4673      	mov	r3, lr
 8000608:	e77f      	b.n	800050a <__udivmoddi4+0x1ce>
 800060a:	4650      	mov	r0, sl
 800060c:	e766      	b.n	80004dc <__udivmoddi4+0x1a0>
 800060e:	4608      	mov	r0, r1
 8000610:	e6fd      	b.n	800040e <__udivmoddi4+0xd2>
 8000612:	443b      	add	r3, r7
 8000614:	3a02      	subs	r2, #2
 8000616:	e733      	b.n	8000480 <__udivmoddi4+0x144>
 8000618:	f1ac 0c02 	sub.w	ip, ip, #2
 800061c:	443b      	add	r3, r7
 800061e:	e71c      	b.n	800045a <__udivmoddi4+0x11e>
 8000620:	4649      	mov	r1, r9
 8000622:	e79c      	b.n	800055e <__udivmoddi4+0x222>
 8000624:	eba1 0109 	sub.w	r1, r1, r9
 8000628:	46c4      	mov	ip, r8
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	e7c4      	b.n	80005be <__udivmoddi4+0x282>

08000634 <__aeabi_idiv0>:
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800063e:	4b0d      	ldr	r3, [pc, #52]	@ (8000674 <MX_DMA_Init+0x3c>)
 8000640:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000644:	4a0b      	ldr	r2, [pc, #44]	@ (8000674 <MX_DMA_Init+0x3c>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <MX_DMA_Init+0x3c>)
 8000650:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000654:	f003 0301 	and.w	r3, r3, #1
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800065c:	2200      	movs	r2, #0
 800065e:	2100      	movs	r1, #0
 8000660:	200b      	movs	r0, #11
 8000662:	f000 fefc 	bl	800145e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000666:	200b      	movs	r0, #11
 8000668:	f000 ff13 	bl	8001492 <HAL_NVIC_EnableIRQ>

}
 800066c:	bf00      	nop
 800066e:	3708      	adds	r7, #8
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	58024400 	.word	0x58024400

08000678 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000678:	b480      	push	{r7}
 800067a:	b087      	sub	sp, #28
 800067c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800067e:	4b28      	ldr	r3, [pc, #160]	@ (8000720 <MX_GPIO_Init+0xa8>)
 8000680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000684:	4a26      	ldr	r2, [pc, #152]	@ (8000720 <MX_GPIO_Init+0xa8>)
 8000686:	f043 0304 	orr.w	r3, r3, #4
 800068a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800068e:	4b24      	ldr	r3, [pc, #144]	@ (8000720 <MX_GPIO_Init+0xa8>)
 8000690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000694:	f003 0304 	and.w	r3, r3, #4
 8000698:	617b      	str	r3, [r7, #20]
 800069a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800069c:	4b20      	ldr	r3, [pc, #128]	@ (8000720 <MX_GPIO_Init+0xa8>)
 800069e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006a2:	4a1f      	ldr	r2, [pc, #124]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b19      	ldr	r3, [pc, #100]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006c0:	4a17      	ldr	r2, [pc, #92]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006ca:	4b15      	ldr	r3, [pc, #84]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006d0:	f003 0301 	and.w	r3, r3, #1
 80006d4:	60fb      	str	r3, [r7, #12]
 80006d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d8:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006de:	4a10      	ldr	r2, [pc, #64]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006e0:	f043 0302 	orr.w	r3, r3, #2
 80006e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ee:	f003 0302 	and.w	r3, r3, #2
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006fc:	4a08      	ldr	r2, [pc, #32]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000702:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000706:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <MX_GPIO_Init+0xa8>)
 8000708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800070c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	687b      	ldr	r3, [r7, #4]

}
 8000714:	bf00      	nop
 8000716:	371c      	adds	r7, #28
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	58024400 	.word	0x58024400

08000724 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000728:	f000 f8aa 	bl	8000880 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072c:	f000 fd06 	bl	800113c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000730:	f000 f834 	bl	800079c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000734:	f7ff ffa0 	bl	8000678 <MX_GPIO_Init>
  MX_DMA_Init();
 8000738:	f7ff ff7e 	bl	8000638 <MX_DMA_Init>
  MX_SPI1_Init();
 800073c:	f000 f8d2 	bl	80008e4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8000740:	f00c fd78 	bl	800d234 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000744:	2000      	movs	r0, #0
 8000746:	f000 fb31 	bl	8000dac <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 800074a:	2001      	movs	r0, #1
 800074c:	f000 fb2e 	bl	8000dac <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000750:	2002      	movs	r0, #2
 8000752:	f000 fb2b 	bl	8000dac <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000756:	2101      	movs	r1, #1
 8000758:	2000      	movs	r0, #0
 800075a:	f000 fb9d 	bl	8000e98 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <main+0x74>)
 8000760:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000764:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000766:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <main+0x74>)
 8000768:	2200      	movs	r2, #0
 800076a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800076c:	4b0a      	ldr	r3, [pc, #40]	@ (8000798 <main+0x74>)
 800076e:	2200      	movs	r2, #0
 8000770:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000772:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <main+0x74>)
 8000774:	2200      	movs	r2, #0
 8000776:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000778:	4b07      	ldr	r3, [pc, #28]	@ (8000798 <main+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800077e:	4906      	ldr	r1, [pc, #24]	@ (8000798 <main+0x74>)
 8000780:	2000      	movs	r0, #0
 8000782:	f000 fc19 	bl	8000fb8 <BSP_COM_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d002      	beq.n	8000792 <main+0x6e>
  {
    Error_Handler();
 800078c:	f000 f8a4 	bl	80008d8 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000790:	bf00      	nop
 8000792:	bf00      	nop
 8000794:	e7fd      	b.n	8000792 <main+0x6e>
 8000796:	bf00      	nop
 8000798:	2400012c 	.word	0x2400012c

0800079c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b09c      	sub	sp, #112	@ 0x70
 80007a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007a6:	224c      	movs	r2, #76	@ 0x4c
 80007a8:	2100      	movs	r1, #0
 80007aa:	4618      	mov	r0, r3
 80007ac:	f00d fa4a 	bl	800dc44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b0:	1d3b      	adds	r3, r7, #4
 80007b2:	2220      	movs	r2, #32
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f00d fa44 	bl	800dc44 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007bc:	2002      	movs	r0, #2
 80007be:	f004 fee7 	bl	8005590 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c2:	2300      	movs	r3, #0
 80007c4:	603b      	str	r3, [r7, #0]
 80007c6:	4b2d      	ldr	r3, [pc, #180]	@ (800087c <SystemClock_Config+0xe0>)
 80007c8:	699b      	ldr	r3, [r3, #24]
 80007ca:	4a2c      	ldr	r2, [pc, #176]	@ (800087c <SystemClock_Config+0xe0>)
 80007cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007d0:	6193      	str	r3, [r2, #24]
 80007d2:	4b2a      	ldr	r3, [pc, #168]	@ (800087c <SystemClock_Config+0xe0>)
 80007d4:	699b      	ldr	r3, [r3, #24]
 80007d6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007da:	603b      	str	r3, [r7, #0]
 80007dc:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007de:	bf00      	nop
 80007e0:	4b26      	ldr	r3, [pc, #152]	@ (800087c <SystemClock_Config+0xe0>)
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007ec:	d1f8      	bne.n	80007e0 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80007ee:	2321      	movs	r3, #33	@ 0x21
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80007f8:	2301      	movs	r3, #1
 80007fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fc:	2302      	movs	r3, #2
 80007fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000800:	2302      	movs	r3, #2
 8000802:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000804:	2301      	movs	r3, #1
 8000806:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000808:	2332      	movs	r3, #50	@ 0x32
 800080a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800080c:	2301      	movs	r3, #1
 800080e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000810:	2304      	movs	r3, #4
 8000812:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000814:	2302      	movs	r3, #2
 8000816:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000818:	230c      	movs	r3, #12
 800081a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800081c:	2300      	movs	r3, #0
 800081e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000824:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000828:	4618      	mov	r0, r3
 800082a:	f004 fefb 	bl	8005624 <HAL_RCC_OscConfig>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000834:	f000 f850 	bl	80008d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000838:	233f      	movs	r3, #63	@ 0x3f
 800083a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800083c:	2303      	movs	r3, #3
 800083e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000840:	2300      	movs	r3, #0
 8000842:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000844:	2308      	movs	r3, #8
 8000846:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000848:	2340      	movs	r3, #64	@ 0x40
 800084a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800084c:	2340      	movs	r3, #64	@ 0x40
 800084e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000850:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000854:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000856:	2340      	movs	r3, #64	@ 0x40
 8000858:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	2102      	movs	r1, #2
 800085e:	4618      	mov	r0, r3
 8000860:	f005 faba 	bl	8005dd8 <HAL_RCC_ClockConfig>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800086a:	f000 f835 	bl	80008d8 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800086e:	f005 fc69 	bl	8006144 <HAL_RCC_EnableCSS>
}
 8000872:	bf00      	nop
 8000874:	3770      	adds	r7, #112	@ 0x70
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	58024800 	.word	0x58024800

08000880 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000886:	463b      	mov	r3, r7
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000892:	f000 fe19 	bl	80014c8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000896:	2301      	movs	r3, #1
 8000898:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800089a:	2300      	movs	r3, #0
 800089c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80008a2:	231f      	movs	r3, #31
 80008a4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80008a6:	2387      	movs	r3, #135	@ 0x87
 80008a8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80008ae:	2300      	movs	r3, #0
 80008b0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80008b2:	2301      	movs	r3, #1
 80008b4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80008b6:	2301      	movs	r3, #1
 80008b8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80008ba:	2300      	movs	r3, #0
 80008bc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80008be:	2300      	movs	r3, #0
 80008c0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80008c2:	463b      	mov	r3, r7
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 fe37 	bl	8001538 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80008ca:	2004      	movs	r0, #4
 80008cc:	f000 fe14 	bl	80014f8 <HAL_MPU_Enable>

}
 80008d0:	bf00      	nop
 80008d2:	3710      	adds	r7, #16
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008dc:	b672      	cpsid	i
}
 80008de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e0:	bf00      	nop
 80008e2:	e7fd      	b.n	80008e0 <Error_Handler+0x8>

080008e4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80008e8:	4b27      	ldr	r3, [pc, #156]	@ (8000988 <MX_SPI1_Init+0xa4>)
 80008ea:	4a28      	ldr	r2, [pc, #160]	@ (800098c <MX_SPI1_Init+0xa8>)
 80008ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008ee:	4b26      	ldr	r3, [pc, #152]	@ (8000988 <MX_SPI1_Init+0xa4>)
 80008f0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80008f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80008f6:	4b24      	ldr	r3, [pc, #144]	@ (8000988 <MX_SPI1_Init+0xa4>)
 80008f8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80008fc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008fe:	4b22      	ldr	r3, [pc, #136]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000900:	2207      	movs	r2, #7
 8000902:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000904:	4b20      	ldr	r3, [pc, #128]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800090a:	4b1f      	ldr	r3, [pc, #124]	@ (8000988 <MX_SPI1_Init+0xa4>)
 800090c:	2200      	movs	r2, #0
 800090e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000910:	4b1d      	ldr	r3, [pc, #116]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000912:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000916:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000918:	4b1b      	ldr	r3, [pc, #108]	@ (8000988 <MX_SPI1_Init+0xa4>)
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800091e:	4b1a      	ldr	r3, [pc, #104]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000920:	2200      	movs	r2, #0
 8000922:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000924:	4b18      	ldr	r3, [pc, #96]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000926:	2200      	movs	r2, #0
 8000928:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800092a:	4b17      	ldr	r3, [pc, #92]	@ (8000988 <MX_SPI1_Init+0xa4>)
 800092c:	2200      	movs	r2, #0
 800092e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000930:	4b15      	ldr	r3, [pc, #84]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000932:	2200      	movs	r2, #0
 8000934:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000936:	4b14      	ldr	r3, [pc, #80]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000938:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800093c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800093e:	4b12      	ldr	r3, [pc, #72]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000940:	2200      	movs	r2, #0
 8000942:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000944:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000946:	2200      	movs	r2, #0
 8000948:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800094a:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <MX_SPI1_Init+0xa4>)
 800094c:	2200      	movs	r2, #0
 800094e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000950:	4b0d      	ldr	r3, [pc, #52]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000952:	2200      	movs	r2, #0
 8000954:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000956:	4b0c      	ldr	r3, [pc, #48]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000958:	2200      	movs	r2, #0
 800095a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800095c:	4b0a      	ldr	r3, [pc, #40]	@ (8000988 <MX_SPI1_Init+0xa4>)
 800095e:	2200      	movs	r2, #0
 8000960:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000962:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000964:	2200      	movs	r2, #0
 8000966:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000968:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <MX_SPI1_Init+0xa4>)
 800096a:	2200      	movs	r2, #0
 800096c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800096e:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000970:	2200      	movs	r2, #0
 8000972:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000974:	4804      	ldr	r0, [pc, #16]	@ (8000988 <MX_SPI1_Init+0xa4>)
 8000976:	f007 fba9 	bl	80080cc <HAL_SPI_Init>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000980:	f7ff ffaa 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000984:	bf00      	nop
 8000986:	bd80      	pop	{r7, pc}
 8000988:	2400013c 	.word	0x2400013c
 800098c:	40013000 	.word	0x40013000

08000990 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b0ba      	sub	sp, #232	@ 0xe8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009a8:	f107 0318 	add.w	r3, r7, #24
 80009ac:	22b8      	movs	r2, #184	@ 0xb8
 80009ae:	2100      	movs	r1, #0
 80009b0:	4618      	mov	r0, r3
 80009b2:	f00d f947 	bl	800dc44 <memset>
  if(spiHandle->Instance==SPI1)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a53      	ldr	r2, [pc, #332]	@ (8000b08 <HAL_SPI_MspInit+0x178>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	f040 809f 	bne.w	8000b00 <HAL_SPI_MspInit+0x170>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80009c2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80009c6:	f04f 0300 	mov.w	r3, #0
 80009ca:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009d2:	f107 0318 	add.w	r3, r7, #24
 80009d6:	4618      	mov	r0, r3
 80009d8:	f005 fdb6 	bl	8006548 <HAL_RCCEx_PeriphCLKConfig>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 80009e2:	f7ff ff79 	bl	80008d8 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009e6:	4b49      	ldr	r3, [pc, #292]	@ (8000b0c <HAL_SPI_MspInit+0x17c>)
 80009e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80009ec:	4a47      	ldr	r2, [pc, #284]	@ (8000b0c <HAL_SPI_MspInit+0x17c>)
 80009ee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80009f6:	4b45      	ldr	r3, [pc, #276]	@ (8000b0c <HAL_SPI_MspInit+0x17c>)
 80009f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80009fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a00:	617b      	str	r3, [r7, #20]
 8000a02:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a04:	4b41      	ldr	r3, [pc, #260]	@ (8000b0c <HAL_SPI_MspInit+0x17c>)
 8000a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a0a:	4a40      	ldr	r2, [pc, #256]	@ (8000b0c <HAL_SPI_MspInit+0x17c>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a14:	4b3d      	ldr	r3, [pc, #244]	@ (8000b0c <HAL_SPI_MspInit+0x17c>)
 8000a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a22:	4b3a      	ldr	r3, [pc, #232]	@ (8000b0c <HAL_SPI_MspInit+0x17c>)
 8000a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a28:	4a38      	ldr	r2, [pc, #224]	@ (8000b0c <HAL_SPI_MspInit+0x17c>)
 8000a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a32:	4b36      	ldr	r3, [pc, #216]	@ (8000b0c <HAL_SPI_MspInit+0x17c>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA7     ------> SPI1_MOSI
    PG11     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a40:	2380      	movs	r3, #128	@ 0x80
 8000a42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a46:	2302      	movs	r3, #2
 8000a48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a52:	2300      	movs	r3, #0
 8000a54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a58:	2305      	movs	r3, #5
 8000a5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a62:	4619      	mov	r1, r3
 8000a64:	482a      	ldr	r0, [pc, #168]	@ (8000b10 <HAL_SPI_MspInit+0x180>)
 8000a66:	f003 f931 	bl	8003ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a6a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a72:	2302      	movs	r3, #2
 8000a74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a84:	2305      	movs	r3, #5
 8000a86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a8a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4820      	ldr	r0, [pc, #128]	@ (8000b14 <HAL_SPI_MspInit+0x184>)
 8000a92:	f003 f91b 	bl	8003ccc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream0;
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000a98:	4a20      	ldr	r2, [pc, #128]	@ (8000b1c <HAL_SPI_MspInit+0x18c>)
 8000a9a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8000a9c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000a9e:	2226      	movs	r2, #38	@ 0x26
 8000aa0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000aa4:	2240      	movs	r2, #64	@ 0x40
 8000aa6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000aae:	4b1a      	ldr	r3, [pc, #104]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000ab0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ab4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ab6:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000abc:	4b16      	ldr	r3, [pc, #88]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000ac2:	4b15      	ldr	r3, [pc, #84]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ac8:	4b13      	ldr	r3, [pc, #76]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ace:	4b12      	ldr	r3, [pc, #72]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000ad4:	4810      	ldr	r0, [pc, #64]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000ad6:	f000 fd6f 	bl	80015b8 <HAL_DMA_Init>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <HAL_SPI_MspInit+0x154>
    {
      Error_Handler();
 8000ae0:	f7ff fefa 	bl	80008d8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	4a0c      	ldr	r2, [pc, #48]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000ae8:	679a      	str	r2, [r3, #120]	@ 0x78
 8000aea:	4a0b      	ldr	r2, [pc, #44]	@ (8000b18 <HAL_SPI_MspInit+0x188>)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2100      	movs	r1, #0
 8000af4:	2023      	movs	r0, #35	@ 0x23
 8000af6:	f000 fcb2 	bl	800145e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000afa:	2023      	movs	r0, #35	@ 0x23
 8000afc:	f000 fcc9 	bl	8001492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000b00:	bf00      	nop
 8000b02:	37e8      	adds	r7, #232	@ 0xe8
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40013000 	.word	0x40013000
 8000b0c:	58024400 	.word	0x58024400
 8000b10:	58020000 	.word	0x58020000
 8000b14:	58021800 	.word	0x58021800
 8000b18:	240001c4 	.word	0x240001c4
 8000b1c:	40020010 	.word	0x40020010

08000b20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b26:	4b0a      	ldr	r3, [pc, #40]	@ (8000b50 <HAL_MspInit+0x30>)
 8000b28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b2c:	4a08      	ldr	r2, [pc, #32]	@ (8000b50 <HAL_MspInit+0x30>)
 8000b2e:	f043 0302 	orr.w	r3, r3, #2
 8000b32:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000b36:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <HAL_MspInit+0x30>)
 8000b38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b3c:	f003 0302 	and.w	r3, r3, #2
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b44:	bf00      	nop
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	58024400 	.word	0x58024400

08000b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8000b58:	f005 fcda 	bl	8006510 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <NMI_Handler+0x8>

08000b60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <HardFault_Handler+0x4>

08000b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <MemManage_Handler+0x4>

08000b70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <BusFault_Handler+0x4>

08000b78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <UsageFault_Handler+0x4>

08000b80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr

08000b8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr

08000b9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bae:	f000 fb37 	bl	8001220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000bbc:	4802      	ldr	r0, [pc, #8]	@ (8000bc8 <DMA1_Stream0_IRQHandler+0x10>)
 8000bbe:	f001 fd03 	bl	80025c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	240001c4 	.word	0x240001c4

08000bcc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000bd0:	4802      	ldr	r0, [pc, #8]	@ (8000bdc <SPI1_IRQHandler+0x10>)
 8000bd2:	f007 fce1 	bl	8008598 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	2400013c 	.word	0x2400013c

08000be0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000be4:	2000      	movs	r0, #0
 8000be6:	f000 f9c9 	bl	8000f7c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8000bf4:	4802      	ldr	r0, [pc, #8]	@ (8000c00 <OTG_HS_IRQHandler+0x10>)
 8000bf6:	f003 fb6b 	bl	80042d0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	240007bc 	.word	0x240007bc

08000c04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c08:	4b3e      	ldr	r3, [pc, #248]	@ (8000d04 <SystemInit+0x100>)
 8000c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c0e:	4a3d      	ldr	r2, [pc, #244]	@ (8000d04 <SystemInit+0x100>)
 8000c10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c18:	4b3b      	ldr	r3, [pc, #236]	@ (8000d08 <SystemInit+0x104>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f003 030f 	and.w	r3, r3, #15
 8000c20:	2b06      	cmp	r3, #6
 8000c22:	d807      	bhi.n	8000c34 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c24:	4b38      	ldr	r3, [pc, #224]	@ (8000d08 <SystemInit+0x104>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f023 030f 	bic.w	r3, r3, #15
 8000c2c:	4a36      	ldr	r2, [pc, #216]	@ (8000d08 <SystemInit+0x104>)
 8000c2e:	f043 0307 	orr.w	r3, r3, #7
 8000c32:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000c34:	4b35      	ldr	r3, [pc, #212]	@ (8000d0c <SystemInit+0x108>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a34      	ldr	r2, [pc, #208]	@ (8000d0c <SystemInit+0x108>)
 8000c3a:	f043 0301 	orr.w	r3, r3, #1
 8000c3e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000c40:	4b32      	ldr	r3, [pc, #200]	@ (8000d0c <SystemInit+0x108>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000c46:	4b31      	ldr	r3, [pc, #196]	@ (8000d0c <SystemInit+0x108>)
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	4930      	ldr	r1, [pc, #192]	@ (8000d0c <SystemInit+0x108>)
 8000c4c:	4b30      	ldr	r3, [pc, #192]	@ (8000d10 <SystemInit+0x10c>)
 8000c4e:	4013      	ands	r3, r2
 8000c50:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c52:	4b2d      	ldr	r3, [pc, #180]	@ (8000d08 <SystemInit+0x104>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 0308 	and.w	r3, r3, #8
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d007      	beq.n	8000c6e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d08 <SystemInit+0x104>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f023 030f 	bic.w	r3, r3, #15
 8000c66:	4a28      	ldr	r2, [pc, #160]	@ (8000d08 <SystemInit+0x104>)
 8000c68:	f043 0307 	orr.w	r3, r3, #7
 8000c6c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000c6e:	4b27      	ldr	r3, [pc, #156]	@ (8000d0c <SystemInit+0x108>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000c74:	4b25      	ldr	r3, [pc, #148]	@ (8000d0c <SystemInit+0x108>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000c7a:	4b24      	ldr	r3, [pc, #144]	@ (8000d0c <SystemInit+0x108>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000c80:	4b22      	ldr	r3, [pc, #136]	@ (8000d0c <SystemInit+0x108>)
 8000c82:	4a24      	ldr	r2, [pc, #144]	@ (8000d14 <SystemInit+0x110>)
 8000c84:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000c86:	4b21      	ldr	r3, [pc, #132]	@ (8000d0c <SystemInit+0x108>)
 8000c88:	4a23      	ldr	r2, [pc, #140]	@ (8000d18 <SystemInit+0x114>)
 8000c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000d0c <SystemInit+0x108>)
 8000c8e:	4a23      	ldr	r2, [pc, #140]	@ (8000d1c <SystemInit+0x118>)
 8000c90:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000c92:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <SystemInit+0x108>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000c98:	4b1c      	ldr	r3, [pc, #112]	@ (8000d0c <SystemInit+0x108>)
 8000c9a:	4a20      	ldr	r2, [pc, #128]	@ (8000d1c <SystemInit+0x118>)
 8000c9c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000d0c <SystemInit+0x108>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000ca4:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <SystemInit+0x108>)
 8000ca6:	4a1d      	ldr	r2, [pc, #116]	@ (8000d1c <SystemInit+0x118>)
 8000ca8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000caa:	4b18      	ldr	r3, [pc, #96]	@ (8000d0c <SystemInit+0x108>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000cb0:	4b16      	ldr	r3, [pc, #88]	@ (8000d0c <SystemInit+0x108>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a15      	ldr	r2, [pc, #84]	@ (8000d0c <SystemInit+0x108>)
 8000cb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000cbc:	4b13      	ldr	r3, [pc, #76]	@ (8000d0c <SystemInit+0x108>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000cc2:	4b12      	ldr	r3, [pc, #72]	@ (8000d0c <SystemInit+0x108>)
 8000cc4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d113      	bne.n	8000cf8 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d0c <SystemInit+0x108>)
 8000cd2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000cd6:	4a0d      	ldr	r2, [pc, #52]	@ (8000d0c <SystemInit+0x108>)
 8000cd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cdc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d20 <SystemInit+0x11c>)
 8000ce2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000ce6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000ce8:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <SystemInit+0x108>)
 8000cea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000cee:	4a07      	ldr	r2, [pc, #28]	@ (8000d0c <SystemInit+0x108>)
 8000cf0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000cf4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	e000ed00 	.word	0xe000ed00
 8000d08:	52002000 	.word	0x52002000
 8000d0c:	58024400 	.word	0x58024400
 8000d10:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d14:	02020200 	.word	0x02020200
 8000d18:	01ff0000 	.word	0x01ff0000
 8000d1c:	01010280 	.word	0x01010280
 8000d20:	52004000 	.word	0x52004000

08000d24 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000d28:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <ExitRun0Mode+0x2c>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	4a08      	ldr	r2, [pc, #32]	@ (8000d50 <ExitRun0Mode+0x2c>)
 8000d2e:	f043 0302 	orr.w	r3, r3, #2
 8000d32:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000d34:	bf00      	nop
 8000d36:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <ExitRun0Mode+0x2c>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d0f9      	beq.n	8000d36 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000d42:	bf00      	nop
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	58024800 	.word	0x58024800

08000d54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000d54:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000d90 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000d58:	f7ff ffe4 	bl	8000d24 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d5c:	f7ff ff52 	bl	8000c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d60:	480c      	ldr	r0, [pc, #48]	@ (8000d94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d62:	490d      	ldr	r1, [pc, #52]	@ (8000d98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d64:	4a0d      	ldr	r2, [pc, #52]	@ (8000d9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d68:	e002      	b.n	8000d70 <LoopCopyDataInit>

08000d6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d6e:	3304      	adds	r3, #4

08000d70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d74:	d3f9      	bcc.n	8000d6a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d76:	4a0a      	ldr	r2, [pc, #40]	@ (8000da0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d78:	4c0a      	ldr	r4, [pc, #40]	@ (8000da4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d7c:	e001      	b.n	8000d82 <LoopFillZerobss>

08000d7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d80:	3204      	adds	r2, #4

08000d82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d84:	d3fb      	bcc.n	8000d7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d86:	f00c ff65 	bl	800dc54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d8a:	f7ff fccb 	bl	8000724 <main>
  bx  lr
 8000d8e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d90:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8000d94:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000d98:	24000110 	.word	0x24000110
  ldr r2, =_sidata
 8000d9c:	0800dd60 	.word	0x0800dd60
  ldr r2, =_sbss
 8000da0:	24000110 	.word	0x24000110
  ldr r4, =_ebss
 8000da4:	24000cbc 	.word	0x24000cbc

08000da8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000da8:	e7fe      	b.n	8000da8 <ADC3_IRQHandler>
	...

08000dac <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08c      	sub	sp, #48	@ 0x30
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d009      	beq.n	8000dd4 <BSP_LED_Init+0x28>
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d006      	beq.n	8000dd4 <BSP_LED_Init+0x28>
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	2b02      	cmp	r3, #2
 8000dca:	d003      	beq.n	8000dd4 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000dcc:	f06f 0301 	mvn.w	r3, #1
 8000dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dd2:	e055      	b.n	8000e80 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d10f      	bne.n	8000dfa <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000dda:	4b2c      	ldr	r3, [pc, #176]	@ (8000e8c <BSP_LED_Init+0xe0>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de0:	4a2a      	ldr	r2, [pc, #168]	@ (8000e8c <BSP_LED_Init+0xe0>)
 8000de2:	f043 0302 	orr.w	r3, r3, #2
 8000de6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dea:	4b28      	ldr	r3, [pc, #160]	@ (8000e8c <BSP_LED_Init+0xe0>)
 8000dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df0:	f003 0302 	and.w	r3, r3, #2
 8000df4:	617b      	str	r3, [r7, #20]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	e021      	b.n	8000e3e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d10f      	bne.n	8000e20 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000e00:	4b22      	ldr	r3, [pc, #136]	@ (8000e8c <BSP_LED_Init+0xe0>)
 8000e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e06:	4a21      	ldr	r2, [pc, #132]	@ (8000e8c <BSP_LED_Init+0xe0>)
 8000e08:	f043 0310 	orr.w	r3, r3, #16
 8000e0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e10:	4b1e      	ldr	r3, [pc, #120]	@ (8000e8c <BSP_LED_Init+0xe0>)
 8000e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e16:	f003 0310 	and.w	r3, r3, #16
 8000e1a:	613b      	str	r3, [r7, #16]
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	e00e      	b.n	8000e3e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000e20:	4b1a      	ldr	r3, [pc, #104]	@ (8000e8c <BSP_LED_Init+0xe0>)
 8000e22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e26:	4a19      	ldr	r2, [pc, #100]	@ (8000e8c <BSP_LED_Init+0xe0>)
 8000e28:	f043 0302 	orr.w	r3, r3, #2
 8000e2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e30:	4b16      	ldr	r3, [pc, #88]	@ (8000e8c <BSP_LED_Init+0xe0>)
 8000e32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e36:	f003 0302 	and.w	r3, r3, #2
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	4a13      	ldr	r2, [pc, #76]	@ (8000e90 <BSP_LED_Init+0xe4>)
 8000e42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e46:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e50:	2303      	movs	r3, #3
 8000e52:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	4a0f      	ldr	r2, [pc, #60]	@ (8000e94 <BSP_LED_Init+0xe8>)
 8000e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e5c:	f107 0218 	add.w	r2, r7, #24
 8000e60:	4611      	mov	r1, r2
 8000e62:	4618      	mov	r0, r3
 8000e64:	f002 ff32 	bl	8003ccc <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e94 <BSP_LED_Init+0xe8>)
 8000e6c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	4a07      	ldr	r2, [pc, #28]	@ (8000e90 <BSP_LED_Init+0xe4>)
 8000e74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e78:	2200      	movs	r2, #0
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	f003 f8ce 	bl	800401c <HAL_GPIO_WritePin>
  }

  return ret;
 8000e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3730      	adds	r7, #48	@ 0x30
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	58024400 	.word	0x58024400
 8000e90:	0800dd24 	.word	0x0800dd24
 8000e94:	2400000c 	.word	0x2400000c

08000e98 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b088      	sub	sp, #32
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	460a      	mov	r2, r1
 8000ea2:	71fb      	strb	r3, [r7, #7]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000ea8:	4b2e      	ldr	r3, [pc, #184]	@ (8000f64 <BSP_PB_Init+0xcc>)
 8000eaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eae:	4a2d      	ldr	r2, [pc, #180]	@ (8000f64 <BSP_PB_Init+0xcc>)
 8000eb0:	f043 0304 	orr.w	r3, r3, #4
 8000eb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eb8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f64 <BSP_PB_Init+0xcc>)
 8000eba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ebe:	f003 0304 	and.w	r3, r3, #4
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000ec6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eca:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000ed4:	79bb      	ldrb	r3, [r7, #6]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d10c      	bne.n	8000ef4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	4a21      	ldr	r2, [pc, #132]	@ (8000f68 <BSP_PB_Init+0xd0>)
 8000ee2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee6:	f107 020c 	add.w	r2, r7, #12
 8000eea:	4611      	mov	r1, r2
 8000eec:	4618      	mov	r0, r3
 8000eee:	f002 feed 	bl	8003ccc <HAL_GPIO_Init>
 8000ef2:	e031      	b.n	8000f58 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000ef4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ef8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4a1a      	ldr	r2, [pc, #104]	@ (8000f68 <BSP_PB_Init+0xd0>)
 8000efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f02:	f107 020c 	add.w	r2, r7, #12
 8000f06:	4611      	mov	r1, r2
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f002 fedf 	bl	8003ccc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	4a16      	ldr	r2, [pc, #88]	@ (8000f6c <BSP_PB_Init+0xd4>)
 8000f14:	441a      	add	r2, r3
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	4915      	ldr	r1, [pc, #84]	@ (8000f70 <BSP_PB_Init+0xd8>)
 8000f1a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4610      	mov	r0, r2
 8000f22:	f002 fe8e 	bl	8003c42 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	00db      	lsls	r3, r3, #3
 8000f2a:	4a10      	ldr	r2, [pc, #64]	@ (8000f6c <BSP_PB_Init+0xd4>)
 8000f2c:	1898      	adds	r0, r3, r2
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	4a10      	ldr	r2, [pc, #64]	@ (8000f74 <BSP_PB_Init+0xdc>)
 8000f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f36:	461a      	mov	r2, r3
 8000f38:	2100      	movs	r1, #0
 8000f3a:	f002 fe63 	bl	8003c04 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000f3e:	2028      	movs	r0, #40	@ 0x28
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	4a0d      	ldr	r2, [pc, #52]	@ (8000f78 <BSP_PB_Init+0xe0>)
 8000f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f000 fa87 	bl	800145e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000f50:	2328      	movs	r3, #40	@ 0x28
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 fa9d 	bl	8001492 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3720      	adds	r7, #32
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	58024400 	.word	0x58024400
 8000f68:	24000018 	.word	0x24000018
 8000f6c:	2400023c 	.word	0x2400023c
 8000f70:	0800dd2c 	.word	0x0800dd2c
 8000f74:	2400001c 	.word	0x2400001c
 8000f78:	24000020 	.word	0x24000020

08000f7c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	4a04      	ldr	r2, [pc, #16]	@ (8000f9c <BSP_PB_IRQHandler+0x20>)
 8000f8c:	4413      	add	r3, r2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f002 fe6c 	bl	8003c6c <HAL_EXTI_IRQHandler>
}
 8000f94:	bf00      	nop
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	2400023c 	.word	0x2400023c

08000fa0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000faa:	bf00      	nop
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
	...

08000fb8 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	6039      	str	r1, [r7, #0]
 8000fc2:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000fce:	f06f 0301 	mvn.w	r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	e018      	b.n	8001008 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	2294      	movs	r2, #148	@ 0x94
 8000fda:	fb02 f303 	mul.w	r3, r2, r3
 8000fde:	4a0d      	ldr	r2, [pc, #52]	@ (8001014 <BSP_COM_Init+0x5c>)
 8000fe0:	4413      	add	r3, r2
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 f852 	bl	800108c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	2294      	movs	r2, #148	@ 0x94
 8000fec:	fb02 f303 	mul.w	r3, r2, r3
 8000ff0:	4a08      	ldr	r2, [pc, #32]	@ (8001014 <BSP_COM_Init+0x5c>)
 8000ff2:	4413      	add	r3, r2
 8000ff4:	6839      	ldr	r1, [r7, #0]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 f80e 	bl	8001018 <MX_USART3_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d002      	beq.n	8001008 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001002:	f06f 0303 	mvn.w	r3, #3
 8001006:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001008:	68fb      	ldr	r3, [r7, #12]
}
 800100a:	4618      	mov	r0, r3
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	24000244 	.word	0x24000244

08001018 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001022:	4b15      	ldr	r3, [pc, #84]	@ (8001078 <MX_USART3_Init+0x60>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	220c      	movs	r2, #12
 8001036:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	895b      	ldrh	r3, [r3, #10]
 800103c:	461a      	mov	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685a      	ldr	r2, [r3, #4]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	891b      	ldrh	r3, [r3, #8]
 800104e:	461a      	mov	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	899b      	ldrh	r3, [r3, #12]
 8001058:	461a      	mov	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001064:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f007 fdd7 	bl	8008c1a <HAL_UART_Init>
 800106c:	4603      	mov	r3, r0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	24000008 	.word	0x24000008

0800107c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001080:	2000      	movs	r0, #0
 8001082:	f7ff ff8d 	bl	8000fa0 <BSP_PB_Callback>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	@ 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001094:	4b27      	ldr	r3, [pc, #156]	@ (8001134 <COM1_MspInit+0xa8>)
 8001096:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800109a:	4a26      	ldr	r2, [pc, #152]	@ (8001134 <COM1_MspInit+0xa8>)
 800109c:	f043 0308 	orr.w	r3, r3, #8
 80010a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010a4:	4b23      	ldr	r3, [pc, #140]	@ (8001134 <COM1_MspInit+0xa8>)
 80010a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010aa:	f003 0308 	and.w	r3, r3, #8
 80010ae:	613b      	str	r3, [r7, #16]
 80010b0:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80010b2:	4b20      	ldr	r3, [pc, #128]	@ (8001134 <COM1_MspInit+0xa8>)
 80010b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010b8:	4a1e      	ldr	r2, [pc, #120]	@ (8001134 <COM1_MspInit+0xa8>)
 80010ba:	f043 0308 	orr.w	r3, r3, #8
 80010be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <COM1_MspInit+0xa8>)
 80010c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c8:	f003 0308 	and.w	r3, r3, #8
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80010d0:	4b18      	ldr	r3, [pc, #96]	@ (8001134 <COM1_MspInit+0xa8>)
 80010d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010d6:	4a17      	ldr	r2, [pc, #92]	@ (8001134 <COM1_MspInit+0xa8>)
 80010d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80010e0:	4b14      	ldr	r3, [pc, #80]	@ (8001134 <COM1_MspInit+0xa8>)
 80010e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80010ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010f2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80010f4:	2302      	movs	r3, #2
 80010f6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80010f8:	2302      	movs	r3, #2
 80010fa:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80010fc:	2301      	movs	r3, #1
 80010fe:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001100:	2307      	movs	r3, #7
 8001102:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	4619      	mov	r1, r3
 800110a:	480b      	ldr	r0, [pc, #44]	@ (8001138 <COM1_MspInit+0xac>)
 800110c:	f002 fdde 	bl	8003ccc <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001114:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001116:	2302      	movs	r3, #2
 8001118:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800111a:	2307      	movs	r3, #7
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4619      	mov	r1, r3
 8001124:	4804      	ldr	r0, [pc, #16]	@ (8001138 <COM1_MspInit+0xac>)
 8001126:	f002 fdd1 	bl	8003ccc <HAL_GPIO_Init>
}
 800112a:	bf00      	nop
 800112c:	3728      	adds	r7, #40	@ 0x28
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	58024400 	.word	0x58024400
 8001138:	58020c00 	.word	0x58020c00

0800113c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001142:	2003      	movs	r0, #3
 8001144:	f000 f980 	bl	8001448 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001148:	f005 f80c 	bl	8006164 <HAL_RCC_GetSysClockFreq>
 800114c:	4602      	mov	r2, r0
 800114e:	4b15      	ldr	r3, [pc, #84]	@ (80011a4 <HAL_Init+0x68>)
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	0a1b      	lsrs	r3, r3, #8
 8001154:	f003 030f 	and.w	r3, r3, #15
 8001158:	4913      	ldr	r1, [pc, #76]	@ (80011a8 <HAL_Init+0x6c>)
 800115a:	5ccb      	ldrb	r3, [r1, r3]
 800115c:	f003 031f 	and.w	r3, r3, #31
 8001160:	fa22 f303 	lsr.w	r3, r2, r3
 8001164:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001166:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <HAL_Init+0x68>)
 8001168:	699b      	ldr	r3, [r3, #24]
 800116a:	f003 030f 	and.w	r3, r3, #15
 800116e:	4a0e      	ldr	r2, [pc, #56]	@ (80011a8 <HAL_Init+0x6c>)
 8001170:	5cd3      	ldrb	r3, [r2, r3]
 8001172:	f003 031f 	and.w	r3, r3, #31
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	fa22 f303 	lsr.w	r3, r2, r3
 800117c:	4a0b      	ldr	r2, [pc, #44]	@ (80011ac <HAL_Init+0x70>)
 800117e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001180:	4a0b      	ldr	r2, [pc, #44]	@ (80011b0 <HAL_Init+0x74>)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001186:	2000      	movs	r0, #0
 8001188:	f000 f814 	bl	80011b4 <HAL_InitTick>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e002      	b.n	800119c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001196:	f7ff fcc3 	bl	8000b20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800119a:	2300      	movs	r3, #0
}
 800119c:	4618      	mov	r0, r3
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	58024400 	.word	0x58024400
 80011a8:	0800dd14 	.word	0x0800dd14
 80011ac:	24000004 	.word	0x24000004
 80011b0:	24000000 	.word	0x24000000

080011b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011bc:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <HAL_InitTick+0x60>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d101      	bne.n	80011c8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	e021      	b.n	800120c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011c8:	4b13      	ldr	r3, [pc, #76]	@ (8001218 <HAL_InitTick+0x64>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <HAL_InitTick+0x60>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	4619      	mov	r1, r3
 80011d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011da:	fbb2 f3f3 	udiv	r3, r2, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 f965 	bl	80014ae <HAL_SYSTICK_Config>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e00e      	b.n	800120c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d80a      	bhi.n	800120a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f4:	2200      	movs	r2, #0
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	f04f 30ff 	mov.w	r0, #4294967295
 80011fc:	f000 f92f 	bl	800145e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001200:	4a06      	ldr	r2, [pc, #24]	@ (800121c <HAL_InitTick+0x68>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001206:	2300      	movs	r3, #0
 8001208:	e000      	b.n	800120c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	24000028 	.word	0x24000028
 8001218:	24000000 	.word	0x24000000
 800121c:	24000024 	.word	0x24000024

08001220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001224:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <HAL_IncTick+0x20>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <HAL_IncTick+0x24>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	4a04      	ldr	r2, [pc, #16]	@ (8001244 <HAL_IncTick+0x24>)
 8001232:	6013      	str	r3, [r2, #0]
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	24000028 	.word	0x24000028
 8001244:	240002d8 	.word	0x240002d8

08001248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return uwTick;
 800124c:	4b03      	ldr	r3, [pc, #12]	@ (800125c <HAL_GetTick+0x14>)
 800124e:	681b      	ldr	r3, [r3, #0]
}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	240002d8 	.word	0x240002d8

08001260 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001268:	f7ff ffee 	bl	8001248 <HAL_GetTick>
 800126c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001278:	d005      	beq.n	8001286 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800127a:	4b0a      	ldr	r3, [pc, #40]	@ (80012a4 <HAL_Delay+0x44>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001286:	bf00      	nop
 8001288:	f7ff ffde 	bl	8001248 <HAL_GetTick>
 800128c:	4602      	mov	r2, r0
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	429a      	cmp	r2, r3
 8001296:	d8f7      	bhi.n	8001288 <HAL_Delay+0x28>
  {
  }
}
 8001298:	bf00      	nop
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	24000028 	.word	0x24000028

080012a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012b8:	4b0b      	ldr	r3, [pc, #44]	@ (80012e8 <__NVIC_SetPriorityGrouping+0x40>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012c4:	4013      	ands	r3, r2
 80012c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012d0:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <__NVIC_SetPriorityGrouping+0x44>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012d6:	4a04      	ldr	r2, [pc, #16]	@ (80012e8 <__NVIC_SetPriorityGrouping+0x40>)
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	60d3      	str	r3, [r2, #12]
}
 80012dc:	bf00      	nop
 80012de:	3714      	adds	r7, #20
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	e000ed00 	.word	0xe000ed00
 80012ec:	05fa0000 	.word	0x05fa0000

080012f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012f4:	4b04      	ldr	r3, [pc, #16]	@ (8001308 <__NVIC_GetPriorityGrouping+0x18>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	0a1b      	lsrs	r3, r3, #8
 80012fa:	f003 0307 	and.w	r3, r3, #7
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001316:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800131a:	2b00      	cmp	r3, #0
 800131c:	db0b      	blt.n	8001336 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800131e:	88fb      	ldrh	r3, [r7, #6]
 8001320:	f003 021f 	and.w	r2, r3, #31
 8001324:	4907      	ldr	r1, [pc, #28]	@ (8001344 <__NVIC_EnableIRQ+0x38>)
 8001326:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800132a:	095b      	lsrs	r3, r3, #5
 800132c:	2001      	movs	r0, #1
 800132e:	fa00 f202 	lsl.w	r2, r0, r2
 8001332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	e000e100 	.word	0xe000e100

08001348 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	6039      	str	r1, [r7, #0]
 8001352:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001354:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001358:	2b00      	cmp	r3, #0
 800135a:	db0a      	blt.n	8001372 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	b2da      	uxtb	r2, r3
 8001360:	490c      	ldr	r1, [pc, #48]	@ (8001394 <__NVIC_SetPriority+0x4c>)
 8001362:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001366:	0112      	lsls	r2, r2, #4
 8001368:	b2d2      	uxtb	r2, r2
 800136a:	440b      	add	r3, r1
 800136c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001370:	e00a      	b.n	8001388 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	b2da      	uxtb	r2, r3
 8001376:	4908      	ldr	r1, [pc, #32]	@ (8001398 <__NVIC_SetPriority+0x50>)
 8001378:	88fb      	ldrh	r3, [r7, #6]
 800137a:	f003 030f 	and.w	r3, r3, #15
 800137e:	3b04      	subs	r3, #4
 8001380:	0112      	lsls	r2, r2, #4
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	440b      	add	r3, r1
 8001386:	761a      	strb	r2, [r3, #24]
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	e000e100 	.word	0xe000e100
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800139c:	b480      	push	{r7}
 800139e:	b089      	sub	sp, #36	@ 0x24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f003 0307 	and.w	r3, r3, #7
 80013ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	f1c3 0307 	rsb	r3, r3, #7
 80013b6:	2b04      	cmp	r3, #4
 80013b8:	bf28      	it	cs
 80013ba:	2304      	movcs	r3, #4
 80013bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	3304      	adds	r3, #4
 80013c2:	2b06      	cmp	r3, #6
 80013c4:	d902      	bls.n	80013cc <NVIC_EncodePriority+0x30>
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	3b03      	subs	r3, #3
 80013ca:	e000      	b.n	80013ce <NVIC_EncodePriority+0x32>
 80013cc:	2300      	movs	r3, #0
 80013ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013d0:	f04f 32ff 	mov.w	r2, #4294967295
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	fa02 f303 	lsl.w	r3, r2, r3
 80013da:	43da      	mvns	r2, r3
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	401a      	ands	r2, r3
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013e4:	f04f 31ff 	mov.w	r1, #4294967295
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	fa01 f303 	lsl.w	r3, r1, r3
 80013ee:	43d9      	mvns	r1, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f4:	4313      	orrs	r3, r2
         );
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3724      	adds	r7, #36	@ 0x24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
	...

08001404 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	3b01      	subs	r3, #1
 8001410:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001414:	d301      	bcc.n	800141a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001416:	2301      	movs	r3, #1
 8001418:	e00f      	b.n	800143a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800141a:	4a0a      	ldr	r2, [pc, #40]	@ (8001444 <SysTick_Config+0x40>)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3b01      	subs	r3, #1
 8001420:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001422:	210f      	movs	r1, #15
 8001424:	f04f 30ff 	mov.w	r0, #4294967295
 8001428:	f7ff ff8e 	bl	8001348 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800142c:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <SysTick_Config+0x40>)
 800142e:	2200      	movs	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001432:	4b04      	ldr	r3, [pc, #16]	@ (8001444 <SysTick_Config+0x40>)
 8001434:	2207      	movs	r2, #7
 8001436:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	e000e010 	.word	0xe000e010

08001448 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f7ff ff29 	bl	80012a8 <__NVIC_SetPriorityGrouping>
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	b086      	sub	sp, #24
 8001462:	af00      	add	r7, sp, #0
 8001464:	4603      	mov	r3, r0
 8001466:	60b9      	str	r1, [r7, #8]
 8001468:	607a      	str	r2, [r7, #4]
 800146a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800146c:	f7ff ff40 	bl	80012f0 <__NVIC_GetPriorityGrouping>
 8001470:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	68b9      	ldr	r1, [r7, #8]
 8001476:	6978      	ldr	r0, [r7, #20]
 8001478:	f7ff ff90 	bl	800139c <NVIC_EncodePriority>
 800147c:	4602      	mov	r2, r0
 800147e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001482:	4611      	mov	r1, r2
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff ff5f 	bl	8001348 <__NVIC_SetPriority>
}
 800148a:	bf00      	nop
 800148c:	3718      	adds	r7, #24
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b082      	sub	sp, #8
 8001496:	af00      	add	r7, sp, #0
 8001498:	4603      	mov	r3, r0
 800149a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800149c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff ff33 	bl	800130c <__NVIC_EnableIRQ>
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b082      	sub	sp, #8
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f7ff ffa4 	bl	8001404 <SysTick_Config>
 80014bc:	4603      	mov	r3, r0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
	...

080014c8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80014cc:	f3bf 8f5f 	dmb	sy
}
 80014d0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80014d2:	4b07      	ldr	r3, [pc, #28]	@ (80014f0 <HAL_MPU_Disable+0x28>)
 80014d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d6:	4a06      	ldr	r2, [pc, #24]	@ (80014f0 <HAL_MPU_Disable+0x28>)
 80014d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014dc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80014de:	4b05      	ldr	r3, [pc, #20]	@ (80014f4 <HAL_MPU_Disable+0x2c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	605a      	str	r2, [r3, #4]
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000ed00 	.word	0xe000ed00
 80014f4:	e000ed90 	.word	0xe000ed90

080014f8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001500:	4a0b      	ldr	r2, [pc, #44]	@ (8001530 <HAL_MPU_Enable+0x38>)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f043 0301 	orr.w	r3, r3, #1
 8001508:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800150a:	4b0a      	ldr	r3, [pc, #40]	@ (8001534 <HAL_MPU_Enable+0x3c>)
 800150c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800150e:	4a09      	ldr	r2, [pc, #36]	@ (8001534 <HAL_MPU_Enable+0x3c>)
 8001510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001514:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001516:	f3bf 8f4f 	dsb	sy
}
 800151a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800151c:	f3bf 8f6f 	isb	sy
}
 8001520:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000ed90 	.word	0xe000ed90
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	785a      	ldrb	r2, [r3, #1]
 8001544:	4b1b      	ldr	r3, [pc, #108]	@ (80015b4 <HAL_MPU_ConfigRegion+0x7c>)
 8001546:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001548:	4b1a      	ldr	r3, [pc, #104]	@ (80015b4 <HAL_MPU_ConfigRegion+0x7c>)
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	4a19      	ldr	r2, [pc, #100]	@ (80015b4 <HAL_MPU_ConfigRegion+0x7c>)
 800154e:	f023 0301 	bic.w	r3, r3, #1
 8001552:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001554:	4a17      	ldr	r2, [pc, #92]	@ (80015b4 <HAL_MPU_ConfigRegion+0x7c>)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	7b1b      	ldrb	r3, [r3, #12]
 8001560:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	7adb      	ldrb	r3, [r3, #11]
 8001566:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001568:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	7a9b      	ldrb	r3, [r3, #10]
 800156e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001570:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	7b5b      	ldrb	r3, [r3, #13]
 8001576:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001578:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	7b9b      	ldrb	r3, [r3, #14]
 800157e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001580:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	7bdb      	ldrb	r3, [r3, #15]
 8001586:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001588:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	7a5b      	ldrb	r3, [r3, #9]
 800158e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001590:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	7a1b      	ldrb	r3, [r3, #8]
 8001596:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001598:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	7812      	ldrb	r2, [r2, #0]
 800159e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015a0:	4a04      	ldr	r2, [pc, #16]	@ (80015b4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80015a2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015a4:	6113      	str	r3, [r2, #16]
}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000ed90 	.word	0xe000ed90

080015b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80015c0:	f7ff fe42 	bl	8001248 <HAL_GetTick>
 80015c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d101      	bne.n	80015d0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e312      	b.n	8001bf6 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a66      	ldr	r2, [pc, #408]	@ (8001770 <HAL_DMA_Init+0x1b8>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d04a      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a65      	ldr	r2, [pc, #404]	@ (8001774 <HAL_DMA_Init+0x1bc>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d045      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a63      	ldr	r2, [pc, #396]	@ (8001778 <HAL_DMA_Init+0x1c0>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d040      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a62      	ldr	r2, [pc, #392]	@ (800177c <HAL_DMA_Init+0x1c4>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d03b      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a60      	ldr	r2, [pc, #384]	@ (8001780 <HAL_DMA_Init+0x1c8>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d036      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a5f      	ldr	r2, [pc, #380]	@ (8001784 <HAL_DMA_Init+0x1cc>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d031      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a5d      	ldr	r2, [pc, #372]	@ (8001788 <HAL_DMA_Init+0x1d0>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d02c      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a5c      	ldr	r2, [pc, #368]	@ (800178c <HAL_DMA_Init+0x1d4>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d027      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a5a      	ldr	r2, [pc, #360]	@ (8001790 <HAL_DMA_Init+0x1d8>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d022      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a59      	ldr	r2, [pc, #356]	@ (8001794 <HAL_DMA_Init+0x1dc>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d01d      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a57      	ldr	r2, [pc, #348]	@ (8001798 <HAL_DMA_Init+0x1e0>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d018      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a56      	ldr	r2, [pc, #344]	@ (800179c <HAL_DMA_Init+0x1e4>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d013      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a54      	ldr	r2, [pc, #336]	@ (80017a0 <HAL_DMA_Init+0x1e8>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d00e      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a53      	ldr	r2, [pc, #332]	@ (80017a4 <HAL_DMA_Init+0x1ec>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d009      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a51      	ldr	r2, [pc, #324]	@ (80017a8 <HAL_DMA_Init+0x1f0>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d004      	beq.n	8001670 <HAL_DMA_Init+0xb8>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a50      	ldr	r2, [pc, #320]	@ (80017ac <HAL_DMA_Init+0x1f4>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d101      	bne.n	8001674 <HAL_DMA_Init+0xbc>
 8001670:	2301      	movs	r3, #1
 8001672:	e000      	b.n	8001676 <HAL_DMA_Init+0xbe>
 8001674:	2300      	movs	r3, #0
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 813c 	beq.w	80018f4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2202      	movs	r2, #2
 8001680:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a37      	ldr	r2, [pc, #220]	@ (8001770 <HAL_DMA_Init+0x1b8>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d04a      	beq.n	800172c <HAL_DMA_Init+0x174>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a36      	ldr	r2, [pc, #216]	@ (8001774 <HAL_DMA_Init+0x1bc>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d045      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a34      	ldr	r2, [pc, #208]	@ (8001778 <HAL_DMA_Init+0x1c0>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d040      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a33      	ldr	r2, [pc, #204]	@ (800177c <HAL_DMA_Init+0x1c4>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d03b      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a31      	ldr	r2, [pc, #196]	@ (8001780 <HAL_DMA_Init+0x1c8>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d036      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a30      	ldr	r2, [pc, #192]	@ (8001784 <HAL_DMA_Init+0x1cc>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d031      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a2e      	ldr	r2, [pc, #184]	@ (8001788 <HAL_DMA_Init+0x1d0>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d02c      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a2d      	ldr	r2, [pc, #180]	@ (800178c <HAL_DMA_Init+0x1d4>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d027      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001790 <HAL_DMA_Init+0x1d8>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d022      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a2a      	ldr	r2, [pc, #168]	@ (8001794 <HAL_DMA_Init+0x1dc>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d01d      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a28      	ldr	r2, [pc, #160]	@ (8001798 <HAL_DMA_Init+0x1e0>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d018      	beq.n	800172c <HAL_DMA_Init+0x174>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a27      	ldr	r2, [pc, #156]	@ (800179c <HAL_DMA_Init+0x1e4>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d013      	beq.n	800172c <HAL_DMA_Init+0x174>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a25      	ldr	r2, [pc, #148]	@ (80017a0 <HAL_DMA_Init+0x1e8>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d00e      	beq.n	800172c <HAL_DMA_Init+0x174>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a24      	ldr	r2, [pc, #144]	@ (80017a4 <HAL_DMA_Init+0x1ec>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d009      	beq.n	800172c <HAL_DMA_Init+0x174>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a22      	ldr	r2, [pc, #136]	@ (80017a8 <HAL_DMA_Init+0x1f0>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d004      	beq.n	800172c <HAL_DMA_Init+0x174>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a21      	ldr	r2, [pc, #132]	@ (80017ac <HAL_DMA_Init+0x1f4>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d108      	bne.n	800173e <HAL_DMA_Init+0x186>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f022 0201 	bic.w	r2, r2, #1
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	e007      	b.n	800174e <HAL_DMA_Init+0x196>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 0201 	bic.w	r2, r2, #1
 800174c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800174e:	e02f      	b.n	80017b0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001750:	f7ff fd7a 	bl	8001248 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b05      	cmp	r3, #5
 800175c:	d928      	bls.n	80017b0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2220      	movs	r2, #32
 8001762:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2203      	movs	r2, #3
 8001768:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e242      	b.n	8001bf6 <HAL_DMA_Init+0x63e>
 8001770:	40020010 	.word	0x40020010
 8001774:	40020028 	.word	0x40020028
 8001778:	40020040 	.word	0x40020040
 800177c:	40020058 	.word	0x40020058
 8001780:	40020070 	.word	0x40020070
 8001784:	40020088 	.word	0x40020088
 8001788:	400200a0 	.word	0x400200a0
 800178c:	400200b8 	.word	0x400200b8
 8001790:	40020410 	.word	0x40020410
 8001794:	40020428 	.word	0x40020428
 8001798:	40020440 	.word	0x40020440
 800179c:	40020458 	.word	0x40020458
 80017a0:	40020470 	.word	0x40020470
 80017a4:	40020488 	.word	0x40020488
 80017a8:	400204a0 	.word	0x400204a0
 80017ac:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1c8      	bne.n	8001750 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80017c6:	697a      	ldr	r2, [r7, #20]
 80017c8:	4b83      	ldr	r3, [pc, #524]	@ (80019d8 <HAL_DMA_Init+0x420>)
 80017ca:	4013      	ands	r3, r2
 80017cc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80017d6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	691b      	ldr	r3, [r3, #16]
 80017dc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017e2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ee:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80017f6:	697a      	ldr	r2, [r7, #20]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001800:	2b04      	cmp	r3, #4
 8001802:	d107      	bne.n	8001814 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180c:	4313      	orrs	r3, r2
 800180e:	697a      	ldr	r2, [r7, #20]
 8001810:	4313      	orrs	r3, r2
 8001812:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	2b28      	cmp	r3, #40	@ 0x28
 800181a:	d903      	bls.n	8001824 <HAL_DMA_Init+0x26c>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b2e      	cmp	r3, #46	@ 0x2e
 8001822:	d91f      	bls.n	8001864 <HAL_DMA_Init+0x2ac>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	2b3e      	cmp	r3, #62	@ 0x3e
 800182a:	d903      	bls.n	8001834 <HAL_DMA_Init+0x27c>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	2b42      	cmp	r3, #66	@ 0x42
 8001832:	d917      	bls.n	8001864 <HAL_DMA_Init+0x2ac>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b46      	cmp	r3, #70	@ 0x46
 800183a:	d903      	bls.n	8001844 <HAL_DMA_Init+0x28c>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	2b48      	cmp	r3, #72	@ 0x48
 8001842:	d90f      	bls.n	8001864 <HAL_DMA_Init+0x2ac>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2b4e      	cmp	r3, #78	@ 0x4e
 800184a:	d903      	bls.n	8001854 <HAL_DMA_Init+0x29c>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	2b52      	cmp	r3, #82	@ 0x52
 8001852:	d907      	bls.n	8001864 <HAL_DMA_Init+0x2ac>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	2b73      	cmp	r3, #115	@ 0x73
 800185a:	d905      	bls.n	8001868 <HAL_DMA_Init+0x2b0>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	2b77      	cmp	r3, #119	@ 0x77
 8001862:	d801      	bhi.n	8001868 <HAL_DMA_Init+0x2b0>
 8001864:	2301      	movs	r3, #1
 8001866:	e000      	b.n	800186a <HAL_DMA_Init+0x2b2>
 8001868:	2300      	movs	r3, #0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001874:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f023 0307 	bic.w	r3, r3, #7
 800188c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001892:	697a      	ldr	r2, [r7, #20]
 8001894:	4313      	orrs	r3, r2
 8001896:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800189c:	2b04      	cmp	r3, #4
 800189e:	d117      	bne.n	80018d0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d00e      	beq.n	80018d0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f002 f81c 	bl	80038f0 <DMA_CheckFifoParam>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d008      	beq.n	80018d0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2240      	movs	r2, #64	@ 0x40
 80018c2:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2201      	movs	r2, #1
 80018c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e192      	b.n	8001bf6 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	697a      	ldr	r2, [r7, #20]
 80018d6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f001 ff57 	bl	800378c <DMA_CalcBaseAndBitshift>
 80018de:	4603      	mov	r3, r0
 80018e0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e6:	f003 031f 	and.w	r3, r3, #31
 80018ea:	223f      	movs	r2, #63	@ 0x3f
 80018ec:	409a      	lsls	r2, r3
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	e0c8      	b.n	8001a86 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a38      	ldr	r2, [pc, #224]	@ (80019dc <HAL_DMA_Init+0x424>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d022      	beq.n	8001944 <HAL_DMA_Init+0x38c>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a37      	ldr	r2, [pc, #220]	@ (80019e0 <HAL_DMA_Init+0x428>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d01d      	beq.n	8001944 <HAL_DMA_Init+0x38c>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a35      	ldr	r2, [pc, #212]	@ (80019e4 <HAL_DMA_Init+0x42c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d018      	beq.n	8001944 <HAL_DMA_Init+0x38c>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a34      	ldr	r2, [pc, #208]	@ (80019e8 <HAL_DMA_Init+0x430>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d013      	beq.n	8001944 <HAL_DMA_Init+0x38c>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a32      	ldr	r2, [pc, #200]	@ (80019ec <HAL_DMA_Init+0x434>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d00e      	beq.n	8001944 <HAL_DMA_Init+0x38c>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a31      	ldr	r2, [pc, #196]	@ (80019f0 <HAL_DMA_Init+0x438>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d009      	beq.n	8001944 <HAL_DMA_Init+0x38c>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a2f      	ldr	r2, [pc, #188]	@ (80019f4 <HAL_DMA_Init+0x43c>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d004      	beq.n	8001944 <HAL_DMA_Init+0x38c>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a2e      	ldr	r2, [pc, #184]	@ (80019f8 <HAL_DMA_Init+0x440>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d101      	bne.n	8001948 <HAL_DMA_Init+0x390>
 8001944:	2301      	movs	r3, #1
 8001946:	e000      	b.n	800194a <HAL_DMA_Init+0x392>
 8001948:	2300      	movs	r3, #0
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 8092 	beq.w	8001a74 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a21      	ldr	r2, [pc, #132]	@ (80019dc <HAL_DMA_Init+0x424>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d021      	beq.n	800199e <HAL_DMA_Init+0x3e6>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a20      	ldr	r2, [pc, #128]	@ (80019e0 <HAL_DMA_Init+0x428>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d01c      	beq.n	800199e <HAL_DMA_Init+0x3e6>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a1e      	ldr	r2, [pc, #120]	@ (80019e4 <HAL_DMA_Init+0x42c>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d017      	beq.n	800199e <HAL_DMA_Init+0x3e6>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a1d      	ldr	r2, [pc, #116]	@ (80019e8 <HAL_DMA_Init+0x430>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d012      	beq.n	800199e <HAL_DMA_Init+0x3e6>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a1b      	ldr	r2, [pc, #108]	@ (80019ec <HAL_DMA_Init+0x434>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d00d      	beq.n	800199e <HAL_DMA_Init+0x3e6>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a1a      	ldr	r2, [pc, #104]	@ (80019f0 <HAL_DMA_Init+0x438>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d008      	beq.n	800199e <HAL_DMA_Init+0x3e6>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a18      	ldr	r2, [pc, #96]	@ (80019f4 <HAL_DMA_Init+0x43c>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d003      	beq.n	800199e <HAL_DMA_Init+0x3e6>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a17      	ldr	r2, [pc, #92]	@ (80019f8 <HAL_DMA_Init+0x440>)
 800199c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2202      	movs	r2, #2
 80019a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	4b10      	ldr	r3, [pc, #64]	@ (80019fc <HAL_DMA_Init+0x444>)
 80019ba:	4013      	ands	r3, r2
 80019bc:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	2b40      	cmp	r3, #64	@ 0x40
 80019c4:	d01c      	beq.n	8001a00 <HAL_DMA_Init+0x448>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	2b80      	cmp	r3, #128	@ 0x80
 80019cc:	d102      	bne.n	80019d4 <HAL_DMA_Init+0x41c>
 80019ce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019d2:	e016      	b.n	8001a02 <HAL_DMA_Init+0x44a>
 80019d4:	2300      	movs	r3, #0
 80019d6:	e014      	b.n	8001a02 <HAL_DMA_Init+0x44a>
 80019d8:	fe10803f 	.word	0xfe10803f
 80019dc:	58025408 	.word	0x58025408
 80019e0:	5802541c 	.word	0x5802541c
 80019e4:	58025430 	.word	0x58025430
 80019e8:	58025444 	.word	0x58025444
 80019ec:	58025458 	.word	0x58025458
 80019f0:	5802546c 	.word	0x5802546c
 80019f4:	58025480 	.word	0x58025480
 80019f8:	58025494 	.word	0x58025494
 80019fc:	fffe000f 	.word	0xfffe000f
 8001a00:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	68d2      	ldr	r2, [r2, #12]
 8001a06:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001a08:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001a10:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	695b      	ldr	r3, [r3, #20]
 8001a16:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001a18:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	699b      	ldr	r3, [r3, #24]
 8001a1e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001a20:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	69db      	ldr	r3, [r3, #28]
 8001a26:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001a28:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a1b      	ldr	r3, [r3, #32]
 8001a2e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001a30:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001a32:	697a      	ldr	r2, [r7, #20]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	461a      	mov	r2, r3
 8001a46:	4b6e      	ldr	r3, [pc, #440]	@ (8001c00 <HAL_DMA_Init+0x648>)
 8001a48:	4413      	add	r3, r2
 8001a4a:	4a6e      	ldr	r2, [pc, #440]	@ (8001c04 <HAL_DMA_Init+0x64c>)
 8001a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a50:	091b      	lsrs	r3, r3, #4
 8001a52:	009a      	lsls	r2, r3, #2
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f001 fe97 	bl	800378c <DMA_CalcBaseAndBitshift>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a66:	f003 031f 	and.w	r3, r3, #31
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	409a      	lsls	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	e008      	b.n	8001a86 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2240      	movs	r2, #64	@ 0x40
 8001a78:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e0b7      	b.n	8001bf6 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a5f      	ldr	r2, [pc, #380]	@ (8001c08 <HAL_DMA_Init+0x650>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d072      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a5d      	ldr	r2, [pc, #372]	@ (8001c0c <HAL_DMA_Init+0x654>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d06d      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a5c      	ldr	r2, [pc, #368]	@ (8001c10 <HAL_DMA_Init+0x658>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d068      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a5a      	ldr	r2, [pc, #360]	@ (8001c14 <HAL_DMA_Init+0x65c>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d063      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a59      	ldr	r2, [pc, #356]	@ (8001c18 <HAL_DMA_Init+0x660>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d05e      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a57      	ldr	r2, [pc, #348]	@ (8001c1c <HAL_DMA_Init+0x664>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d059      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a56      	ldr	r2, [pc, #344]	@ (8001c20 <HAL_DMA_Init+0x668>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d054      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a54      	ldr	r2, [pc, #336]	@ (8001c24 <HAL_DMA_Init+0x66c>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d04f      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a53      	ldr	r2, [pc, #332]	@ (8001c28 <HAL_DMA_Init+0x670>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d04a      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a51      	ldr	r2, [pc, #324]	@ (8001c2c <HAL_DMA_Init+0x674>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d045      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a50      	ldr	r2, [pc, #320]	@ (8001c30 <HAL_DMA_Init+0x678>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d040      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a4e      	ldr	r2, [pc, #312]	@ (8001c34 <HAL_DMA_Init+0x67c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d03b      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a4d      	ldr	r2, [pc, #308]	@ (8001c38 <HAL_DMA_Init+0x680>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d036      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a4b      	ldr	r2, [pc, #300]	@ (8001c3c <HAL_DMA_Init+0x684>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d031      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a4a      	ldr	r2, [pc, #296]	@ (8001c40 <HAL_DMA_Init+0x688>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d02c      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a48      	ldr	r2, [pc, #288]	@ (8001c44 <HAL_DMA_Init+0x68c>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d027      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a47      	ldr	r2, [pc, #284]	@ (8001c48 <HAL_DMA_Init+0x690>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d022      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a45      	ldr	r2, [pc, #276]	@ (8001c4c <HAL_DMA_Init+0x694>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d01d      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a44      	ldr	r2, [pc, #272]	@ (8001c50 <HAL_DMA_Init+0x698>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d018      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a42      	ldr	r2, [pc, #264]	@ (8001c54 <HAL_DMA_Init+0x69c>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a41      	ldr	r2, [pc, #260]	@ (8001c58 <HAL_DMA_Init+0x6a0>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00e      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a3f      	ldr	r2, [pc, #252]	@ (8001c5c <HAL_DMA_Init+0x6a4>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d009      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a3e      	ldr	r2, [pc, #248]	@ (8001c60 <HAL_DMA_Init+0x6a8>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d004      	beq.n	8001b76 <HAL_DMA_Init+0x5be>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a3c      	ldr	r2, [pc, #240]	@ (8001c64 <HAL_DMA_Init+0x6ac>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d101      	bne.n	8001b7a <HAL_DMA_Init+0x5c2>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <HAL_DMA_Init+0x5c4>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d032      	beq.n	8001be6 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f001 ff31 	bl	80039e8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b80      	cmp	r3, #128	@ 0x80
 8001b8c:	d102      	bne.n	8001b94 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b9c:	b2d2      	uxtb	r2, r2
 8001b9e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001ba8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d010      	beq.n	8001bd4 <HAL_DMA_Init+0x61c>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	2b08      	cmp	r3, #8
 8001bb8:	d80c      	bhi.n	8001bd4 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f001 ffae 	bl	8003b1c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	e008      	b.n	8001be6 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	a7fdabf8 	.word	0xa7fdabf8
 8001c04:	cccccccd 	.word	0xcccccccd
 8001c08:	40020010 	.word	0x40020010
 8001c0c:	40020028 	.word	0x40020028
 8001c10:	40020040 	.word	0x40020040
 8001c14:	40020058 	.word	0x40020058
 8001c18:	40020070 	.word	0x40020070
 8001c1c:	40020088 	.word	0x40020088
 8001c20:	400200a0 	.word	0x400200a0
 8001c24:	400200b8 	.word	0x400200b8
 8001c28:	40020410 	.word	0x40020410
 8001c2c:	40020428 	.word	0x40020428
 8001c30:	40020440 	.word	0x40020440
 8001c34:	40020458 	.word	0x40020458
 8001c38:	40020470 	.word	0x40020470
 8001c3c:	40020488 	.word	0x40020488
 8001c40:	400204a0 	.word	0x400204a0
 8001c44:	400204b8 	.word	0x400204b8
 8001c48:	58025408 	.word	0x58025408
 8001c4c:	5802541c 	.word	0x5802541c
 8001c50:	58025430 	.word	0x58025430
 8001c54:	58025444 	.word	0x58025444
 8001c58:	58025458 	.word	0x58025458
 8001c5c:	5802546c 	.word	0x5802546c
 8001c60:	58025480 	.word	0x58025480
 8001c64:	58025494 	.word	0x58025494

08001c68 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
 8001c74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c76:	2300      	movs	r3, #0
 8001c78:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e226      	b.n	80020d2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d101      	bne.n	8001c92 <HAL_DMA_Start_IT+0x2a>
 8001c8e:	2302      	movs	r3, #2
 8001c90:	e21f      	b.n	80020d2 <HAL_DMA_Start_IT+0x46a>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2201      	movs	r2, #1
 8001c96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	f040 820a 	bne.w	80020bc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2202      	movs	r2, #2
 8001cac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a68      	ldr	r2, [pc, #416]	@ (8001e5c <HAL_DMA_Start_IT+0x1f4>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d04a      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a66      	ldr	r2, [pc, #408]	@ (8001e60 <HAL_DMA_Start_IT+0x1f8>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d045      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a65      	ldr	r2, [pc, #404]	@ (8001e64 <HAL_DMA_Start_IT+0x1fc>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d040      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a63      	ldr	r2, [pc, #396]	@ (8001e68 <HAL_DMA_Start_IT+0x200>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d03b      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a62      	ldr	r2, [pc, #392]	@ (8001e6c <HAL_DMA_Start_IT+0x204>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d036      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a60      	ldr	r2, [pc, #384]	@ (8001e70 <HAL_DMA_Start_IT+0x208>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d031      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a5f      	ldr	r2, [pc, #380]	@ (8001e74 <HAL_DMA_Start_IT+0x20c>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d02c      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a5d      	ldr	r2, [pc, #372]	@ (8001e78 <HAL_DMA_Start_IT+0x210>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d027      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a5c      	ldr	r2, [pc, #368]	@ (8001e7c <HAL_DMA_Start_IT+0x214>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d022      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a5a      	ldr	r2, [pc, #360]	@ (8001e80 <HAL_DMA_Start_IT+0x218>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d01d      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a59      	ldr	r2, [pc, #356]	@ (8001e84 <HAL_DMA_Start_IT+0x21c>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d018      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a57      	ldr	r2, [pc, #348]	@ (8001e88 <HAL_DMA_Start_IT+0x220>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d013      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a56      	ldr	r2, [pc, #344]	@ (8001e8c <HAL_DMA_Start_IT+0x224>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d00e      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a54      	ldr	r2, [pc, #336]	@ (8001e90 <HAL_DMA_Start_IT+0x228>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d009      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a53      	ldr	r2, [pc, #332]	@ (8001e94 <HAL_DMA_Start_IT+0x22c>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d004      	beq.n	8001d56 <HAL_DMA_Start_IT+0xee>
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a51      	ldr	r2, [pc, #324]	@ (8001e98 <HAL_DMA_Start_IT+0x230>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d108      	bne.n	8001d68 <HAL_DMA_Start_IT+0x100>
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 0201 	bic.w	r2, r2, #1
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	e007      	b.n	8001d78 <HAL_DMA_Start_IT+0x110>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 0201 	bic.w	r2, r2, #1
 8001d76:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	68b9      	ldr	r1, [r7, #8]
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f001 fb58 	bl	8003434 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a34      	ldr	r2, [pc, #208]	@ (8001e5c <HAL_DMA_Start_IT+0x1f4>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d04a      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a33      	ldr	r2, [pc, #204]	@ (8001e60 <HAL_DMA_Start_IT+0x1f8>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d045      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a31      	ldr	r2, [pc, #196]	@ (8001e64 <HAL_DMA_Start_IT+0x1fc>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d040      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a30      	ldr	r2, [pc, #192]	@ (8001e68 <HAL_DMA_Start_IT+0x200>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d03b      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a2e      	ldr	r2, [pc, #184]	@ (8001e6c <HAL_DMA_Start_IT+0x204>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d036      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a2d      	ldr	r2, [pc, #180]	@ (8001e70 <HAL_DMA_Start_IT+0x208>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d031      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a2b      	ldr	r2, [pc, #172]	@ (8001e74 <HAL_DMA_Start_IT+0x20c>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d02c      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a2a      	ldr	r2, [pc, #168]	@ (8001e78 <HAL_DMA_Start_IT+0x210>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d027      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a28      	ldr	r2, [pc, #160]	@ (8001e7c <HAL_DMA_Start_IT+0x214>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d022      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a27      	ldr	r2, [pc, #156]	@ (8001e80 <HAL_DMA_Start_IT+0x218>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d01d      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a25      	ldr	r2, [pc, #148]	@ (8001e84 <HAL_DMA_Start_IT+0x21c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d018      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a24      	ldr	r2, [pc, #144]	@ (8001e88 <HAL_DMA_Start_IT+0x220>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d013      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a22      	ldr	r2, [pc, #136]	@ (8001e8c <HAL_DMA_Start_IT+0x224>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d00e      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a21      	ldr	r2, [pc, #132]	@ (8001e90 <HAL_DMA_Start_IT+0x228>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d009      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a1f      	ldr	r2, [pc, #124]	@ (8001e94 <HAL_DMA_Start_IT+0x22c>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d004      	beq.n	8001e24 <HAL_DMA_Start_IT+0x1bc>
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e98 <HAL_DMA_Start_IT+0x230>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d101      	bne.n	8001e28 <HAL_DMA_Start_IT+0x1c0>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <HAL_DMA_Start_IT+0x1c2>
 8001e28:	2300      	movs	r3, #0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d036      	beq.n	8001e9c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f023 021e 	bic.w	r2, r3, #30
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f042 0216 	orr.w	r2, r2, #22
 8001e40:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d03e      	beq.n	8001ec8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f042 0208 	orr.w	r2, r2, #8
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	e035      	b.n	8001ec8 <HAL_DMA_Start_IT+0x260>
 8001e5c:	40020010 	.word	0x40020010
 8001e60:	40020028 	.word	0x40020028
 8001e64:	40020040 	.word	0x40020040
 8001e68:	40020058 	.word	0x40020058
 8001e6c:	40020070 	.word	0x40020070
 8001e70:	40020088 	.word	0x40020088
 8001e74:	400200a0 	.word	0x400200a0
 8001e78:	400200b8 	.word	0x400200b8
 8001e7c:	40020410 	.word	0x40020410
 8001e80:	40020428 	.word	0x40020428
 8001e84:	40020440 	.word	0x40020440
 8001e88:	40020458 	.word	0x40020458
 8001e8c:	40020470 	.word	0x40020470
 8001e90:	40020488 	.word	0x40020488
 8001e94:	400204a0 	.word	0x400204a0
 8001e98:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f023 020e 	bic.w	r2, r3, #14
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 020a 	orr.w	r2, r2, #10
 8001eae:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d007      	beq.n	8001ec8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f042 0204 	orr.w	r2, r2, #4
 8001ec6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a83      	ldr	r2, [pc, #524]	@ (80020dc <HAL_DMA_Start_IT+0x474>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d072      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a82      	ldr	r2, [pc, #520]	@ (80020e0 <HAL_DMA_Start_IT+0x478>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d06d      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a80      	ldr	r2, [pc, #512]	@ (80020e4 <HAL_DMA_Start_IT+0x47c>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d068      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a7f      	ldr	r2, [pc, #508]	@ (80020e8 <HAL_DMA_Start_IT+0x480>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d063      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a7d      	ldr	r2, [pc, #500]	@ (80020ec <HAL_DMA_Start_IT+0x484>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d05e      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a7c      	ldr	r2, [pc, #496]	@ (80020f0 <HAL_DMA_Start_IT+0x488>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d059      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a7a      	ldr	r2, [pc, #488]	@ (80020f4 <HAL_DMA_Start_IT+0x48c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d054      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a79      	ldr	r2, [pc, #484]	@ (80020f8 <HAL_DMA_Start_IT+0x490>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d04f      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a77      	ldr	r2, [pc, #476]	@ (80020fc <HAL_DMA_Start_IT+0x494>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d04a      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a76      	ldr	r2, [pc, #472]	@ (8002100 <HAL_DMA_Start_IT+0x498>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d045      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a74      	ldr	r2, [pc, #464]	@ (8002104 <HAL_DMA_Start_IT+0x49c>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d040      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a73      	ldr	r2, [pc, #460]	@ (8002108 <HAL_DMA_Start_IT+0x4a0>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d03b      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a71      	ldr	r2, [pc, #452]	@ (800210c <HAL_DMA_Start_IT+0x4a4>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d036      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a70      	ldr	r2, [pc, #448]	@ (8002110 <HAL_DMA_Start_IT+0x4a8>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d031      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a6e      	ldr	r2, [pc, #440]	@ (8002114 <HAL_DMA_Start_IT+0x4ac>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d02c      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a6d      	ldr	r2, [pc, #436]	@ (8002118 <HAL_DMA_Start_IT+0x4b0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d027      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a6b      	ldr	r2, [pc, #428]	@ (800211c <HAL_DMA_Start_IT+0x4b4>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d022      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a6a      	ldr	r2, [pc, #424]	@ (8002120 <HAL_DMA_Start_IT+0x4b8>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d01d      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a68      	ldr	r2, [pc, #416]	@ (8002124 <HAL_DMA_Start_IT+0x4bc>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d018      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a67      	ldr	r2, [pc, #412]	@ (8002128 <HAL_DMA_Start_IT+0x4c0>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d013      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a65      	ldr	r2, [pc, #404]	@ (800212c <HAL_DMA_Start_IT+0x4c4>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d00e      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a64      	ldr	r2, [pc, #400]	@ (8002130 <HAL_DMA_Start_IT+0x4c8>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d009      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a62      	ldr	r2, [pc, #392]	@ (8002134 <HAL_DMA_Start_IT+0x4cc>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d004      	beq.n	8001fb8 <HAL_DMA_Start_IT+0x350>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a61      	ldr	r2, [pc, #388]	@ (8002138 <HAL_DMA_Start_IT+0x4d0>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d101      	bne.n	8001fbc <HAL_DMA_Start_IT+0x354>
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e000      	b.n	8001fbe <HAL_DMA_Start_IT+0x356>
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d01a      	beq.n	8001ff8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d007      	beq.n	8001fe0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fde:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d007      	beq.n	8001ff8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ff2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ff6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a37      	ldr	r2, [pc, #220]	@ (80020dc <HAL_DMA_Start_IT+0x474>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d04a      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a36      	ldr	r2, [pc, #216]	@ (80020e0 <HAL_DMA_Start_IT+0x478>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d045      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a34      	ldr	r2, [pc, #208]	@ (80020e4 <HAL_DMA_Start_IT+0x47c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d040      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a33      	ldr	r2, [pc, #204]	@ (80020e8 <HAL_DMA_Start_IT+0x480>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d03b      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a31      	ldr	r2, [pc, #196]	@ (80020ec <HAL_DMA_Start_IT+0x484>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d036      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a30      	ldr	r2, [pc, #192]	@ (80020f0 <HAL_DMA_Start_IT+0x488>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d031      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a2e      	ldr	r2, [pc, #184]	@ (80020f4 <HAL_DMA_Start_IT+0x48c>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d02c      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a2d      	ldr	r2, [pc, #180]	@ (80020f8 <HAL_DMA_Start_IT+0x490>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d027      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a2b      	ldr	r2, [pc, #172]	@ (80020fc <HAL_DMA_Start_IT+0x494>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d022      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a2a      	ldr	r2, [pc, #168]	@ (8002100 <HAL_DMA_Start_IT+0x498>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d01d      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a28      	ldr	r2, [pc, #160]	@ (8002104 <HAL_DMA_Start_IT+0x49c>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d018      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a27      	ldr	r2, [pc, #156]	@ (8002108 <HAL_DMA_Start_IT+0x4a0>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d013      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a25      	ldr	r2, [pc, #148]	@ (800210c <HAL_DMA_Start_IT+0x4a4>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d00e      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a24      	ldr	r2, [pc, #144]	@ (8002110 <HAL_DMA_Start_IT+0x4a8>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d009      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a22      	ldr	r2, [pc, #136]	@ (8002114 <HAL_DMA_Start_IT+0x4ac>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d004      	beq.n	8002098 <HAL_DMA_Start_IT+0x430>
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a21      	ldr	r2, [pc, #132]	@ (8002118 <HAL_DMA_Start_IT+0x4b0>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d108      	bne.n	80020aa <HAL_DMA_Start_IT+0x442>
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0201 	orr.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	e012      	b.n	80020d0 <HAL_DMA_Start_IT+0x468>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f042 0201 	orr.w	r2, r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	e009      	b.n	80020d0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80020d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3718      	adds	r7, #24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40020010 	.word	0x40020010
 80020e0:	40020028 	.word	0x40020028
 80020e4:	40020040 	.word	0x40020040
 80020e8:	40020058 	.word	0x40020058
 80020ec:	40020070 	.word	0x40020070
 80020f0:	40020088 	.word	0x40020088
 80020f4:	400200a0 	.word	0x400200a0
 80020f8:	400200b8 	.word	0x400200b8
 80020fc:	40020410 	.word	0x40020410
 8002100:	40020428 	.word	0x40020428
 8002104:	40020440 	.word	0x40020440
 8002108:	40020458 	.word	0x40020458
 800210c:	40020470 	.word	0x40020470
 8002110:	40020488 	.word	0x40020488
 8002114:	400204a0 	.word	0x400204a0
 8002118:	400204b8 	.word	0x400204b8
 800211c:	58025408 	.word	0x58025408
 8002120:	5802541c 	.word	0x5802541c
 8002124:	58025430 	.word	0x58025430
 8002128:	58025444 	.word	0x58025444
 800212c:	58025458 	.word	0x58025458
 8002130:	5802546c 	.word	0x5802546c
 8002134:	58025480 	.word	0x58025480
 8002138:	58025494 	.word	0x58025494

0800213c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e237      	b.n	80025be <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d004      	beq.n	8002164 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2280      	movs	r2, #128	@ 0x80
 800215e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e22c      	b.n	80025be <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a5c      	ldr	r2, [pc, #368]	@ (80022dc <HAL_DMA_Abort_IT+0x1a0>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d04a      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a5b      	ldr	r2, [pc, #364]	@ (80022e0 <HAL_DMA_Abort_IT+0x1a4>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d045      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a59      	ldr	r2, [pc, #356]	@ (80022e4 <HAL_DMA_Abort_IT+0x1a8>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d040      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a58      	ldr	r2, [pc, #352]	@ (80022e8 <HAL_DMA_Abort_IT+0x1ac>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d03b      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a56      	ldr	r2, [pc, #344]	@ (80022ec <HAL_DMA_Abort_IT+0x1b0>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d036      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a55      	ldr	r2, [pc, #340]	@ (80022f0 <HAL_DMA_Abort_IT+0x1b4>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d031      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a53      	ldr	r2, [pc, #332]	@ (80022f4 <HAL_DMA_Abort_IT+0x1b8>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d02c      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a52      	ldr	r2, [pc, #328]	@ (80022f8 <HAL_DMA_Abort_IT+0x1bc>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d027      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a50      	ldr	r2, [pc, #320]	@ (80022fc <HAL_DMA_Abort_IT+0x1c0>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d022      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a4f      	ldr	r2, [pc, #316]	@ (8002300 <HAL_DMA_Abort_IT+0x1c4>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d01d      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a4d      	ldr	r2, [pc, #308]	@ (8002304 <HAL_DMA_Abort_IT+0x1c8>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d018      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a4c      	ldr	r2, [pc, #304]	@ (8002308 <HAL_DMA_Abort_IT+0x1cc>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d013      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a4a      	ldr	r2, [pc, #296]	@ (800230c <HAL_DMA_Abort_IT+0x1d0>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d00e      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a49      	ldr	r2, [pc, #292]	@ (8002310 <HAL_DMA_Abort_IT+0x1d4>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d009      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a47      	ldr	r2, [pc, #284]	@ (8002314 <HAL_DMA_Abort_IT+0x1d8>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d004      	beq.n	8002204 <HAL_DMA_Abort_IT+0xc8>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a46      	ldr	r2, [pc, #280]	@ (8002318 <HAL_DMA_Abort_IT+0x1dc>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d101      	bne.n	8002208 <HAL_DMA_Abort_IT+0xcc>
 8002204:	2301      	movs	r3, #1
 8002206:	e000      	b.n	800220a <HAL_DMA_Abort_IT+0xce>
 8002208:	2300      	movs	r3, #0
 800220a:	2b00      	cmp	r3, #0
 800220c:	f000 8086 	beq.w	800231c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2204      	movs	r2, #4
 8002214:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a2f      	ldr	r2, [pc, #188]	@ (80022dc <HAL_DMA_Abort_IT+0x1a0>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d04a      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a2e      	ldr	r2, [pc, #184]	@ (80022e0 <HAL_DMA_Abort_IT+0x1a4>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d045      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a2c      	ldr	r2, [pc, #176]	@ (80022e4 <HAL_DMA_Abort_IT+0x1a8>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d040      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a2b      	ldr	r2, [pc, #172]	@ (80022e8 <HAL_DMA_Abort_IT+0x1ac>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d03b      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a29      	ldr	r2, [pc, #164]	@ (80022ec <HAL_DMA_Abort_IT+0x1b0>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d036      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a28      	ldr	r2, [pc, #160]	@ (80022f0 <HAL_DMA_Abort_IT+0x1b4>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d031      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a26      	ldr	r2, [pc, #152]	@ (80022f4 <HAL_DMA_Abort_IT+0x1b8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d02c      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a25      	ldr	r2, [pc, #148]	@ (80022f8 <HAL_DMA_Abort_IT+0x1bc>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d027      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a23      	ldr	r2, [pc, #140]	@ (80022fc <HAL_DMA_Abort_IT+0x1c0>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d022      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a22      	ldr	r2, [pc, #136]	@ (8002300 <HAL_DMA_Abort_IT+0x1c4>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d01d      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a20      	ldr	r2, [pc, #128]	@ (8002304 <HAL_DMA_Abort_IT+0x1c8>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d018      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a1f      	ldr	r2, [pc, #124]	@ (8002308 <HAL_DMA_Abort_IT+0x1cc>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d013      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a1d      	ldr	r2, [pc, #116]	@ (800230c <HAL_DMA_Abort_IT+0x1d0>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d00e      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a1c      	ldr	r2, [pc, #112]	@ (8002310 <HAL_DMA_Abort_IT+0x1d4>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d009      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a1a      	ldr	r2, [pc, #104]	@ (8002314 <HAL_DMA_Abort_IT+0x1d8>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d004      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x17c>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a19      	ldr	r2, [pc, #100]	@ (8002318 <HAL_DMA_Abort_IT+0x1dc>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d108      	bne.n	80022ca <HAL_DMA_Abort_IT+0x18e>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0201 	bic.w	r2, r2, #1
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	e178      	b.n	80025bc <HAL_DMA_Abort_IT+0x480>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f022 0201 	bic.w	r2, r2, #1
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	e16f      	b.n	80025bc <HAL_DMA_Abort_IT+0x480>
 80022dc:	40020010 	.word	0x40020010
 80022e0:	40020028 	.word	0x40020028
 80022e4:	40020040 	.word	0x40020040
 80022e8:	40020058 	.word	0x40020058
 80022ec:	40020070 	.word	0x40020070
 80022f0:	40020088 	.word	0x40020088
 80022f4:	400200a0 	.word	0x400200a0
 80022f8:	400200b8 	.word	0x400200b8
 80022fc:	40020410 	.word	0x40020410
 8002300:	40020428 	.word	0x40020428
 8002304:	40020440 	.word	0x40020440
 8002308:	40020458 	.word	0x40020458
 800230c:	40020470 	.word	0x40020470
 8002310:	40020488 	.word	0x40020488
 8002314:	400204a0 	.word	0x400204a0
 8002318:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f022 020e 	bic.w	r2, r2, #14
 800232a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a6c      	ldr	r2, [pc, #432]	@ (80024e4 <HAL_DMA_Abort_IT+0x3a8>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d04a      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a6b      	ldr	r2, [pc, #428]	@ (80024e8 <HAL_DMA_Abort_IT+0x3ac>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d045      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a69      	ldr	r2, [pc, #420]	@ (80024ec <HAL_DMA_Abort_IT+0x3b0>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d040      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a68      	ldr	r2, [pc, #416]	@ (80024f0 <HAL_DMA_Abort_IT+0x3b4>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d03b      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a66      	ldr	r2, [pc, #408]	@ (80024f4 <HAL_DMA_Abort_IT+0x3b8>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d036      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a65      	ldr	r2, [pc, #404]	@ (80024f8 <HAL_DMA_Abort_IT+0x3bc>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d031      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a63      	ldr	r2, [pc, #396]	@ (80024fc <HAL_DMA_Abort_IT+0x3c0>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d02c      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a62      	ldr	r2, [pc, #392]	@ (8002500 <HAL_DMA_Abort_IT+0x3c4>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d027      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a60      	ldr	r2, [pc, #384]	@ (8002504 <HAL_DMA_Abort_IT+0x3c8>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d022      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a5f      	ldr	r2, [pc, #380]	@ (8002508 <HAL_DMA_Abort_IT+0x3cc>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d01d      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a5d      	ldr	r2, [pc, #372]	@ (800250c <HAL_DMA_Abort_IT+0x3d0>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d018      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a5c      	ldr	r2, [pc, #368]	@ (8002510 <HAL_DMA_Abort_IT+0x3d4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d013      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a5a      	ldr	r2, [pc, #360]	@ (8002514 <HAL_DMA_Abort_IT+0x3d8>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d00e      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a59      	ldr	r2, [pc, #356]	@ (8002518 <HAL_DMA_Abort_IT+0x3dc>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d009      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a57      	ldr	r2, [pc, #348]	@ (800251c <HAL_DMA_Abort_IT+0x3e0>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d004      	beq.n	80023cc <HAL_DMA_Abort_IT+0x290>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a56      	ldr	r2, [pc, #344]	@ (8002520 <HAL_DMA_Abort_IT+0x3e4>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d108      	bne.n	80023de <HAL_DMA_Abort_IT+0x2a2>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 0201 	bic.w	r2, r2, #1
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	e007      	b.n	80023ee <HAL_DMA_Abort_IT+0x2b2>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 0201 	bic.w	r2, r2, #1
 80023ec:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a3c      	ldr	r2, [pc, #240]	@ (80024e4 <HAL_DMA_Abort_IT+0x3a8>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d072      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a3a      	ldr	r2, [pc, #232]	@ (80024e8 <HAL_DMA_Abort_IT+0x3ac>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d06d      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a39      	ldr	r2, [pc, #228]	@ (80024ec <HAL_DMA_Abort_IT+0x3b0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d068      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a37      	ldr	r2, [pc, #220]	@ (80024f0 <HAL_DMA_Abort_IT+0x3b4>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d063      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a36      	ldr	r2, [pc, #216]	@ (80024f4 <HAL_DMA_Abort_IT+0x3b8>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d05e      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a34      	ldr	r2, [pc, #208]	@ (80024f8 <HAL_DMA_Abort_IT+0x3bc>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d059      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a33      	ldr	r2, [pc, #204]	@ (80024fc <HAL_DMA_Abort_IT+0x3c0>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d054      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a31      	ldr	r2, [pc, #196]	@ (8002500 <HAL_DMA_Abort_IT+0x3c4>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d04f      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a30      	ldr	r2, [pc, #192]	@ (8002504 <HAL_DMA_Abort_IT+0x3c8>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d04a      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a2e      	ldr	r2, [pc, #184]	@ (8002508 <HAL_DMA_Abort_IT+0x3cc>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d045      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a2d      	ldr	r2, [pc, #180]	@ (800250c <HAL_DMA_Abort_IT+0x3d0>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d040      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a2b      	ldr	r2, [pc, #172]	@ (8002510 <HAL_DMA_Abort_IT+0x3d4>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d03b      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a2a      	ldr	r2, [pc, #168]	@ (8002514 <HAL_DMA_Abort_IT+0x3d8>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d036      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a28      	ldr	r2, [pc, #160]	@ (8002518 <HAL_DMA_Abort_IT+0x3dc>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d031      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a27      	ldr	r2, [pc, #156]	@ (800251c <HAL_DMA_Abort_IT+0x3e0>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d02c      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a25      	ldr	r2, [pc, #148]	@ (8002520 <HAL_DMA_Abort_IT+0x3e4>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d027      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a24      	ldr	r2, [pc, #144]	@ (8002524 <HAL_DMA_Abort_IT+0x3e8>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d022      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a22      	ldr	r2, [pc, #136]	@ (8002528 <HAL_DMA_Abort_IT+0x3ec>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d01d      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a21      	ldr	r2, [pc, #132]	@ (800252c <HAL_DMA_Abort_IT+0x3f0>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d018      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a1f      	ldr	r2, [pc, #124]	@ (8002530 <HAL_DMA_Abort_IT+0x3f4>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d013      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002534 <HAL_DMA_Abort_IT+0x3f8>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d00e      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002538 <HAL_DMA_Abort_IT+0x3fc>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d009      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a1b      	ldr	r2, [pc, #108]	@ (800253c <HAL_DMA_Abort_IT+0x400>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d004      	beq.n	80024de <HAL_DMA_Abort_IT+0x3a2>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a19      	ldr	r2, [pc, #100]	@ (8002540 <HAL_DMA_Abort_IT+0x404>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d132      	bne.n	8002544 <HAL_DMA_Abort_IT+0x408>
 80024de:	2301      	movs	r3, #1
 80024e0:	e031      	b.n	8002546 <HAL_DMA_Abort_IT+0x40a>
 80024e2:	bf00      	nop
 80024e4:	40020010 	.word	0x40020010
 80024e8:	40020028 	.word	0x40020028
 80024ec:	40020040 	.word	0x40020040
 80024f0:	40020058 	.word	0x40020058
 80024f4:	40020070 	.word	0x40020070
 80024f8:	40020088 	.word	0x40020088
 80024fc:	400200a0 	.word	0x400200a0
 8002500:	400200b8 	.word	0x400200b8
 8002504:	40020410 	.word	0x40020410
 8002508:	40020428 	.word	0x40020428
 800250c:	40020440 	.word	0x40020440
 8002510:	40020458 	.word	0x40020458
 8002514:	40020470 	.word	0x40020470
 8002518:	40020488 	.word	0x40020488
 800251c:	400204a0 	.word	0x400204a0
 8002520:	400204b8 	.word	0x400204b8
 8002524:	58025408 	.word	0x58025408
 8002528:	5802541c 	.word	0x5802541c
 800252c:	58025430 	.word	0x58025430
 8002530:	58025444 	.word	0x58025444
 8002534:	58025458 	.word	0x58025458
 8002538:	5802546c 	.word	0x5802546c
 800253c:	58025480 	.word	0x58025480
 8002540:	58025494 	.word	0x58025494
 8002544:	2300      	movs	r3, #0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d028      	beq.n	800259c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002554:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002558:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800255e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002564:	f003 031f 	and.w	r3, r3, #31
 8002568:	2201      	movs	r2, #1
 800256a:	409a      	lsls	r2, r3
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002578:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00c      	beq.n	800259c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800258c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002590:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800259a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d003      	beq.n	80025bc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop

080025c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08a      	sub	sp, #40	@ 0x28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80025d4:	4b67      	ldr	r3, [pc, #412]	@ (8002774 <HAL_DMA_IRQHandler+0x1ac>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a67      	ldr	r2, [pc, #412]	@ (8002778 <HAL_DMA_IRQHandler+0x1b0>)
 80025da:	fba2 2303 	umull	r2, r3, r2, r3
 80025de:	0a9b      	lsrs	r3, r3, #10
 80025e0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ec:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80025ee:	6a3b      	ldr	r3, [r7, #32]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a5f      	ldr	r2, [pc, #380]	@ (800277c <HAL_DMA_IRQHandler+0x1b4>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d04a      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a5d      	ldr	r2, [pc, #372]	@ (8002780 <HAL_DMA_IRQHandler+0x1b8>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d045      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a5c      	ldr	r2, [pc, #368]	@ (8002784 <HAL_DMA_IRQHandler+0x1bc>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d040      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a5a      	ldr	r2, [pc, #360]	@ (8002788 <HAL_DMA_IRQHandler+0x1c0>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d03b      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a59      	ldr	r2, [pc, #356]	@ (800278c <HAL_DMA_IRQHandler+0x1c4>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d036      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a57      	ldr	r2, [pc, #348]	@ (8002790 <HAL_DMA_IRQHandler+0x1c8>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d031      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a56      	ldr	r2, [pc, #344]	@ (8002794 <HAL_DMA_IRQHandler+0x1cc>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d02c      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a54      	ldr	r2, [pc, #336]	@ (8002798 <HAL_DMA_IRQHandler+0x1d0>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d027      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a53      	ldr	r2, [pc, #332]	@ (800279c <HAL_DMA_IRQHandler+0x1d4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d022      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a51      	ldr	r2, [pc, #324]	@ (80027a0 <HAL_DMA_IRQHandler+0x1d8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d01d      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a50      	ldr	r2, [pc, #320]	@ (80027a4 <HAL_DMA_IRQHandler+0x1dc>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d018      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a4e      	ldr	r2, [pc, #312]	@ (80027a8 <HAL_DMA_IRQHandler+0x1e0>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d013      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a4d      	ldr	r2, [pc, #308]	@ (80027ac <HAL_DMA_IRQHandler+0x1e4>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d00e      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a4b      	ldr	r2, [pc, #300]	@ (80027b0 <HAL_DMA_IRQHandler+0x1e8>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d009      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a4a      	ldr	r2, [pc, #296]	@ (80027b4 <HAL_DMA_IRQHandler+0x1ec>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d004      	beq.n	800269a <HAL_DMA_IRQHandler+0xd2>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a48      	ldr	r2, [pc, #288]	@ (80027b8 <HAL_DMA_IRQHandler+0x1f0>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d101      	bne.n	800269e <HAL_DMA_IRQHandler+0xd6>
 800269a:	2301      	movs	r3, #1
 800269c:	e000      	b.n	80026a0 <HAL_DMA_IRQHandler+0xd8>
 800269e:	2300      	movs	r3, #0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 842b 	beq.w	8002efc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026aa:	f003 031f 	and.w	r3, r3, #31
 80026ae:	2208      	movs	r2, #8
 80026b0:	409a      	lsls	r2, r3
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 80a2 	beq.w	8002800 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a2e      	ldr	r2, [pc, #184]	@ (800277c <HAL_DMA_IRQHandler+0x1b4>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d04a      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a2d      	ldr	r2, [pc, #180]	@ (8002780 <HAL_DMA_IRQHandler+0x1b8>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d045      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a2b      	ldr	r2, [pc, #172]	@ (8002784 <HAL_DMA_IRQHandler+0x1bc>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d040      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a2a      	ldr	r2, [pc, #168]	@ (8002788 <HAL_DMA_IRQHandler+0x1c0>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d03b      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a28      	ldr	r2, [pc, #160]	@ (800278c <HAL_DMA_IRQHandler+0x1c4>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d036      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a27      	ldr	r2, [pc, #156]	@ (8002790 <HAL_DMA_IRQHandler+0x1c8>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d031      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a25      	ldr	r2, [pc, #148]	@ (8002794 <HAL_DMA_IRQHandler+0x1cc>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d02c      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a24      	ldr	r2, [pc, #144]	@ (8002798 <HAL_DMA_IRQHandler+0x1d0>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d027      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a22      	ldr	r2, [pc, #136]	@ (800279c <HAL_DMA_IRQHandler+0x1d4>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d022      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a21      	ldr	r2, [pc, #132]	@ (80027a0 <HAL_DMA_IRQHandler+0x1d8>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d01d      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a1f      	ldr	r2, [pc, #124]	@ (80027a4 <HAL_DMA_IRQHandler+0x1dc>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d018      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a1e      	ldr	r2, [pc, #120]	@ (80027a8 <HAL_DMA_IRQHandler+0x1e0>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d013      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a1c      	ldr	r2, [pc, #112]	@ (80027ac <HAL_DMA_IRQHandler+0x1e4>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d00e      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a1b      	ldr	r2, [pc, #108]	@ (80027b0 <HAL_DMA_IRQHandler+0x1e8>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d009      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a19      	ldr	r2, [pc, #100]	@ (80027b4 <HAL_DMA_IRQHandler+0x1ec>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d004      	beq.n	800275c <HAL_DMA_IRQHandler+0x194>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a18      	ldr	r2, [pc, #96]	@ (80027b8 <HAL_DMA_IRQHandler+0x1f0>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d12f      	bne.n	80027bc <HAL_DMA_IRQHandler+0x1f4>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0304 	and.w	r3, r3, #4
 8002766:	2b00      	cmp	r3, #0
 8002768:	bf14      	ite	ne
 800276a:	2301      	movne	r3, #1
 800276c:	2300      	moveq	r3, #0
 800276e:	b2db      	uxtb	r3, r3
 8002770:	e02e      	b.n	80027d0 <HAL_DMA_IRQHandler+0x208>
 8002772:	bf00      	nop
 8002774:	24000000 	.word	0x24000000
 8002778:	1b4e81b5 	.word	0x1b4e81b5
 800277c:	40020010 	.word	0x40020010
 8002780:	40020028 	.word	0x40020028
 8002784:	40020040 	.word	0x40020040
 8002788:	40020058 	.word	0x40020058
 800278c:	40020070 	.word	0x40020070
 8002790:	40020088 	.word	0x40020088
 8002794:	400200a0 	.word	0x400200a0
 8002798:	400200b8 	.word	0x400200b8
 800279c:	40020410 	.word	0x40020410
 80027a0:	40020428 	.word	0x40020428
 80027a4:	40020440 	.word	0x40020440
 80027a8:	40020458 	.word	0x40020458
 80027ac:	40020470 	.word	0x40020470
 80027b0:	40020488 	.word	0x40020488
 80027b4:	400204a0 	.word	0x400204a0
 80027b8:	400204b8 	.word	0x400204b8
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0308 	and.w	r3, r3, #8
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	bf14      	ite	ne
 80027ca:	2301      	movne	r3, #1
 80027cc:	2300      	moveq	r3, #0
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d015      	beq.n	8002800 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f022 0204 	bic.w	r2, r2, #4
 80027e2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e8:	f003 031f 	and.w	r3, r3, #31
 80027ec:	2208      	movs	r2, #8
 80027ee:	409a      	lsls	r2, r3
 80027f0:	6a3b      	ldr	r3, [r7, #32]
 80027f2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027f8:	f043 0201 	orr.w	r2, r3, #1
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002804:	f003 031f 	and.w	r3, r3, #31
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	fa22 f303 	lsr.w	r3, r2, r3
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d06e      	beq.n	80028f4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a69      	ldr	r2, [pc, #420]	@ (80029c0 <HAL_DMA_IRQHandler+0x3f8>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d04a      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a67      	ldr	r2, [pc, #412]	@ (80029c4 <HAL_DMA_IRQHandler+0x3fc>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d045      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a66      	ldr	r2, [pc, #408]	@ (80029c8 <HAL_DMA_IRQHandler+0x400>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d040      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a64      	ldr	r2, [pc, #400]	@ (80029cc <HAL_DMA_IRQHandler+0x404>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d03b      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a63      	ldr	r2, [pc, #396]	@ (80029d0 <HAL_DMA_IRQHandler+0x408>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d036      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a61      	ldr	r2, [pc, #388]	@ (80029d4 <HAL_DMA_IRQHandler+0x40c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d031      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a60      	ldr	r2, [pc, #384]	@ (80029d8 <HAL_DMA_IRQHandler+0x410>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d02c      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a5e      	ldr	r2, [pc, #376]	@ (80029dc <HAL_DMA_IRQHandler+0x414>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d027      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a5d      	ldr	r2, [pc, #372]	@ (80029e0 <HAL_DMA_IRQHandler+0x418>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d022      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a5b      	ldr	r2, [pc, #364]	@ (80029e4 <HAL_DMA_IRQHandler+0x41c>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d01d      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a5a      	ldr	r2, [pc, #360]	@ (80029e8 <HAL_DMA_IRQHandler+0x420>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d018      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a58      	ldr	r2, [pc, #352]	@ (80029ec <HAL_DMA_IRQHandler+0x424>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d013      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a57      	ldr	r2, [pc, #348]	@ (80029f0 <HAL_DMA_IRQHandler+0x428>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d00e      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a55      	ldr	r2, [pc, #340]	@ (80029f4 <HAL_DMA_IRQHandler+0x42c>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d009      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a54      	ldr	r2, [pc, #336]	@ (80029f8 <HAL_DMA_IRQHandler+0x430>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d004      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x2ee>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a52      	ldr	r2, [pc, #328]	@ (80029fc <HAL_DMA_IRQHandler+0x434>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d10a      	bne.n	80028cc <HAL_DMA_IRQHandler+0x304>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	bf14      	ite	ne
 80028c4:	2301      	movne	r3, #1
 80028c6:	2300      	moveq	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	e003      	b.n	80028d4 <HAL_DMA_IRQHandler+0x30c>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2300      	movs	r3, #0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d00d      	beq.n	80028f4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028dc:	f003 031f 	and.w	r3, r3, #31
 80028e0:	2201      	movs	r2, #1
 80028e2:	409a      	lsls	r2, r3
 80028e4:	6a3b      	ldr	r3, [r7, #32]
 80028e6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ec:	f043 0202 	orr.w	r2, r3, #2
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f8:	f003 031f 	and.w	r3, r3, #31
 80028fc:	2204      	movs	r2, #4
 80028fe:	409a      	lsls	r2, r3
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 808f 	beq.w	8002a28 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a2c      	ldr	r2, [pc, #176]	@ (80029c0 <HAL_DMA_IRQHandler+0x3f8>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d04a      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a2a      	ldr	r2, [pc, #168]	@ (80029c4 <HAL_DMA_IRQHandler+0x3fc>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d045      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a29      	ldr	r2, [pc, #164]	@ (80029c8 <HAL_DMA_IRQHandler+0x400>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d040      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a27      	ldr	r2, [pc, #156]	@ (80029cc <HAL_DMA_IRQHandler+0x404>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d03b      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a26      	ldr	r2, [pc, #152]	@ (80029d0 <HAL_DMA_IRQHandler+0x408>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d036      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a24      	ldr	r2, [pc, #144]	@ (80029d4 <HAL_DMA_IRQHandler+0x40c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d031      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a23      	ldr	r2, [pc, #140]	@ (80029d8 <HAL_DMA_IRQHandler+0x410>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d02c      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a21      	ldr	r2, [pc, #132]	@ (80029dc <HAL_DMA_IRQHandler+0x414>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d027      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a20      	ldr	r2, [pc, #128]	@ (80029e0 <HAL_DMA_IRQHandler+0x418>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d022      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a1e      	ldr	r2, [pc, #120]	@ (80029e4 <HAL_DMA_IRQHandler+0x41c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d01d      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a1d      	ldr	r2, [pc, #116]	@ (80029e8 <HAL_DMA_IRQHandler+0x420>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d018      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a1b      	ldr	r2, [pc, #108]	@ (80029ec <HAL_DMA_IRQHandler+0x424>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d013      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a1a      	ldr	r2, [pc, #104]	@ (80029f0 <HAL_DMA_IRQHandler+0x428>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d00e      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a18      	ldr	r2, [pc, #96]	@ (80029f4 <HAL_DMA_IRQHandler+0x42c>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d009      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a17      	ldr	r2, [pc, #92]	@ (80029f8 <HAL_DMA_IRQHandler+0x430>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d004      	beq.n	80029aa <HAL_DMA_IRQHandler+0x3e2>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a15      	ldr	r2, [pc, #84]	@ (80029fc <HAL_DMA_IRQHandler+0x434>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d12a      	bne.n	8002a00 <HAL_DMA_IRQHandler+0x438>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	bf14      	ite	ne
 80029b8:	2301      	movne	r3, #1
 80029ba:	2300      	moveq	r3, #0
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	e023      	b.n	8002a08 <HAL_DMA_IRQHandler+0x440>
 80029c0:	40020010 	.word	0x40020010
 80029c4:	40020028 	.word	0x40020028
 80029c8:	40020040 	.word	0x40020040
 80029cc:	40020058 	.word	0x40020058
 80029d0:	40020070 	.word	0x40020070
 80029d4:	40020088 	.word	0x40020088
 80029d8:	400200a0 	.word	0x400200a0
 80029dc:	400200b8 	.word	0x400200b8
 80029e0:	40020410 	.word	0x40020410
 80029e4:	40020428 	.word	0x40020428
 80029e8:	40020440 	.word	0x40020440
 80029ec:	40020458 	.word	0x40020458
 80029f0:	40020470 	.word	0x40020470
 80029f4:	40020488 	.word	0x40020488
 80029f8:	400204a0 	.word	0x400204a0
 80029fc:	400204b8 	.word	0x400204b8
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2300      	movs	r3, #0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00d      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a10:	f003 031f 	and.w	r3, r3, #31
 8002a14:	2204      	movs	r2, #4
 8002a16:	409a      	lsls	r2, r3
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a20:	f043 0204 	orr.w	r2, r3, #4
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2c:	f003 031f 	and.w	r3, r3, #31
 8002a30:	2210      	movs	r2, #16
 8002a32:	409a      	lsls	r2, r3
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	4013      	ands	r3, r2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 80a6 	beq.w	8002b8a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a85      	ldr	r2, [pc, #532]	@ (8002c58 <HAL_DMA_IRQHandler+0x690>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d04a      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a83      	ldr	r2, [pc, #524]	@ (8002c5c <HAL_DMA_IRQHandler+0x694>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d045      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a82      	ldr	r2, [pc, #520]	@ (8002c60 <HAL_DMA_IRQHandler+0x698>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d040      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a80      	ldr	r2, [pc, #512]	@ (8002c64 <HAL_DMA_IRQHandler+0x69c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d03b      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a7f      	ldr	r2, [pc, #508]	@ (8002c68 <HAL_DMA_IRQHandler+0x6a0>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d036      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a7d      	ldr	r2, [pc, #500]	@ (8002c6c <HAL_DMA_IRQHandler+0x6a4>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d031      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a7c      	ldr	r2, [pc, #496]	@ (8002c70 <HAL_DMA_IRQHandler+0x6a8>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d02c      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a7a      	ldr	r2, [pc, #488]	@ (8002c74 <HAL_DMA_IRQHandler+0x6ac>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d027      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a79      	ldr	r2, [pc, #484]	@ (8002c78 <HAL_DMA_IRQHandler+0x6b0>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d022      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a77      	ldr	r2, [pc, #476]	@ (8002c7c <HAL_DMA_IRQHandler+0x6b4>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d01d      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a76      	ldr	r2, [pc, #472]	@ (8002c80 <HAL_DMA_IRQHandler+0x6b8>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d018      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a74      	ldr	r2, [pc, #464]	@ (8002c84 <HAL_DMA_IRQHandler+0x6bc>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d013      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a73      	ldr	r2, [pc, #460]	@ (8002c88 <HAL_DMA_IRQHandler+0x6c0>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d00e      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a71      	ldr	r2, [pc, #452]	@ (8002c8c <HAL_DMA_IRQHandler+0x6c4>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d009      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a70      	ldr	r2, [pc, #448]	@ (8002c90 <HAL_DMA_IRQHandler+0x6c8>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d004      	beq.n	8002ade <HAL_DMA_IRQHandler+0x516>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a6e      	ldr	r2, [pc, #440]	@ (8002c94 <HAL_DMA_IRQHandler+0x6cc>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d10a      	bne.n	8002af4 <HAL_DMA_IRQHandler+0x52c>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	bf14      	ite	ne
 8002aec:	2301      	movne	r3, #1
 8002aee:	2300      	moveq	r3, #0
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	e009      	b.n	8002b08 <HAL_DMA_IRQHandler+0x540>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0304 	and.w	r3, r3, #4
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	bf14      	ite	ne
 8002b02:	2301      	movne	r3, #1
 8002b04:	2300      	moveq	r3, #0
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d03e      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b10:	f003 031f 	and.w	r3, r3, #31
 8002b14:	2210      	movs	r2, #16
 8002b16:	409a      	lsls	r2, r3
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d018      	beq.n	8002b5c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d108      	bne.n	8002b4a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d024      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	4798      	blx	r3
 8002b48:	e01f      	b.n	8002b8a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d01b      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	4798      	blx	r3
 8002b5a:	e016      	b.n	8002b8a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d107      	bne.n	8002b7a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f022 0208 	bic.w	r2, r2, #8
 8002b78:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8e:	f003 031f 	and.w	r3, r3, #31
 8002b92:	2220      	movs	r2, #32
 8002b94:	409a      	lsls	r2, r3
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 8110 	beq.w	8002dc0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a2c      	ldr	r2, [pc, #176]	@ (8002c58 <HAL_DMA_IRQHandler+0x690>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d04a      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a2b      	ldr	r2, [pc, #172]	@ (8002c5c <HAL_DMA_IRQHandler+0x694>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d045      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a29      	ldr	r2, [pc, #164]	@ (8002c60 <HAL_DMA_IRQHandler+0x698>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d040      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a28      	ldr	r2, [pc, #160]	@ (8002c64 <HAL_DMA_IRQHandler+0x69c>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d03b      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a26      	ldr	r2, [pc, #152]	@ (8002c68 <HAL_DMA_IRQHandler+0x6a0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d036      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a25      	ldr	r2, [pc, #148]	@ (8002c6c <HAL_DMA_IRQHandler+0x6a4>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d031      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a23      	ldr	r2, [pc, #140]	@ (8002c70 <HAL_DMA_IRQHandler+0x6a8>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d02c      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a22      	ldr	r2, [pc, #136]	@ (8002c74 <HAL_DMA_IRQHandler+0x6ac>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d027      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a20      	ldr	r2, [pc, #128]	@ (8002c78 <HAL_DMA_IRQHandler+0x6b0>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d022      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8002c7c <HAL_DMA_IRQHandler+0x6b4>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d01d      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a1d      	ldr	r2, [pc, #116]	@ (8002c80 <HAL_DMA_IRQHandler+0x6b8>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d018      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a1c      	ldr	r2, [pc, #112]	@ (8002c84 <HAL_DMA_IRQHandler+0x6bc>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d013      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a1a      	ldr	r2, [pc, #104]	@ (8002c88 <HAL_DMA_IRQHandler+0x6c0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d00e      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a19      	ldr	r2, [pc, #100]	@ (8002c8c <HAL_DMA_IRQHandler+0x6c4>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d009      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a17      	ldr	r2, [pc, #92]	@ (8002c90 <HAL_DMA_IRQHandler+0x6c8>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d004      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x678>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a16      	ldr	r2, [pc, #88]	@ (8002c94 <HAL_DMA_IRQHandler+0x6cc>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d12b      	bne.n	8002c98 <HAL_DMA_IRQHandler+0x6d0>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0310 	and.w	r3, r3, #16
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	bf14      	ite	ne
 8002c4e:	2301      	movne	r3, #1
 8002c50:	2300      	moveq	r3, #0
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	e02a      	b.n	8002cac <HAL_DMA_IRQHandler+0x6e4>
 8002c56:	bf00      	nop
 8002c58:	40020010 	.word	0x40020010
 8002c5c:	40020028 	.word	0x40020028
 8002c60:	40020040 	.word	0x40020040
 8002c64:	40020058 	.word	0x40020058
 8002c68:	40020070 	.word	0x40020070
 8002c6c:	40020088 	.word	0x40020088
 8002c70:	400200a0 	.word	0x400200a0
 8002c74:	400200b8 	.word	0x400200b8
 8002c78:	40020410 	.word	0x40020410
 8002c7c:	40020428 	.word	0x40020428
 8002c80:	40020440 	.word	0x40020440
 8002c84:	40020458 	.word	0x40020458
 8002c88:	40020470 	.word	0x40020470
 8002c8c:	40020488 	.word	0x40020488
 8002c90:	400204a0 	.word	0x400204a0
 8002c94:	400204b8 	.word	0x400204b8
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	bf14      	ite	ne
 8002ca6:	2301      	movne	r3, #1
 8002ca8:	2300      	moveq	r3, #0
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 8087 	beq.w	8002dc0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb6:	f003 031f 	and.w	r3, r3, #31
 8002cba:	2220      	movs	r2, #32
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b04      	cmp	r3, #4
 8002ccc:	d139      	bne.n	8002d42 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 0216 	bic.w	r2, r2, #22
 8002cdc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	695a      	ldr	r2, [r3, #20]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cec:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d103      	bne.n	8002cfe <HAL_DMA_IRQHandler+0x736>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d007      	beq.n	8002d0e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0208 	bic.w	r2, r2, #8
 8002d0c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	f003 031f 	and.w	r3, r3, #31
 8002d16:	223f      	movs	r2, #63	@ 0x3f
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	6a3b      	ldr	r3, [r7, #32]
 8002d1c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	f000 834a 	beq.w	80033cc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	4798      	blx	r3
          }
          return;
 8002d40:	e344      	b.n	80033cc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d018      	beq.n	8002d82 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d108      	bne.n	8002d70 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d02c      	beq.n	8002dc0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	4798      	blx	r3
 8002d6e:	e027      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d023      	beq.n	8002dc0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	4798      	blx	r3
 8002d80:	e01e      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10f      	bne.n	8002db0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0210 	bic.w	r2, r2, #16
 8002d9e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d003      	beq.n	8002dc0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	f000 8306 	beq.w	80033d6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f000 8088 	beq.w	8002ee8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2204      	movs	r2, #4
 8002ddc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a7a      	ldr	r2, [pc, #488]	@ (8002fd0 <HAL_DMA_IRQHandler+0xa08>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d04a      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a79      	ldr	r2, [pc, #484]	@ (8002fd4 <HAL_DMA_IRQHandler+0xa0c>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d045      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a77      	ldr	r2, [pc, #476]	@ (8002fd8 <HAL_DMA_IRQHandler+0xa10>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d040      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a76      	ldr	r2, [pc, #472]	@ (8002fdc <HAL_DMA_IRQHandler+0xa14>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d03b      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a74      	ldr	r2, [pc, #464]	@ (8002fe0 <HAL_DMA_IRQHandler+0xa18>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d036      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a73      	ldr	r2, [pc, #460]	@ (8002fe4 <HAL_DMA_IRQHandler+0xa1c>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d031      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a71      	ldr	r2, [pc, #452]	@ (8002fe8 <HAL_DMA_IRQHandler+0xa20>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d02c      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a70      	ldr	r2, [pc, #448]	@ (8002fec <HAL_DMA_IRQHandler+0xa24>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d027      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a6e      	ldr	r2, [pc, #440]	@ (8002ff0 <HAL_DMA_IRQHandler+0xa28>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d022      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a6d      	ldr	r2, [pc, #436]	@ (8002ff4 <HAL_DMA_IRQHandler+0xa2c>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d01d      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a6b      	ldr	r2, [pc, #428]	@ (8002ff8 <HAL_DMA_IRQHandler+0xa30>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d018      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a6a      	ldr	r2, [pc, #424]	@ (8002ffc <HAL_DMA_IRQHandler+0xa34>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d013      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a68      	ldr	r2, [pc, #416]	@ (8003000 <HAL_DMA_IRQHandler+0xa38>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d00e      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a67      	ldr	r2, [pc, #412]	@ (8003004 <HAL_DMA_IRQHandler+0xa3c>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d009      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a65      	ldr	r2, [pc, #404]	@ (8003008 <HAL_DMA_IRQHandler+0xa40>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d004      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x8b8>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a64      	ldr	r2, [pc, #400]	@ (800300c <HAL_DMA_IRQHandler+0xa44>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d108      	bne.n	8002e92 <HAL_DMA_IRQHandler+0x8ca>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f022 0201 	bic.w	r2, r2, #1
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	e007      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x8da>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 0201 	bic.w	r2, r2, #1
 8002ea0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d307      	bcc.n	8002ebe <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1f2      	bne.n	8002ea2 <HAL_DMA_IRQHandler+0x8da>
 8002ebc:	e000      	b.n	8002ec0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002ebe:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d004      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2203      	movs	r2, #3
 8002ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002ed6:	e003      	b.n	8002ee0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 8272 	beq.w	80033d6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	4798      	blx	r3
 8002efa:	e26c      	b.n	80033d6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a43      	ldr	r2, [pc, #268]	@ (8003010 <HAL_DMA_IRQHandler+0xa48>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d022      	beq.n	8002f4c <HAL_DMA_IRQHandler+0x984>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a42      	ldr	r2, [pc, #264]	@ (8003014 <HAL_DMA_IRQHandler+0xa4c>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d01d      	beq.n	8002f4c <HAL_DMA_IRQHandler+0x984>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a40      	ldr	r2, [pc, #256]	@ (8003018 <HAL_DMA_IRQHandler+0xa50>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d018      	beq.n	8002f4c <HAL_DMA_IRQHandler+0x984>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a3f      	ldr	r2, [pc, #252]	@ (800301c <HAL_DMA_IRQHandler+0xa54>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d013      	beq.n	8002f4c <HAL_DMA_IRQHandler+0x984>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a3d      	ldr	r2, [pc, #244]	@ (8003020 <HAL_DMA_IRQHandler+0xa58>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d00e      	beq.n	8002f4c <HAL_DMA_IRQHandler+0x984>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a3c      	ldr	r2, [pc, #240]	@ (8003024 <HAL_DMA_IRQHandler+0xa5c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d009      	beq.n	8002f4c <HAL_DMA_IRQHandler+0x984>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a3a      	ldr	r2, [pc, #232]	@ (8003028 <HAL_DMA_IRQHandler+0xa60>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d004      	beq.n	8002f4c <HAL_DMA_IRQHandler+0x984>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a39      	ldr	r2, [pc, #228]	@ (800302c <HAL_DMA_IRQHandler+0xa64>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d101      	bne.n	8002f50 <HAL_DMA_IRQHandler+0x988>
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e000      	b.n	8002f52 <HAL_DMA_IRQHandler+0x98a>
 8002f50:	2300      	movs	r3, #0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 823f 	beq.w	80033d6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f64:	f003 031f 	and.w	r3, r3, #31
 8002f68:	2204      	movs	r2, #4
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 80cd 	beq.w	8003110 <HAL_DMA_IRQHandler+0xb48>
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 80c7 	beq.w	8003110 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f86:	f003 031f 	and.w	r3, r3, #31
 8002f8a:	2204      	movs	r2, #4
 8002f8c:	409a      	lsls	r2, r3
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d049      	beq.n	8003030 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d109      	bne.n	8002fba <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	f000 8210 	beq.w	80033d0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fb8:	e20a      	b.n	80033d0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	f000 8206 	beq.w	80033d0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fcc:	e200      	b.n	80033d0 <HAL_DMA_IRQHandler+0xe08>
 8002fce:	bf00      	nop
 8002fd0:	40020010 	.word	0x40020010
 8002fd4:	40020028 	.word	0x40020028
 8002fd8:	40020040 	.word	0x40020040
 8002fdc:	40020058 	.word	0x40020058
 8002fe0:	40020070 	.word	0x40020070
 8002fe4:	40020088 	.word	0x40020088
 8002fe8:	400200a0 	.word	0x400200a0
 8002fec:	400200b8 	.word	0x400200b8
 8002ff0:	40020410 	.word	0x40020410
 8002ff4:	40020428 	.word	0x40020428
 8002ff8:	40020440 	.word	0x40020440
 8002ffc:	40020458 	.word	0x40020458
 8003000:	40020470 	.word	0x40020470
 8003004:	40020488 	.word	0x40020488
 8003008:	400204a0 	.word	0x400204a0
 800300c:	400204b8 	.word	0x400204b8
 8003010:	58025408 	.word	0x58025408
 8003014:	5802541c 	.word	0x5802541c
 8003018:	58025430 	.word	0x58025430
 800301c:	58025444 	.word	0x58025444
 8003020:	58025458 	.word	0x58025458
 8003024:	5802546c 	.word	0x5802546c
 8003028:	58025480 	.word	0x58025480
 800302c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	f003 0320 	and.w	r3, r3, #32
 8003036:	2b00      	cmp	r3, #0
 8003038:	d160      	bne.n	80030fc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a7f      	ldr	r2, [pc, #508]	@ (800323c <HAL_DMA_IRQHandler+0xc74>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d04a      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a7d      	ldr	r2, [pc, #500]	@ (8003240 <HAL_DMA_IRQHandler+0xc78>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d045      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a7c      	ldr	r2, [pc, #496]	@ (8003244 <HAL_DMA_IRQHandler+0xc7c>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d040      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a7a      	ldr	r2, [pc, #488]	@ (8003248 <HAL_DMA_IRQHandler+0xc80>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d03b      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a79      	ldr	r2, [pc, #484]	@ (800324c <HAL_DMA_IRQHandler+0xc84>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d036      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a77      	ldr	r2, [pc, #476]	@ (8003250 <HAL_DMA_IRQHandler+0xc88>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d031      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a76      	ldr	r2, [pc, #472]	@ (8003254 <HAL_DMA_IRQHandler+0xc8c>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d02c      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a74      	ldr	r2, [pc, #464]	@ (8003258 <HAL_DMA_IRQHandler+0xc90>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d027      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a73      	ldr	r2, [pc, #460]	@ (800325c <HAL_DMA_IRQHandler+0xc94>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d022      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a71      	ldr	r2, [pc, #452]	@ (8003260 <HAL_DMA_IRQHandler+0xc98>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d01d      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a70      	ldr	r2, [pc, #448]	@ (8003264 <HAL_DMA_IRQHandler+0xc9c>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d018      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a6e      	ldr	r2, [pc, #440]	@ (8003268 <HAL_DMA_IRQHandler+0xca0>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d013      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a6d      	ldr	r2, [pc, #436]	@ (800326c <HAL_DMA_IRQHandler+0xca4>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d00e      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a6b      	ldr	r2, [pc, #428]	@ (8003270 <HAL_DMA_IRQHandler+0xca8>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d009      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a6a      	ldr	r2, [pc, #424]	@ (8003274 <HAL_DMA_IRQHandler+0xcac>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d004      	beq.n	80030da <HAL_DMA_IRQHandler+0xb12>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a68      	ldr	r2, [pc, #416]	@ (8003278 <HAL_DMA_IRQHandler+0xcb0>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d108      	bne.n	80030ec <HAL_DMA_IRQHandler+0xb24>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0208 	bic.w	r2, r2, #8
 80030e8:	601a      	str	r2, [r3, #0]
 80030ea:	e007      	b.n	80030fc <HAL_DMA_IRQHandler+0xb34>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0204 	bic.w	r2, r2, #4
 80030fa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003100:	2b00      	cmp	r3, #0
 8003102:	f000 8165 	beq.w	80033d0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800310e:	e15f      	b.n	80033d0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003114:	f003 031f 	and.w	r3, r3, #31
 8003118:	2202      	movs	r2, #2
 800311a:	409a      	lsls	r2, r3
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	4013      	ands	r3, r2
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 80c5 	beq.w	80032b0 <HAL_DMA_IRQHandler+0xce8>
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 80bf 	beq.w	80032b0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003136:	f003 031f 	and.w	r3, r3, #31
 800313a:	2202      	movs	r2, #2
 800313c:	409a      	lsls	r2, r3
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d018      	beq.n	800317e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d109      	bne.n	800316a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315a:	2b00      	cmp	r3, #0
 800315c:	f000 813a 	beq.w	80033d4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003168:	e134      	b.n	80033d4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 8130 	beq.w	80033d4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800317c:	e12a      	b.n	80033d4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	f003 0320 	and.w	r3, r3, #32
 8003184:	2b00      	cmp	r3, #0
 8003186:	f040 8089 	bne.w	800329c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a2b      	ldr	r2, [pc, #172]	@ (800323c <HAL_DMA_IRQHandler+0xc74>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d04a      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a29      	ldr	r2, [pc, #164]	@ (8003240 <HAL_DMA_IRQHandler+0xc78>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d045      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a28      	ldr	r2, [pc, #160]	@ (8003244 <HAL_DMA_IRQHandler+0xc7c>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d040      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a26      	ldr	r2, [pc, #152]	@ (8003248 <HAL_DMA_IRQHandler+0xc80>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d03b      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a25      	ldr	r2, [pc, #148]	@ (800324c <HAL_DMA_IRQHandler+0xc84>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d036      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a23      	ldr	r2, [pc, #140]	@ (8003250 <HAL_DMA_IRQHandler+0xc88>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d031      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a22      	ldr	r2, [pc, #136]	@ (8003254 <HAL_DMA_IRQHandler+0xc8c>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d02c      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a20      	ldr	r2, [pc, #128]	@ (8003258 <HAL_DMA_IRQHandler+0xc90>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d027      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a1f      	ldr	r2, [pc, #124]	@ (800325c <HAL_DMA_IRQHandler+0xc94>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d022      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003260 <HAL_DMA_IRQHandler+0xc98>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d01d      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003264 <HAL_DMA_IRQHandler+0xc9c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d018      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a1a      	ldr	r2, [pc, #104]	@ (8003268 <HAL_DMA_IRQHandler+0xca0>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d013      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a19      	ldr	r2, [pc, #100]	@ (800326c <HAL_DMA_IRQHandler+0xca4>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d00e      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a17      	ldr	r2, [pc, #92]	@ (8003270 <HAL_DMA_IRQHandler+0xca8>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d009      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a16      	ldr	r2, [pc, #88]	@ (8003274 <HAL_DMA_IRQHandler+0xcac>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d004      	beq.n	800322a <HAL_DMA_IRQHandler+0xc62>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a14      	ldr	r2, [pc, #80]	@ (8003278 <HAL_DMA_IRQHandler+0xcb0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d128      	bne.n	800327c <HAL_DMA_IRQHandler+0xcb4>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0214 	bic.w	r2, r2, #20
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	e027      	b.n	800328c <HAL_DMA_IRQHandler+0xcc4>
 800323c:	40020010 	.word	0x40020010
 8003240:	40020028 	.word	0x40020028
 8003244:	40020040 	.word	0x40020040
 8003248:	40020058 	.word	0x40020058
 800324c:	40020070 	.word	0x40020070
 8003250:	40020088 	.word	0x40020088
 8003254:	400200a0 	.word	0x400200a0
 8003258:	400200b8 	.word	0x400200b8
 800325c:	40020410 	.word	0x40020410
 8003260:	40020428 	.word	0x40020428
 8003264:	40020440 	.word	0x40020440
 8003268:	40020458 	.word	0x40020458
 800326c:	40020470 	.word	0x40020470
 8003270:	40020488 	.word	0x40020488
 8003274:	400204a0 	.word	0x400204a0
 8003278:	400204b8 	.word	0x400204b8
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 020a 	bic.w	r2, r2, #10
 800328a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f000 8097 	beq.w	80033d4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80032ae:	e091      	b.n	80033d4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b4:	f003 031f 	and.w	r3, r3, #31
 80032b8:	2208      	movs	r2, #8
 80032ba:	409a      	lsls	r2, r3
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	4013      	ands	r3, r2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f000 8088 	beq.w	80033d6 <HAL_DMA_IRQHandler+0xe0e>
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	f003 0308 	and.w	r3, r3, #8
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 8082 	beq.w	80033d6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a41      	ldr	r2, [pc, #260]	@ (80033dc <HAL_DMA_IRQHandler+0xe14>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d04a      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a3f      	ldr	r2, [pc, #252]	@ (80033e0 <HAL_DMA_IRQHandler+0xe18>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d045      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a3e      	ldr	r2, [pc, #248]	@ (80033e4 <HAL_DMA_IRQHandler+0xe1c>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d040      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a3c      	ldr	r2, [pc, #240]	@ (80033e8 <HAL_DMA_IRQHandler+0xe20>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d03b      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a3b      	ldr	r2, [pc, #236]	@ (80033ec <HAL_DMA_IRQHandler+0xe24>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d036      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a39      	ldr	r2, [pc, #228]	@ (80033f0 <HAL_DMA_IRQHandler+0xe28>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d031      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a38      	ldr	r2, [pc, #224]	@ (80033f4 <HAL_DMA_IRQHandler+0xe2c>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d02c      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a36      	ldr	r2, [pc, #216]	@ (80033f8 <HAL_DMA_IRQHandler+0xe30>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d027      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a35      	ldr	r2, [pc, #212]	@ (80033fc <HAL_DMA_IRQHandler+0xe34>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d022      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a33      	ldr	r2, [pc, #204]	@ (8003400 <HAL_DMA_IRQHandler+0xe38>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d01d      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a32      	ldr	r2, [pc, #200]	@ (8003404 <HAL_DMA_IRQHandler+0xe3c>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d018      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a30      	ldr	r2, [pc, #192]	@ (8003408 <HAL_DMA_IRQHandler+0xe40>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d013      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a2f      	ldr	r2, [pc, #188]	@ (800340c <HAL_DMA_IRQHandler+0xe44>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d00e      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a2d      	ldr	r2, [pc, #180]	@ (8003410 <HAL_DMA_IRQHandler+0xe48>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d009      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a2c      	ldr	r2, [pc, #176]	@ (8003414 <HAL_DMA_IRQHandler+0xe4c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d004      	beq.n	8003372 <HAL_DMA_IRQHandler+0xdaa>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a2a      	ldr	r2, [pc, #168]	@ (8003418 <HAL_DMA_IRQHandler+0xe50>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d108      	bne.n	8003384 <HAL_DMA_IRQHandler+0xdbc>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 021c 	bic.w	r2, r2, #28
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	e007      	b.n	8003394 <HAL_DMA_IRQHandler+0xdcc>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f022 020e 	bic.w	r2, r2, #14
 8003392:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003398:	f003 031f 	and.w	r3, r3, #31
 800339c:	2201      	movs	r2, #1
 800339e:	409a      	lsls	r2, r3
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2201      	movs	r2, #1
 80033ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d009      	beq.n	80033d6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	4798      	blx	r3
 80033ca:	e004      	b.n	80033d6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80033cc:	bf00      	nop
 80033ce:	e002      	b.n	80033d6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80033d0:	bf00      	nop
 80033d2:	e000      	b.n	80033d6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80033d4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80033d6:	3728      	adds	r7, #40	@ 0x28
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40020010 	.word	0x40020010
 80033e0:	40020028 	.word	0x40020028
 80033e4:	40020040 	.word	0x40020040
 80033e8:	40020058 	.word	0x40020058
 80033ec:	40020070 	.word	0x40020070
 80033f0:	40020088 	.word	0x40020088
 80033f4:	400200a0 	.word	0x400200a0
 80033f8:	400200b8 	.word	0x400200b8
 80033fc:	40020410 	.word	0x40020410
 8003400:	40020428 	.word	0x40020428
 8003404:	40020440 	.word	0x40020440
 8003408:	40020458 	.word	0x40020458
 800340c:	40020470 	.word	0x40020470
 8003410:	40020488 	.word	0x40020488
 8003414:	400204a0 	.word	0x400204a0
 8003418:	400204b8 	.word	0x400204b8

0800341c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003434:	b480      	push	{r7}
 8003436:	b087      	sub	sp, #28
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
 8003440:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003446:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800344c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a7f      	ldr	r2, [pc, #508]	@ (8003650 <DMA_SetConfig+0x21c>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d072      	beq.n	800353e <DMA_SetConfig+0x10a>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a7d      	ldr	r2, [pc, #500]	@ (8003654 <DMA_SetConfig+0x220>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d06d      	beq.n	800353e <DMA_SetConfig+0x10a>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a7c      	ldr	r2, [pc, #496]	@ (8003658 <DMA_SetConfig+0x224>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d068      	beq.n	800353e <DMA_SetConfig+0x10a>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a7a      	ldr	r2, [pc, #488]	@ (800365c <DMA_SetConfig+0x228>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d063      	beq.n	800353e <DMA_SetConfig+0x10a>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a79      	ldr	r2, [pc, #484]	@ (8003660 <DMA_SetConfig+0x22c>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d05e      	beq.n	800353e <DMA_SetConfig+0x10a>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a77      	ldr	r2, [pc, #476]	@ (8003664 <DMA_SetConfig+0x230>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d059      	beq.n	800353e <DMA_SetConfig+0x10a>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a76      	ldr	r2, [pc, #472]	@ (8003668 <DMA_SetConfig+0x234>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d054      	beq.n	800353e <DMA_SetConfig+0x10a>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a74      	ldr	r2, [pc, #464]	@ (800366c <DMA_SetConfig+0x238>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d04f      	beq.n	800353e <DMA_SetConfig+0x10a>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a73      	ldr	r2, [pc, #460]	@ (8003670 <DMA_SetConfig+0x23c>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d04a      	beq.n	800353e <DMA_SetConfig+0x10a>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a71      	ldr	r2, [pc, #452]	@ (8003674 <DMA_SetConfig+0x240>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d045      	beq.n	800353e <DMA_SetConfig+0x10a>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a70      	ldr	r2, [pc, #448]	@ (8003678 <DMA_SetConfig+0x244>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d040      	beq.n	800353e <DMA_SetConfig+0x10a>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a6e      	ldr	r2, [pc, #440]	@ (800367c <DMA_SetConfig+0x248>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d03b      	beq.n	800353e <DMA_SetConfig+0x10a>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a6d      	ldr	r2, [pc, #436]	@ (8003680 <DMA_SetConfig+0x24c>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d036      	beq.n	800353e <DMA_SetConfig+0x10a>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a6b      	ldr	r2, [pc, #428]	@ (8003684 <DMA_SetConfig+0x250>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d031      	beq.n	800353e <DMA_SetConfig+0x10a>
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a6a      	ldr	r2, [pc, #424]	@ (8003688 <DMA_SetConfig+0x254>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d02c      	beq.n	800353e <DMA_SetConfig+0x10a>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a68      	ldr	r2, [pc, #416]	@ (800368c <DMA_SetConfig+0x258>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d027      	beq.n	800353e <DMA_SetConfig+0x10a>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a67      	ldr	r2, [pc, #412]	@ (8003690 <DMA_SetConfig+0x25c>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d022      	beq.n	800353e <DMA_SetConfig+0x10a>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a65      	ldr	r2, [pc, #404]	@ (8003694 <DMA_SetConfig+0x260>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d01d      	beq.n	800353e <DMA_SetConfig+0x10a>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a64      	ldr	r2, [pc, #400]	@ (8003698 <DMA_SetConfig+0x264>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d018      	beq.n	800353e <DMA_SetConfig+0x10a>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a62      	ldr	r2, [pc, #392]	@ (800369c <DMA_SetConfig+0x268>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d013      	beq.n	800353e <DMA_SetConfig+0x10a>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a61      	ldr	r2, [pc, #388]	@ (80036a0 <DMA_SetConfig+0x26c>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d00e      	beq.n	800353e <DMA_SetConfig+0x10a>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a5f      	ldr	r2, [pc, #380]	@ (80036a4 <DMA_SetConfig+0x270>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d009      	beq.n	800353e <DMA_SetConfig+0x10a>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a5e      	ldr	r2, [pc, #376]	@ (80036a8 <DMA_SetConfig+0x274>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d004      	beq.n	800353e <DMA_SetConfig+0x10a>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a5c      	ldr	r2, [pc, #368]	@ (80036ac <DMA_SetConfig+0x278>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d101      	bne.n	8003542 <DMA_SetConfig+0x10e>
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <DMA_SetConfig+0x110>
 8003542:	2300      	movs	r3, #0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00d      	beq.n	8003564 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003550:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003556:	2b00      	cmp	r3, #0
 8003558:	d004      	beq.n	8003564 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003562:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a39      	ldr	r2, [pc, #228]	@ (8003650 <DMA_SetConfig+0x21c>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d04a      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a38      	ldr	r2, [pc, #224]	@ (8003654 <DMA_SetConfig+0x220>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d045      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a36      	ldr	r2, [pc, #216]	@ (8003658 <DMA_SetConfig+0x224>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d040      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a35      	ldr	r2, [pc, #212]	@ (800365c <DMA_SetConfig+0x228>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d03b      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a33      	ldr	r2, [pc, #204]	@ (8003660 <DMA_SetConfig+0x22c>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d036      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a32      	ldr	r2, [pc, #200]	@ (8003664 <DMA_SetConfig+0x230>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d031      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a30      	ldr	r2, [pc, #192]	@ (8003668 <DMA_SetConfig+0x234>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d02c      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a2f      	ldr	r2, [pc, #188]	@ (800366c <DMA_SetConfig+0x238>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d027      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003670 <DMA_SetConfig+0x23c>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d022      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003674 <DMA_SetConfig+0x240>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d01d      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003678 <DMA_SetConfig+0x244>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d018      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a29      	ldr	r2, [pc, #164]	@ (800367c <DMA_SetConfig+0x248>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d013      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a27      	ldr	r2, [pc, #156]	@ (8003680 <DMA_SetConfig+0x24c>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00e      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a26      	ldr	r2, [pc, #152]	@ (8003684 <DMA_SetConfig+0x250>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d009      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a24      	ldr	r2, [pc, #144]	@ (8003688 <DMA_SetConfig+0x254>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <DMA_SetConfig+0x1d0>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a23      	ldr	r2, [pc, #140]	@ (800368c <DMA_SetConfig+0x258>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d101      	bne.n	8003608 <DMA_SetConfig+0x1d4>
 8003604:	2301      	movs	r3, #1
 8003606:	e000      	b.n	800360a <DMA_SetConfig+0x1d6>
 8003608:	2300      	movs	r3, #0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d059      	beq.n	80036c2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003612:	f003 031f 	and.w	r3, r3, #31
 8003616:	223f      	movs	r2, #63	@ 0x3f
 8003618:	409a      	lsls	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800362c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b40      	cmp	r3, #64	@ 0x40
 800363c:	d138      	bne.n	80036b0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68ba      	ldr	r2, [r7, #8]
 800364c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800364e:	e086      	b.n	800375e <DMA_SetConfig+0x32a>
 8003650:	40020010 	.word	0x40020010
 8003654:	40020028 	.word	0x40020028
 8003658:	40020040 	.word	0x40020040
 800365c:	40020058 	.word	0x40020058
 8003660:	40020070 	.word	0x40020070
 8003664:	40020088 	.word	0x40020088
 8003668:	400200a0 	.word	0x400200a0
 800366c:	400200b8 	.word	0x400200b8
 8003670:	40020410 	.word	0x40020410
 8003674:	40020428 	.word	0x40020428
 8003678:	40020440 	.word	0x40020440
 800367c:	40020458 	.word	0x40020458
 8003680:	40020470 	.word	0x40020470
 8003684:	40020488 	.word	0x40020488
 8003688:	400204a0 	.word	0x400204a0
 800368c:	400204b8 	.word	0x400204b8
 8003690:	58025408 	.word	0x58025408
 8003694:	5802541c 	.word	0x5802541c
 8003698:	58025430 	.word	0x58025430
 800369c:	58025444 	.word	0x58025444
 80036a0:	58025458 	.word	0x58025458
 80036a4:	5802546c 	.word	0x5802546c
 80036a8:	58025480 	.word	0x58025480
 80036ac:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	60da      	str	r2, [r3, #12]
}
 80036c0:	e04d      	b.n	800375e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a29      	ldr	r2, [pc, #164]	@ (800376c <DMA_SetConfig+0x338>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d022      	beq.n	8003712 <DMA_SetConfig+0x2de>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a27      	ldr	r2, [pc, #156]	@ (8003770 <DMA_SetConfig+0x33c>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d01d      	beq.n	8003712 <DMA_SetConfig+0x2de>
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a26      	ldr	r2, [pc, #152]	@ (8003774 <DMA_SetConfig+0x340>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d018      	beq.n	8003712 <DMA_SetConfig+0x2de>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a24      	ldr	r2, [pc, #144]	@ (8003778 <DMA_SetConfig+0x344>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d013      	beq.n	8003712 <DMA_SetConfig+0x2de>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a23      	ldr	r2, [pc, #140]	@ (800377c <DMA_SetConfig+0x348>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d00e      	beq.n	8003712 <DMA_SetConfig+0x2de>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a21      	ldr	r2, [pc, #132]	@ (8003780 <DMA_SetConfig+0x34c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d009      	beq.n	8003712 <DMA_SetConfig+0x2de>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a20      	ldr	r2, [pc, #128]	@ (8003784 <DMA_SetConfig+0x350>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d004      	beq.n	8003712 <DMA_SetConfig+0x2de>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a1e      	ldr	r2, [pc, #120]	@ (8003788 <DMA_SetConfig+0x354>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d101      	bne.n	8003716 <DMA_SetConfig+0x2e2>
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <DMA_SetConfig+0x2e4>
 8003716:	2300      	movs	r3, #0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d020      	beq.n	800375e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003720:	f003 031f 	and.w	r3, r3, #31
 8003724:	2201      	movs	r2, #1
 8003726:	409a      	lsls	r2, r3
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	2b40      	cmp	r3, #64	@ 0x40
 800373a:	d108      	bne.n	800374e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	60da      	str	r2, [r3, #12]
}
 800374c:	e007      	b.n	800375e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	60da      	str	r2, [r3, #12]
}
 800375e:	bf00      	nop
 8003760:	371c      	adds	r7, #28
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	58025408 	.word	0x58025408
 8003770:	5802541c 	.word	0x5802541c
 8003774:	58025430 	.word	0x58025430
 8003778:	58025444 	.word	0x58025444
 800377c:	58025458 	.word	0x58025458
 8003780:	5802546c 	.word	0x5802546c
 8003784:	58025480 	.word	0x58025480
 8003788:	58025494 	.word	0x58025494

0800378c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a42      	ldr	r2, [pc, #264]	@ (80038a4 <DMA_CalcBaseAndBitshift+0x118>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d04a      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a41      	ldr	r2, [pc, #260]	@ (80038a8 <DMA_CalcBaseAndBitshift+0x11c>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d045      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a3f      	ldr	r2, [pc, #252]	@ (80038ac <DMA_CalcBaseAndBitshift+0x120>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d040      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a3e      	ldr	r2, [pc, #248]	@ (80038b0 <DMA_CalcBaseAndBitshift+0x124>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d03b      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a3c      	ldr	r2, [pc, #240]	@ (80038b4 <DMA_CalcBaseAndBitshift+0x128>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d036      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a3b      	ldr	r2, [pc, #236]	@ (80038b8 <DMA_CalcBaseAndBitshift+0x12c>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d031      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a39      	ldr	r2, [pc, #228]	@ (80038bc <DMA_CalcBaseAndBitshift+0x130>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d02c      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a38      	ldr	r2, [pc, #224]	@ (80038c0 <DMA_CalcBaseAndBitshift+0x134>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d027      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a36      	ldr	r2, [pc, #216]	@ (80038c4 <DMA_CalcBaseAndBitshift+0x138>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d022      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a35      	ldr	r2, [pc, #212]	@ (80038c8 <DMA_CalcBaseAndBitshift+0x13c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d01d      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a33      	ldr	r2, [pc, #204]	@ (80038cc <DMA_CalcBaseAndBitshift+0x140>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d018      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a32      	ldr	r2, [pc, #200]	@ (80038d0 <DMA_CalcBaseAndBitshift+0x144>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d013      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a30      	ldr	r2, [pc, #192]	@ (80038d4 <DMA_CalcBaseAndBitshift+0x148>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d00e      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a2f      	ldr	r2, [pc, #188]	@ (80038d8 <DMA_CalcBaseAndBitshift+0x14c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d009      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a2d      	ldr	r2, [pc, #180]	@ (80038dc <DMA_CalcBaseAndBitshift+0x150>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d004      	beq.n	8003834 <DMA_CalcBaseAndBitshift+0xa8>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a2c      	ldr	r2, [pc, #176]	@ (80038e0 <DMA_CalcBaseAndBitshift+0x154>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d101      	bne.n	8003838 <DMA_CalcBaseAndBitshift+0xac>
 8003834:	2301      	movs	r3, #1
 8003836:	e000      	b.n	800383a <DMA_CalcBaseAndBitshift+0xae>
 8003838:	2300      	movs	r3, #0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d024      	beq.n	8003888 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	b2db      	uxtb	r3, r3
 8003844:	3b10      	subs	r3, #16
 8003846:	4a27      	ldr	r2, [pc, #156]	@ (80038e4 <DMA_CalcBaseAndBitshift+0x158>)
 8003848:	fba2 2303 	umull	r2, r3, r2, r3
 800384c:	091b      	lsrs	r3, r3, #4
 800384e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f003 0307 	and.w	r3, r3, #7
 8003856:	4a24      	ldr	r2, [pc, #144]	@ (80038e8 <DMA_CalcBaseAndBitshift+0x15c>)
 8003858:	5cd3      	ldrb	r3, [r2, r3]
 800385a:	461a      	mov	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2b03      	cmp	r3, #3
 8003864:	d908      	bls.n	8003878 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	461a      	mov	r2, r3
 800386c:	4b1f      	ldr	r3, [pc, #124]	@ (80038ec <DMA_CalcBaseAndBitshift+0x160>)
 800386e:	4013      	ands	r3, r2
 8003870:	1d1a      	adds	r2, r3, #4
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	659a      	str	r2, [r3, #88]	@ 0x58
 8003876:	e00d      	b.n	8003894 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	461a      	mov	r2, r3
 800387e:	4b1b      	ldr	r3, [pc, #108]	@ (80038ec <DMA_CalcBaseAndBitshift+0x160>)
 8003880:	4013      	ands	r3, r2
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6593      	str	r3, [r2, #88]	@ 0x58
 8003886:	e005      	b.n	8003894 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003898:	4618      	mov	r0, r3
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	40020010 	.word	0x40020010
 80038a8:	40020028 	.word	0x40020028
 80038ac:	40020040 	.word	0x40020040
 80038b0:	40020058 	.word	0x40020058
 80038b4:	40020070 	.word	0x40020070
 80038b8:	40020088 	.word	0x40020088
 80038bc:	400200a0 	.word	0x400200a0
 80038c0:	400200b8 	.word	0x400200b8
 80038c4:	40020410 	.word	0x40020410
 80038c8:	40020428 	.word	0x40020428
 80038cc:	40020440 	.word	0x40020440
 80038d0:	40020458 	.word	0x40020458
 80038d4:	40020470 	.word	0x40020470
 80038d8:	40020488 	.word	0x40020488
 80038dc:	400204a0 	.word	0x400204a0
 80038e0:	400204b8 	.word	0x400204b8
 80038e4:	aaaaaaab 	.word	0xaaaaaaab
 80038e8:	0800dd30 	.word	0x0800dd30
 80038ec:	fffffc00 	.word	0xfffffc00

080038f0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f8:	2300      	movs	r3, #0
 80038fa:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d120      	bne.n	8003946 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003908:	2b03      	cmp	r3, #3
 800390a:	d858      	bhi.n	80039be <DMA_CheckFifoParam+0xce>
 800390c:	a201      	add	r2, pc, #4	@ (adr r2, 8003914 <DMA_CheckFifoParam+0x24>)
 800390e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003912:	bf00      	nop
 8003914:	08003925 	.word	0x08003925
 8003918:	08003937 	.word	0x08003937
 800391c:	08003925 	.word	0x08003925
 8003920:	080039bf 	.word	0x080039bf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003928:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d048      	beq.n	80039c2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003934:	e045      	b.n	80039c2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800393e:	d142      	bne.n	80039c6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003944:	e03f      	b.n	80039c6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800394e:	d123      	bne.n	8003998 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003954:	2b03      	cmp	r3, #3
 8003956:	d838      	bhi.n	80039ca <DMA_CheckFifoParam+0xda>
 8003958:	a201      	add	r2, pc, #4	@ (adr r2, 8003960 <DMA_CheckFifoParam+0x70>)
 800395a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800395e:	bf00      	nop
 8003960:	08003971 	.word	0x08003971
 8003964:	08003977 	.word	0x08003977
 8003968:	08003971 	.word	0x08003971
 800396c:	08003989 	.word	0x08003989
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	73fb      	strb	r3, [r7, #15]
        break;
 8003974:	e030      	b.n	80039d8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800397a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d025      	beq.n	80039ce <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003986:	e022      	b.n	80039ce <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800398c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003990:	d11f      	bne.n	80039d2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003996:	e01c      	b.n	80039d2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399c:	2b02      	cmp	r3, #2
 800399e:	d902      	bls.n	80039a6 <DMA_CheckFifoParam+0xb6>
 80039a0:	2b03      	cmp	r3, #3
 80039a2:	d003      	beq.n	80039ac <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80039a4:	e018      	b.n	80039d8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	73fb      	strb	r3, [r7, #15]
        break;
 80039aa:	e015      	b.n	80039d8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00e      	beq.n	80039d6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	73fb      	strb	r3, [r7, #15]
    break;
 80039bc:	e00b      	b.n	80039d6 <DMA_CheckFifoParam+0xe6>
        break;
 80039be:	bf00      	nop
 80039c0:	e00a      	b.n	80039d8 <DMA_CheckFifoParam+0xe8>
        break;
 80039c2:	bf00      	nop
 80039c4:	e008      	b.n	80039d8 <DMA_CheckFifoParam+0xe8>
        break;
 80039c6:	bf00      	nop
 80039c8:	e006      	b.n	80039d8 <DMA_CheckFifoParam+0xe8>
        break;
 80039ca:	bf00      	nop
 80039cc:	e004      	b.n	80039d8 <DMA_CheckFifoParam+0xe8>
        break;
 80039ce:	bf00      	nop
 80039d0:	e002      	b.n	80039d8 <DMA_CheckFifoParam+0xe8>
        break;
 80039d2:	bf00      	nop
 80039d4:	e000      	b.n	80039d8 <DMA_CheckFifoParam+0xe8>
    break;
 80039d6:	bf00      	nop
    }
  }

  return status;
 80039d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3714      	adds	r7, #20
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop

080039e8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a38      	ldr	r2, [pc, #224]	@ (8003adc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d022      	beq.n	8003a46 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a36      	ldr	r2, [pc, #216]	@ (8003ae0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d01d      	beq.n	8003a46 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a35      	ldr	r2, [pc, #212]	@ (8003ae4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d018      	beq.n	8003a46 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a33      	ldr	r2, [pc, #204]	@ (8003ae8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d013      	beq.n	8003a46 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a32      	ldr	r2, [pc, #200]	@ (8003aec <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d00e      	beq.n	8003a46 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a30      	ldr	r2, [pc, #192]	@ (8003af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d009      	beq.n	8003a46 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a2f      	ldr	r2, [pc, #188]	@ (8003af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d004      	beq.n	8003a46 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a2d      	ldr	r2, [pc, #180]	@ (8003af8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d101      	bne.n	8003a4a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003a46:	2301      	movs	r3, #1
 8003a48:	e000      	b.n	8003a4c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d01a      	beq.n	8003a86 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	3b08      	subs	r3, #8
 8003a58:	4a28      	ldr	r2, [pc, #160]	@ (8003afc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5e:	091b      	lsrs	r3, r3, #4
 8003a60:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	4b26      	ldr	r3, [pc, #152]	@ (8003b00 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003a66:	4413      	add	r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a24      	ldr	r2, [pc, #144]	@ (8003b04 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003a74:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f003 031f 	and.w	r3, r3, #31
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	409a      	lsls	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003a84:	e024      	b.n	8003ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	3b10      	subs	r3, #16
 8003a8e:	4a1e      	ldr	r2, [pc, #120]	@ (8003b08 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003a90:	fba2 2303 	umull	r2, r3, r2, r3
 8003a94:	091b      	lsrs	r3, r3, #4
 8003a96:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8003b0c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d806      	bhi.n	8003aae <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	4a1b      	ldr	r2, [pc, #108]	@ (8003b10 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d902      	bls.n	8003aae <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	3308      	adds	r3, #8
 8003aac:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	4b18      	ldr	r3, [pc, #96]	@ (8003b14 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003ab2:	4413      	add	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a16      	ldr	r2, [pc, #88]	@ (8003b18 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003ac0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	2201      	movs	r2, #1
 8003aca:	409a      	lsls	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003ad0:	bf00      	nop
 8003ad2:	3714      	adds	r7, #20
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	58025408 	.word	0x58025408
 8003ae0:	5802541c 	.word	0x5802541c
 8003ae4:	58025430 	.word	0x58025430
 8003ae8:	58025444 	.word	0x58025444
 8003aec:	58025458 	.word	0x58025458
 8003af0:	5802546c 	.word	0x5802546c
 8003af4:	58025480 	.word	0x58025480
 8003af8:	58025494 	.word	0x58025494
 8003afc:	cccccccd 	.word	0xcccccccd
 8003b00:	16009600 	.word	0x16009600
 8003b04:	58025880 	.word	0x58025880
 8003b08:	aaaaaaab 	.word	0xaaaaaaab
 8003b0c:	400204b8 	.word	0x400204b8
 8003b10:	4002040f 	.word	0x4002040f
 8003b14:	10008200 	.word	0x10008200
 8003b18:	40020880 	.word	0x40020880

08003b1c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d04a      	beq.n	8003bc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2b08      	cmp	r3, #8
 8003b36:	d847      	bhi.n	8003bc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a25      	ldr	r2, [pc, #148]	@ (8003bd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d022      	beq.n	8003b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a24      	ldr	r2, [pc, #144]	@ (8003bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d01d      	beq.n	8003b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a22      	ldr	r2, [pc, #136]	@ (8003bdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d018      	beq.n	8003b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a21      	ldr	r2, [pc, #132]	@ (8003be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d013      	beq.n	8003b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a1f      	ldr	r2, [pc, #124]	@ (8003be4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d00e      	beq.n	8003b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a1e      	ldr	r2, [pc, #120]	@ (8003be8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d009      	beq.n	8003b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a1c      	ldr	r2, [pc, #112]	@ (8003bec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d004      	beq.n	8003b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a1b      	ldr	r2, [pc, #108]	@ (8003bf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d101      	bne.n	8003b8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e000      	b.n	8003b8e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00a      	beq.n	8003ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	4b17      	ldr	r3, [pc, #92]	@ (8003bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003b96:	4413      	add	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a15      	ldr	r2, [pc, #84]	@ (8003bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003ba4:	671a      	str	r2, [r3, #112]	@ 0x70
 8003ba6:	e009      	b.n	8003bbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	4b14      	ldr	r3, [pc, #80]	@ (8003bfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003bac:	4413      	add	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a11      	ldr	r2, [pc, #68]	@ (8003c00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003bba:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	409a      	lsls	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003bc8:	bf00      	nop
 8003bca:	3714      	adds	r7, #20
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	58025408 	.word	0x58025408
 8003bd8:	5802541c 	.word	0x5802541c
 8003bdc:	58025430 	.word	0x58025430
 8003be0:	58025444 	.word	0x58025444
 8003be4:	58025458 	.word	0x58025458
 8003be8:	5802546c 	.word	0x5802546c
 8003bec:	58025480 	.word	0x58025480
 8003bf0:	58025494 	.word	0x58025494
 8003bf4:	1600963f 	.word	0x1600963f
 8003bf8:	58025940 	.word	0x58025940
 8003bfc:	1000823f 	.word	0x1000823f
 8003c00:	40020940 	.word	0x40020940

08003c04 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8003c04:	b480      	push	{r7}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	607a      	str	r2, [r7, #4]
 8003c10:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003c12:	2300      	movs	r3, #0
 8003c14:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d101      	bne.n	8003c20 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e00a      	b.n	8003c36 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8003c20:	7afb      	ldrb	r3, [r7, #11]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d103      	bne.n	8003c2e <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	605a      	str	r2, [r3, #4]
      break;
 8003c2c:	e002      	b.n	8003c34 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	75fb      	strb	r3, [r7, #23]
      break;
 8003c32:	bf00      	nop
  }

  return status;
 8003c34:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	371c      	adds	r7, #28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003c42:	b480      	push	{r7}
 8003c44:	b083      	sub	sp, #12
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e003      	b.n	8003c5e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	683a      	ldr	r2, [r7, #0]
 8003c5a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
  }
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
	...

08003c6c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	0c1b      	lsrs	r3, r3, #16
 8003c7a:	f003 0303 	and.w	r3, r3, #3
 8003c7e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 031f 	and.w	r3, r3, #31
 8003c88:	2201      	movs	r2, #1
 8003c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8e:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	011a      	lsls	r2, r3, #4
 8003c94:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc8 <HAL_EXTI_IRQHandler+0x5c>)
 8003c96:	4413      	add	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d009      	beq.n	8003cbe <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d002      	beq.n	8003cbe <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	4798      	blx	r3
    }
  }
}
 8003cbe:	bf00      	nop
 8003cc0:	3718      	adds	r7, #24
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	58000088 	.word	0x58000088

08003ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b089      	sub	sp, #36	@ 0x24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003cda:	4b86      	ldr	r3, [pc, #536]	@ (8003ef4 <HAL_GPIO_Init+0x228>)
 8003cdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003cde:	e18c      	b.n	8003ffa <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	2101      	movs	r1, #1
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cec:	4013      	ands	r3, r2
 8003cee:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	f000 817e 	beq.w	8003ff4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f003 0303 	and.w	r3, r3, #3
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d005      	beq.n	8003d10 <HAL_GPIO_Init+0x44>
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f003 0303 	and.w	r3, r3, #3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d130      	bne.n	8003d72 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	2203      	movs	r2, #3
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	43db      	mvns	r3, r3
 8003d22:	69ba      	ldr	r2, [r7, #24]
 8003d24:	4013      	ands	r3, r2
 8003d26:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	68da      	ldr	r2, [r3, #12]
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d46:	2201      	movs	r2, #1
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	4013      	ands	r3, r2
 8003d54:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	091b      	lsrs	r3, r3, #4
 8003d5c:	f003 0201 	and.w	r2, r3, #1
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	fa02 f303 	lsl.w	r3, r2, r3
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f003 0303 	and.w	r3, r3, #3
 8003d7a:	2b03      	cmp	r3, #3
 8003d7c:	d017      	beq.n	8003dae <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	2203      	movs	r2, #3
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	43db      	mvns	r3, r3
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	4013      	ands	r3, r2
 8003d94:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	005b      	lsls	r3, r3, #1
 8003d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f003 0303 	and.w	r3, r3, #3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d123      	bne.n	8003e02 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	08da      	lsrs	r2, r3, #3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	3208      	adds	r2, #8
 8003dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	f003 0307 	and.w	r3, r3, #7
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	220f      	movs	r2, #15
 8003dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	691a      	ldr	r2, [r3, #16]
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	f003 0307 	and.w	r3, r3, #7
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	08da      	lsrs	r2, r3, #3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3208      	adds	r2, #8
 8003dfc:	69b9      	ldr	r1, [r7, #24]
 8003dfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	005b      	lsls	r3, r3, #1
 8003e0c:	2203      	movs	r2, #3
 8003e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e12:	43db      	mvns	r3, r3
 8003e14:	69ba      	ldr	r2, [r7, #24]
 8003e16:	4013      	ands	r3, r2
 8003e18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f003 0203 	and.w	r2, r3, #3
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f000 80d8 	beq.w	8003ff4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e44:	4b2c      	ldr	r3, [pc, #176]	@ (8003ef8 <HAL_GPIO_Init+0x22c>)
 8003e46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e4a:	4a2b      	ldr	r2, [pc, #172]	@ (8003ef8 <HAL_GPIO_Init+0x22c>)
 8003e4c:	f043 0302 	orr.w	r3, r3, #2
 8003e50:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003e54:	4b28      	ldr	r3, [pc, #160]	@ (8003ef8 <HAL_GPIO_Init+0x22c>)
 8003e56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	60fb      	str	r3, [r7, #12]
 8003e60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e62:	4a26      	ldr	r2, [pc, #152]	@ (8003efc <HAL_GPIO_Init+0x230>)
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	089b      	lsrs	r3, r3, #2
 8003e68:	3302      	adds	r3, #2
 8003e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	f003 0303 	and.w	r3, r3, #3
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	220f      	movs	r2, #15
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	43db      	mvns	r3, r3
 8003e80:	69ba      	ldr	r2, [r7, #24]
 8003e82:	4013      	ands	r3, r2
 8003e84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a1d      	ldr	r2, [pc, #116]	@ (8003f00 <HAL_GPIO_Init+0x234>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d04a      	beq.n	8003f24 <HAL_GPIO_Init+0x258>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a1c      	ldr	r2, [pc, #112]	@ (8003f04 <HAL_GPIO_Init+0x238>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d02b      	beq.n	8003eee <HAL_GPIO_Init+0x222>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a1b      	ldr	r2, [pc, #108]	@ (8003f08 <HAL_GPIO_Init+0x23c>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d025      	beq.n	8003eea <HAL_GPIO_Init+0x21e>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a1a      	ldr	r2, [pc, #104]	@ (8003f0c <HAL_GPIO_Init+0x240>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d01f      	beq.n	8003ee6 <HAL_GPIO_Init+0x21a>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a19      	ldr	r2, [pc, #100]	@ (8003f10 <HAL_GPIO_Init+0x244>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d019      	beq.n	8003ee2 <HAL_GPIO_Init+0x216>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a18      	ldr	r2, [pc, #96]	@ (8003f14 <HAL_GPIO_Init+0x248>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d013      	beq.n	8003ede <HAL_GPIO_Init+0x212>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a17      	ldr	r2, [pc, #92]	@ (8003f18 <HAL_GPIO_Init+0x24c>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d00d      	beq.n	8003eda <HAL_GPIO_Init+0x20e>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a16      	ldr	r2, [pc, #88]	@ (8003f1c <HAL_GPIO_Init+0x250>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d007      	beq.n	8003ed6 <HAL_GPIO_Init+0x20a>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a15      	ldr	r2, [pc, #84]	@ (8003f20 <HAL_GPIO_Init+0x254>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d101      	bne.n	8003ed2 <HAL_GPIO_Init+0x206>
 8003ece:	2309      	movs	r3, #9
 8003ed0:	e029      	b.n	8003f26 <HAL_GPIO_Init+0x25a>
 8003ed2:	230a      	movs	r3, #10
 8003ed4:	e027      	b.n	8003f26 <HAL_GPIO_Init+0x25a>
 8003ed6:	2307      	movs	r3, #7
 8003ed8:	e025      	b.n	8003f26 <HAL_GPIO_Init+0x25a>
 8003eda:	2306      	movs	r3, #6
 8003edc:	e023      	b.n	8003f26 <HAL_GPIO_Init+0x25a>
 8003ede:	2305      	movs	r3, #5
 8003ee0:	e021      	b.n	8003f26 <HAL_GPIO_Init+0x25a>
 8003ee2:	2304      	movs	r3, #4
 8003ee4:	e01f      	b.n	8003f26 <HAL_GPIO_Init+0x25a>
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e01d      	b.n	8003f26 <HAL_GPIO_Init+0x25a>
 8003eea:	2302      	movs	r3, #2
 8003eec:	e01b      	b.n	8003f26 <HAL_GPIO_Init+0x25a>
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e019      	b.n	8003f26 <HAL_GPIO_Init+0x25a>
 8003ef2:	bf00      	nop
 8003ef4:	58000080 	.word	0x58000080
 8003ef8:	58024400 	.word	0x58024400
 8003efc:	58000400 	.word	0x58000400
 8003f00:	58020000 	.word	0x58020000
 8003f04:	58020400 	.word	0x58020400
 8003f08:	58020800 	.word	0x58020800
 8003f0c:	58020c00 	.word	0x58020c00
 8003f10:	58021000 	.word	0x58021000
 8003f14:	58021400 	.word	0x58021400
 8003f18:	58021800 	.word	0x58021800
 8003f1c:	58021c00 	.word	0x58021c00
 8003f20:	58022400 	.word	0x58022400
 8003f24:	2300      	movs	r3, #0
 8003f26:	69fa      	ldr	r2, [r7, #28]
 8003f28:	f002 0203 	and.w	r2, r2, #3
 8003f2c:	0092      	lsls	r2, r2, #2
 8003f2e:	4093      	lsls	r3, r2
 8003f30:	69ba      	ldr	r2, [r7, #24]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f36:	4938      	ldr	r1, [pc, #224]	@ (8004018 <HAL_GPIO_Init+0x34c>)
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	089b      	lsrs	r3, r3, #2
 8003f3c:	3302      	adds	r3, #2
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	4013      	ands	r3, r2
 8003f54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003f6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003f72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4013      	ands	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003f98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	43db      	mvns	r3, r3
 8003faa:	69ba      	ldr	r2, [r7, #24]
 8003fac:	4013      	ands	r3, r2
 8003fae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d003      	beq.n	8003fc4 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	69ba      	ldr	r2, [r7, #24]
 8003fc8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	43db      	mvns	r3, r3
 8003fd4:	69ba      	ldr	r2, [r7, #24]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003fe6:	69ba      	ldr	r2, [r7, #24]
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	fa22 f303 	lsr.w	r3, r2, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	f47f ae6b 	bne.w	8003ce0 <HAL_GPIO_Init+0x14>
  }
}
 800400a:	bf00      	nop
 800400c:	bf00      	nop
 800400e:	3724      	adds	r7, #36	@ 0x24
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	58000400 	.word	0x58000400

0800401c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	460b      	mov	r3, r1
 8004026:	807b      	strh	r3, [r7, #2]
 8004028:	4613      	mov	r3, r2
 800402a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800402c:	787b      	ldrb	r3, [r7, #1]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d003      	beq.n	800403a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004032:	887a      	ldrh	r2, [r7, #2]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004038:	e003      	b.n	8004042 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800403a:	887b      	ldrh	r3, [r7, #2]
 800403c:	041a      	lsls	r2, r3, #16
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	619a      	str	r2, [r3, #24]
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b086      	sub	sp, #24
 8004052:	af02      	add	r7, sp, #8
 8004054:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e0fe      	b.n	800425e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d106      	bne.n	800407a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f009 fa4f 	bl	800d518 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2203      	movs	r2, #3
 800407e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4618      	mov	r0, r3
 8004088:	f005 ffd3 	bl	800a032 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	7c1a      	ldrb	r2, [r3, #16]
 8004094:	f88d 2000 	strb.w	r2, [sp]
 8004098:	3304      	adds	r3, #4
 800409a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800409c:	f005 fea4 	bl	8009de8 <USB_CoreInit>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d005      	beq.n	80040b2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2202      	movs	r2, #2
 80040aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e0d5      	b.n	800425e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2100      	movs	r1, #0
 80040b8:	4618      	mov	r0, r3
 80040ba:	f005 ffcb 	bl	800a054 <USB_SetCurrentMode>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d005      	beq.n	80040d0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2202      	movs	r2, #2
 80040c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e0c6      	b.n	800425e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040d0:	2300      	movs	r3, #0
 80040d2:	73fb      	strb	r3, [r7, #15]
 80040d4:	e04a      	b.n	800416c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80040d6:	7bfa      	ldrb	r2, [r7, #15]
 80040d8:	6879      	ldr	r1, [r7, #4]
 80040da:	4613      	mov	r3, r2
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	4413      	add	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	440b      	add	r3, r1
 80040e4:	3315      	adds	r3, #21
 80040e6:	2201      	movs	r2, #1
 80040e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80040ea:	7bfa      	ldrb	r2, [r7, #15]
 80040ec:	6879      	ldr	r1, [r7, #4]
 80040ee:	4613      	mov	r3, r2
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	4413      	add	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	440b      	add	r3, r1
 80040f8:	3314      	adds	r3, #20
 80040fa:	7bfa      	ldrb	r2, [r7, #15]
 80040fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80040fe:	7bfa      	ldrb	r2, [r7, #15]
 8004100:	7bfb      	ldrb	r3, [r7, #15]
 8004102:	b298      	uxth	r0, r3
 8004104:	6879      	ldr	r1, [r7, #4]
 8004106:	4613      	mov	r3, r2
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	4413      	add	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	440b      	add	r3, r1
 8004110:	332e      	adds	r3, #46	@ 0x2e
 8004112:	4602      	mov	r2, r0
 8004114:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004116:	7bfa      	ldrb	r2, [r7, #15]
 8004118:	6879      	ldr	r1, [r7, #4]
 800411a:	4613      	mov	r3, r2
 800411c:	00db      	lsls	r3, r3, #3
 800411e:	4413      	add	r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	440b      	add	r3, r1
 8004124:	3318      	adds	r3, #24
 8004126:	2200      	movs	r2, #0
 8004128:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800412a:	7bfa      	ldrb	r2, [r7, #15]
 800412c:	6879      	ldr	r1, [r7, #4]
 800412e:	4613      	mov	r3, r2
 8004130:	00db      	lsls	r3, r3, #3
 8004132:	4413      	add	r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	440b      	add	r3, r1
 8004138:	331c      	adds	r3, #28
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800413e:	7bfa      	ldrb	r2, [r7, #15]
 8004140:	6879      	ldr	r1, [r7, #4]
 8004142:	4613      	mov	r3, r2
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	4413      	add	r3, r2
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	440b      	add	r3, r1
 800414c:	3320      	adds	r3, #32
 800414e:	2200      	movs	r2, #0
 8004150:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004152:	7bfa      	ldrb	r2, [r7, #15]
 8004154:	6879      	ldr	r1, [r7, #4]
 8004156:	4613      	mov	r3, r2
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	4413      	add	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	440b      	add	r3, r1
 8004160:	3324      	adds	r3, #36	@ 0x24
 8004162:	2200      	movs	r2, #0
 8004164:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004166:	7bfb      	ldrb	r3, [r7, #15]
 8004168:	3301      	adds	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	791b      	ldrb	r3, [r3, #4]
 8004170:	7bfa      	ldrb	r2, [r7, #15]
 8004172:	429a      	cmp	r2, r3
 8004174:	d3af      	bcc.n	80040d6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004176:	2300      	movs	r3, #0
 8004178:	73fb      	strb	r3, [r7, #15]
 800417a:	e044      	b.n	8004206 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800417c:	7bfa      	ldrb	r2, [r7, #15]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800418e:	2200      	movs	r2, #0
 8004190:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004192:	7bfa      	ldrb	r2, [r7, #15]
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	4613      	mov	r3, r2
 8004198:	00db      	lsls	r3, r3, #3
 800419a:	4413      	add	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	440b      	add	r3, r1
 80041a0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80041a4:	7bfa      	ldrb	r2, [r7, #15]
 80041a6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80041a8:	7bfa      	ldrb	r2, [r7, #15]
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	4613      	mov	r3, r2
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	4413      	add	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80041ba:	2200      	movs	r2, #0
 80041bc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80041be:	7bfa      	ldrb	r2, [r7, #15]
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	4613      	mov	r3, r2
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	4413      	add	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80041d4:	7bfa      	ldrb	r2, [r7, #15]
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	4613      	mov	r3, r2
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	4413      	add	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	440b      	add	r3, r1
 80041e2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80041ea:	7bfa      	ldrb	r2, [r7, #15]
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	4613      	mov	r3, r2
 80041f0:	00db      	lsls	r3, r3, #3
 80041f2:	4413      	add	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	440b      	add	r3, r1
 80041f8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004200:	7bfb      	ldrb	r3, [r7, #15]
 8004202:	3301      	adds	r3, #1
 8004204:	73fb      	strb	r3, [r7, #15]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	791b      	ldrb	r3, [r3, #4]
 800420a:	7bfa      	ldrb	r2, [r7, #15]
 800420c:	429a      	cmp	r2, r3
 800420e:	d3b5      	bcc.n	800417c <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6818      	ldr	r0, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	7c1a      	ldrb	r2, [r3, #16]
 8004218:	f88d 2000 	strb.w	r2, [sp]
 800421c:	3304      	adds	r3, #4
 800421e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004220:	f005 ff64 	bl	800a0ec <USB_DevInit>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d005      	beq.n	8004236 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2202      	movs	r2, #2
 800422e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e013      	b.n	800425e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	7b1b      	ldrb	r3, [r3, #12]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d102      	bne.n	8004252 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f001 f96f 	bl	8005530 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f006 ffa7 	bl	800b1aa <USB_DevDisconnect>

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}

08004266 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004266:	b580      	push	{r7, lr}
 8004268:	b084      	sub	sp, #16
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800427a:	2b01      	cmp	r3, #1
 800427c:	d101      	bne.n	8004282 <HAL_PCD_Start+0x1c>
 800427e:	2302      	movs	r3, #2
 8004280:	e022      	b.n	80042c8 <HAL_PCD_Start+0x62>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004292:	2b00      	cmp	r3, #0
 8004294:	d009      	beq.n	80042aa <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800429a:	2b01      	cmp	r3, #1
 800429c:	d105      	bne.n	80042aa <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f005 feae 	bl	800a010 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f006 ff55 	bl	800b168 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80042d0:	b590      	push	{r4, r7, lr}
 80042d2:	b08d      	sub	sp, #52	@ 0x34
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042de:	6a3b      	ldr	r3, [r7, #32]
 80042e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f007 f813 	bl	800b312 <USB_GetMode>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f040 84b9 	bne.w	8004c66 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f006 ff77 	bl	800b1ec <USB_ReadInterrupts>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 84af 	beq.w	8004c64 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	0a1b      	lsrs	r3, r3, #8
 8004310:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f006 ff64 	bl	800b1ec <USB_ReadInterrupts>
 8004324:	4603      	mov	r3, r0
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b02      	cmp	r3, #2
 800432c:	d107      	bne.n	800433e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	695a      	ldr	r2, [r3, #20]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f002 0202 	and.w	r2, r2, #2
 800433c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4618      	mov	r0, r3
 8004344:	f006 ff52 	bl	800b1ec <USB_ReadInterrupts>
 8004348:	4603      	mov	r3, r0
 800434a:	f003 0310 	and.w	r3, r3, #16
 800434e:	2b10      	cmp	r3, #16
 8004350:	d161      	bne.n	8004416 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	699a      	ldr	r2, [r3, #24]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 0210 	bic.w	r2, r2, #16
 8004360:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004362:	6a3b      	ldr	r3, [r7, #32]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	f003 020f 	and.w	r2, r3, #15
 800436e:	4613      	mov	r3, r2
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	4413      	add	r3, r2
 800437e:	3304      	adds	r3, #4
 8004380:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004388:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800438c:	d124      	bne.n	80043d8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004394:	4013      	ands	r3, r2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d035      	beq.n	8004406 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	091b      	lsrs	r3, r3, #4
 80043a2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80043a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	461a      	mov	r2, r3
 80043ac:	6a38      	ldr	r0, [r7, #32]
 80043ae:	f006 fd89 	bl	800aec4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	68da      	ldr	r2, [r3, #12]
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	091b      	lsrs	r3, r3, #4
 80043ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043be:	441a      	add	r2, r3
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	695a      	ldr	r2, [r3, #20]
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	091b      	lsrs	r3, r3, #4
 80043cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043d0:	441a      	add	r2, r3
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	615a      	str	r2, [r3, #20]
 80043d6:	e016      	b.n	8004406 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80043de:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80043e2:	d110      	bne.n	8004406 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80043ea:	2208      	movs	r2, #8
 80043ec:	4619      	mov	r1, r3
 80043ee:	6a38      	ldr	r0, [r7, #32]
 80043f0:	f006 fd68 	bl	800aec4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	091b      	lsrs	r3, r3, #4
 80043fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004400:	441a      	add	r2, r3
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	699a      	ldr	r2, [r3, #24]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f042 0210 	orr.w	r2, r2, #16
 8004414:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4618      	mov	r0, r3
 800441c:	f006 fee6 	bl	800b1ec <USB_ReadInterrupts>
 8004420:	4603      	mov	r3, r0
 8004422:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004426:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800442a:	f040 80a7 	bne.w	800457c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800442e:	2300      	movs	r3, #0
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4618      	mov	r0, r3
 8004438:	f006 feeb 	bl	800b212 <USB_ReadDevAllOutEpInterrupt>
 800443c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800443e:	e099      	b.n	8004574 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 808e 	beq.w	8004568 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004452:	b2d2      	uxtb	r2, r2
 8004454:	4611      	mov	r1, r2
 8004456:	4618      	mov	r0, r3
 8004458:	f006 ff0f 	bl	800b27a <USB_ReadDevOutEPInterrupt>
 800445c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b00      	cmp	r3, #0
 8004466:	d00c      	beq.n	8004482 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446a:	015a      	lsls	r2, r3, #5
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	4413      	add	r3, r2
 8004470:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004474:	461a      	mov	r2, r3
 8004476:	2301      	movs	r3, #1
 8004478:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800447a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 fed1 	bl	8005224 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	f003 0308 	and.w	r3, r3, #8
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00c      	beq.n	80044a6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800448c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448e:	015a      	lsls	r2, r3, #5
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	4413      	add	r3, r2
 8004494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004498:	461a      	mov	r2, r3
 800449a:	2308      	movs	r3, #8
 800449c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800449e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 ffa7 	bl	80053f4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	f003 0310 	and.w	r3, r3, #16
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d008      	beq.n	80044c2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80044b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b2:	015a      	lsls	r2, r3, #5
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	4413      	add	r3, r2
 80044b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044bc:	461a      	mov	r2, r3
 80044be:	2310      	movs	r3, #16
 80044c0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d030      	beq.n	800452e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80044cc:	6a3b      	ldr	r3, [r7, #32]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044d4:	2b80      	cmp	r3, #128	@ 0x80
 80044d6:	d109      	bne.n	80044ec <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	69fa      	ldr	r2, [r7, #28]
 80044e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044ea:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80044ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ee:	4613      	mov	r3, r2
 80044f0:	00db      	lsls	r3, r3, #3
 80044f2:	4413      	add	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	4413      	add	r3, r2
 80044fe:	3304      	adds	r3, #4
 8004500:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	78db      	ldrb	r3, [r3, #3]
 8004506:	2b01      	cmp	r3, #1
 8004508:	d108      	bne.n	800451c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2200      	movs	r2, #0
 800450e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004512:	b2db      	uxtb	r3, r3
 8004514:	4619      	mov	r1, r3
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f009 f980 	bl	800d81c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451e:	015a      	lsls	r2, r3, #5
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	4413      	add	r3, r2
 8004524:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004528:	461a      	mov	r2, r3
 800452a:	2302      	movs	r3, #2
 800452c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	f003 0320 	and.w	r3, r3, #32
 8004534:	2b00      	cmp	r3, #0
 8004536:	d008      	beq.n	800454a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453a:	015a      	lsls	r2, r3, #5
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	4413      	add	r3, r2
 8004540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004544:	461a      	mov	r2, r3
 8004546:	2320      	movs	r3, #32
 8004548:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d009      	beq.n	8004568 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004556:	015a      	lsls	r2, r3, #5
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	4413      	add	r3, r2
 800455c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004560:	461a      	mov	r2, r3
 8004562:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004566:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456a:	3301      	adds	r3, #1
 800456c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800456e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004570:	085b      	lsrs	r3, r3, #1
 8004572:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004576:	2b00      	cmp	r3, #0
 8004578:	f47f af62 	bne.w	8004440 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f006 fe33 	bl	800b1ec <USB_ReadInterrupts>
 8004586:	4603      	mov	r3, r0
 8004588:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800458c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004590:	f040 80db 	bne.w	800474a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4618      	mov	r0, r3
 800459a:	f006 fe54 	bl	800b246 <USB_ReadDevAllInEpInterrupt>
 800459e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80045a0:	2300      	movs	r3, #0
 80045a2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80045a4:	e0cd      	b.n	8004742 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80045a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a8:	f003 0301 	and.w	r3, r3, #1
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	f000 80c2 	beq.w	8004736 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	4611      	mov	r1, r2
 80045bc:	4618      	mov	r0, r3
 80045be:	f006 fe7a 	bl	800b2b6 <USB_ReadDevInEPInterrupt>
 80045c2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d057      	beq.n	800467e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80045ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d0:	f003 030f 	and.w	r3, r3, #15
 80045d4:	2201      	movs	r2, #1
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	43db      	mvns	r3, r3
 80045e8:	69f9      	ldr	r1, [r7, #28]
 80045ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80045ee:	4013      	ands	r3, r2
 80045f0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	015a      	lsls	r2, r3, #5
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	4413      	add	r3, r2
 80045fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045fe:	461a      	mov	r2, r3
 8004600:	2301      	movs	r3, #1
 8004602:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	799b      	ldrb	r3, [r3, #6]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d132      	bne.n	8004672 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004610:	4613      	mov	r3, r2
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	4413      	add	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	3320      	adds	r3, #32
 800461c:	6819      	ldr	r1, [r3, #0]
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004622:	4613      	mov	r3, r2
 8004624:	00db      	lsls	r3, r3, #3
 8004626:	4413      	add	r3, r2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4403      	add	r3, r0
 800462c:	331c      	adds	r3, #28
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4419      	add	r1, r3
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004636:	4613      	mov	r3, r2
 8004638:	00db      	lsls	r3, r3, #3
 800463a:	4413      	add	r3, r2
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	4403      	add	r3, r0
 8004640:	3320      	adds	r3, #32
 8004642:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004646:	2b00      	cmp	r3, #0
 8004648:	d113      	bne.n	8004672 <HAL_PCD_IRQHandler+0x3a2>
 800464a:	6879      	ldr	r1, [r7, #4]
 800464c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800464e:	4613      	mov	r3, r2
 8004650:	00db      	lsls	r3, r3, #3
 8004652:	4413      	add	r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	440b      	add	r3, r1
 8004658:	3324      	adds	r3, #36	@ 0x24
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d108      	bne.n	8004672 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6818      	ldr	r0, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800466a:	461a      	mov	r2, r3
 800466c:	2101      	movs	r1, #1
 800466e:	f006 fe83 	bl	800b378 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	b2db      	uxtb	r3, r3
 8004676:	4619      	mov	r1, r3
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f009 f84a 	bl	800d712 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	f003 0308 	and.w	r3, r3, #8
 8004684:	2b00      	cmp	r3, #0
 8004686:	d008      	beq.n	800469a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	4413      	add	r3, r2
 8004690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004694:	461a      	mov	r2, r3
 8004696:	2308      	movs	r3, #8
 8004698:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	f003 0310 	and.w	r3, r3, #16
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d008      	beq.n	80046b6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80046a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a6:	015a      	lsls	r2, r3, #5
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	4413      	add	r3, r2
 80046ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046b0:	461a      	mov	r2, r3
 80046b2:	2310      	movs	r3, #16
 80046b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d008      	beq.n	80046d2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80046c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046cc:	461a      	mov	r2, r3
 80046ce:	2340      	movs	r3, #64	@ 0x40
 80046d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	f003 0302 	and.w	r3, r3, #2
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d023      	beq.n	8004724 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80046dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046de:	6a38      	ldr	r0, [r7, #32]
 80046e0:	f005 fe62 	bl	800a3a8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80046e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046e6:	4613      	mov	r3, r2
 80046e8:	00db      	lsls	r3, r3, #3
 80046ea:	4413      	add	r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	3310      	adds	r3, #16
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	4413      	add	r3, r2
 80046f4:	3304      	adds	r3, #4
 80046f6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	78db      	ldrb	r3, [r3, #3]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d108      	bne.n	8004712 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	2200      	movs	r2, #0
 8004704:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004708:	b2db      	uxtb	r3, r3
 800470a:	4619      	mov	r1, r3
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f009 f897 	bl	800d840 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	015a      	lsls	r2, r3, #5
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	4413      	add	r3, r2
 800471a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800471e:	461a      	mov	r2, r3
 8004720:	2302      	movs	r3, #2
 8004722:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800472a:	2b00      	cmp	r3, #0
 800472c:	d003      	beq.n	8004736 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800472e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 fcea 	bl	800510a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	3301      	adds	r3, #1
 800473a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800473c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800473e:	085b      	lsrs	r3, r3, #1
 8004740:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004744:	2b00      	cmp	r3, #0
 8004746:	f47f af2e 	bne.w	80045a6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4618      	mov	r0, r3
 8004750:	f006 fd4c 	bl	800b1ec <USB_ReadInterrupts>
 8004754:	4603      	mov	r3, r0
 8004756:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800475a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800475e:	d122      	bne.n	80047a6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	69fa      	ldr	r2, [r7, #28]
 800476a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800476e:	f023 0301 	bic.w	r3, r3, #1
 8004772:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800477a:	2b01      	cmp	r3, #1
 800477c:	d108      	bne.n	8004790 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004786:	2100      	movs	r1, #0
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 fef5 	bl	8005578 <HAL_PCDEx_LPM_Callback>
 800478e:	e002      	b.n	8004796 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f009 f835 	bl	800d800 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695a      	ldr	r2, [r3, #20]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80047a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f006 fd1e 	bl	800b1ec <USB_ReadInterrupts>
 80047b0:	4603      	mov	r3, r0
 80047b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047ba:	d112      	bne.n	80047e2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d102      	bne.n	80047d2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f008 fff1 	bl	800d7b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	695a      	ldr	r2, [r3, #20]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80047e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f006 fd00 	bl	800b1ec <USB_ReadInterrupts>
 80047ec:	4603      	mov	r3, r0
 80047ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047f6:	d121      	bne.n	800483c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	695a      	ldr	r2, [r3, #20]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8004806:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800480e:	2b00      	cmp	r3, #0
 8004810:	d111      	bne.n	8004836 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004820:	089b      	lsrs	r3, r3, #2
 8004822:	f003 020f 	and.w	r2, r3, #15
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800482c:	2101      	movs	r1, #1
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 fea2 	bl	8005578 <HAL_PCDEx_LPM_Callback>
 8004834:	e002      	b.n	800483c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f008 ffbc 	bl	800d7b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4618      	mov	r0, r3
 8004842:	f006 fcd3 	bl	800b1ec <USB_ReadInterrupts>
 8004846:	4603      	mov	r3, r0
 8004848:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800484c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004850:	f040 80b7 	bne.w	80049c2 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	69fa      	ldr	r2, [r7, #28]
 800485e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004862:	f023 0301 	bic.w	r3, r3, #1
 8004866:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2110      	movs	r1, #16
 800486e:	4618      	mov	r0, r3
 8004870:	f005 fd9a 	bl	800a3a8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004874:	2300      	movs	r3, #0
 8004876:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004878:	e046      	b.n	8004908 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800487a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800487c:	015a      	lsls	r2, r3, #5
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	4413      	add	r3, r2
 8004882:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004886:	461a      	mov	r2, r3
 8004888:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800488c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800488e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004890:	015a      	lsls	r2, r3, #5
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	4413      	add	r3, r2
 8004896:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800489e:	0151      	lsls	r1, r2, #5
 80048a0:	69fa      	ldr	r2, [r7, #28]
 80048a2:	440a      	add	r2, r1
 80048a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048a8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80048ac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80048ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b0:	015a      	lsls	r2, r3, #5
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	4413      	add	r3, r2
 80048b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ba:	461a      	mov	r2, r3
 80048bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80048c0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80048c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c4:	015a      	lsls	r2, r3, #5
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	4413      	add	r3, r2
 80048ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048d2:	0151      	lsls	r1, r2, #5
 80048d4:	69fa      	ldr	r2, [r7, #28]
 80048d6:	440a      	add	r2, r1
 80048d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80048e0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80048e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e4:	015a      	lsls	r2, r3, #5
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	4413      	add	r3, r2
 80048ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048f2:	0151      	lsls	r1, r2, #5
 80048f4:	69fa      	ldr	r2, [r7, #28]
 80048f6:	440a      	add	r2, r1
 80048f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004900:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004904:	3301      	adds	r3, #1
 8004906:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	791b      	ldrb	r3, [r3, #4]
 800490c:	461a      	mov	r2, r3
 800490e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004910:	4293      	cmp	r3, r2
 8004912:	d3b2      	bcc.n	800487a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	69fa      	ldr	r2, [r7, #28]
 800491e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004922:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004926:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	7bdb      	ldrb	r3, [r3, #15]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d016      	beq.n	800495e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004936:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800493a:	69fa      	ldr	r2, [r7, #28]
 800493c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004940:	f043 030b 	orr.w	r3, r3, #11
 8004944:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800494e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004950:	69fa      	ldr	r2, [r7, #28]
 8004952:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004956:	f043 030b 	orr.w	r3, r3, #11
 800495a:	6453      	str	r3, [r2, #68]	@ 0x44
 800495c:	e015      	b.n	800498a <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004964:	695a      	ldr	r2, [r3, #20]
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800496c:	4619      	mov	r1, r3
 800496e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8004972:	4313      	orrs	r3, r2
 8004974:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	69fa      	ldr	r2, [r7, #28]
 8004980:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004984:	f043 030b 	orr.w	r3, r3, #11
 8004988:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	69fa      	ldr	r2, [r7, #28]
 8004994:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004998:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800499c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6818      	ldr	r0, [r3, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80049ac:	461a      	mov	r2, r3
 80049ae:	f006 fce3 	bl	800b378 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	695a      	ldr	r2, [r3, #20]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80049c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4618      	mov	r0, r3
 80049c8:	f006 fc10 	bl	800b1ec <USB_ReadInterrupts>
 80049cc:	4603      	mov	r3, r0
 80049ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049d6:	d123      	bne.n	8004a20 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4618      	mov	r0, r3
 80049de:	f006 fca7 	bl	800b330 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f005 fd57 	bl	800a49a <USB_GetDevSpeed>
 80049ec:	4603      	mov	r3, r0
 80049ee:	461a      	mov	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681c      	ldr	r4, [r3, #0]
 80049f8:	f001 fd2e 	bl	8006458 <HAL_RCC_GetHCLKFreq>
 80049fc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a02:	461a      	mov	r2, r3
 8004a04:	4620      	mov	r0, r4
 8004a06:	f005 fa61 	bl	8009ecc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f008 fea9 	bl	800d762 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695a      	ldr	r2, [r3, #20]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004a1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4618      	mov	r0, r3
 8004a26:	f006 fbe1 	bl	800b1ec <USB_ReadInterrupts>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	f003 0308 	and.w	r3, r3, #8
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d10a      	bne.n	8004a4a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f008 fe86 	bl	800d746 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	695a      	ldr	r2, [r3, #20]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f002 0208 	and.w	r2, r2, #8
 8004a48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f006 fbcc 	bl	800b1ec <USB_ReadInterrupts>
 8004a54:	4603      	mov	r3, r0
 8004a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a5a:	2b80      	cmp	r3, #128	@ 0x80
 8004a5c:	d123      	bne.n	8004aa6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004a5e:	6a3b      	ldr	r3, [r7, #32]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a66:	6a3b      	ldr	r3, [r7, #32]
 8004a68:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a6e:	e014      	b.n	8004a9a <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004a70:	6879      	ldr	r1, [r7, #4]
 8004a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a74:	4613      	mov	r3, r2
 8004a76:	00db      	lsls	r3, r3, #3
 8004a78:	4413      	add	r3, r2
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	440b      	add	r3, r1
 8004a7e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004a82:	781b      	ldrb	r3, [r3, #0]
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d105      	bne.n	8004a94 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 fb0a 	bl	80050a8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a96:	3301      	adds	r3, #1
 8004a98:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	791b      	ldrb	r3, [r3, #4]
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d3e4      	bcc.n	8004a70 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f006 fb9e 	bl	800b1ec <USB_ReadInterrupts>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ab6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004aba:	d13c      	bne.n	8004b36 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004abc:	2301      	movs	r3, #1
 8004abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ac0:	e02b      	b.n	8004b1a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac4:	015a      	lsls	r2, r3, #5
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	4413      	add	r3, r2
 8004aca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ad2:	6879      	ldr	r1, [r7, #4]
 8004ad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ad6:	4613      	mov	r3, r2
 8004ad8:	00db      	lsls	r3, r3, #3
 8004ada:	4413      	add	r3, r2
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	440b      	add	r3, r1
 8004ae0:	3318      	adds	r3, #24
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d115      	bne.n	8004b14 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004ae8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	da12      	bge.n	8004b14 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004aee:	6879      	ldr	r1, [r7, #4]
 8004af0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af2:	4613      	mov	r3, r2
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	4413      	add	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	440b      	add	r3, r1
 8004afc:	3317      	adds	r3, #23
 8004afe:	2201      	movs	r2, #1
 8004b00:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 faca 	bl	80050a8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b16:	3301      	adds	r3, #1
 8004b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	791b      	ldrb	r3, [r3, #4]
 8004b1e:	461a      	mov	r2, r3
 8004b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d3cd      	bcc.n	8004ac2 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	695a      	ldr	r2, [r3, #20]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004b34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f006 fb56 	bl	800b1ec <USB_ReadInterrupts>
 8004b40:	4603      	mov	r3, r0
 8004b42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b4a:	d156      	bne.n	8004bfa <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b50:	e045      	b.n	8004bde <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b54:	015a      	lsls	r2, r3, #5
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	4413      	add	r3, r2
 8004b5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b62:	6879      	ldr	r1, [r7, #4]
 8004b64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b66:	4613      	mov	r3, r2
 8004b68:	00db      	lsls	r3, r3, #3
 8004b6a:	4413      	add	r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	440b      	add	r3, r1
 8004b70:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d12e      	bne.n	8004bd8 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b7a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	da2b      	bge.n	8004bd8 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	0c1a      	lsrs	r2, r3, #16
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004b8a:	4053      	eors	r3, r2
 8004b8c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d121      	bne.n	8004bd8 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004b94:	6879      	ldr	r1, [r7, #4]
 8004b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b98:	4613      	mov	r3, r2
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	4413      	add	r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	440b      	add	r3, r1
 8004ba2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004baa:	6a3b      	ldr	r3, [r7, #32]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10a      	bne.n	8004bd8 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	69fa      	ldr	r2, [r7, #28]
 8004bcc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bd0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004bd4:	6053      	str	r3, [r2, #4]
            break;
 8004bd6:	e008      	b.n	8004bea <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bda:	3301      	adds	r3, #1
 8004bdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	791b      	ldrb	r3, [r3, #4]
 8004be2:	461a      	mov	r2, r3
 8004be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d3b3      	bcc.n	8004b52 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	695a      	ldr	r2, [r3, #20]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004bf8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f006 faf4 	bl	800b1ec <USB_ReadInterrupts>
 8004c04:	4603      	mov	r3, r0
 8004c06:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c0e:	d10a      	bne.n	8004c26 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f008 fe27 	bl	800d864 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	695a      	ldr	r2, [r3, #20]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004c24:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f006 fade 	bl	800b1ec <USB_ReadInterrupts>
 8004c30:	4603      	mov	r3, r0
 8004c32:	f003 0304 	and.w	r3, r3, #4
 8004c36:	2b04      	cmp	r3, #4
 8004c38:	d115      	bne.n	8004c66 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	f003 0304 	and.w	r3, r3, #4
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d002      	beq.n	8004c52 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f008 fe17 	bl	800d880 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	6859      	ldr	r1, [r3, #4]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	69ba      	ldr	r2, [r7, #24]
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	605a      	str	r2, [r3, #4]
 8004c62:	e000      	b.n	8004c66 <HAL_PCD_IRQHandler+0x996>
      return;
 8004c64:	bf00      	nop
    }
  }
}
 8004c66:	3734      	adds	r7, #52	@ 0x34
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd90      	pop	{r4, r7, pc}

08004c6c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d101      	bne.n	8004c86 <HAL_PCD_SetAddress+0x1a>
 8004c82:	2302      	movs	r3, #2
 8004c84:	e012      	b.n	8004cac <HAL_PCD_SetAddress+0x40>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	78fa      	ldrb	r2, [r7, #3]
 8004c92:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	78fa      	ldrb	r2, [r7, #3]
 8004c9a:	4611      	mov	r1, r2
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f006 fa3d 	bl	800b11c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3708      	adds	r7, #8
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	4608      	mov	r0, r1
 8004cbe:	4611      	mov	r1, r2
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	70fb      	strb	r3, [r7, #3]
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	803b      	strh	r3, [r7, #0]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004cd2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	da0f      	bge.n	8004cfa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cda:	78fb      	ldrb	r3, [r7, #3]
 8004cdc:	f003 020f 	and.w	r2, r3, #15
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	4413      	add	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	3310      	adds	r3, #16
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	4413      	add	r3, r2
 8004cee:	3304      	adds	r3, #4
 8004cf0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	705a      	strb	r2, [r3, #1]
 8004cf8:	e00f      	b.n	8004d1a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cfa:	78fb      	ldrb	r3, [r7, #3]
 8004cfc:	f003 020f 	and.w	r2, r3, #15
 8004d00:	4613      	mov	r3, r2
 8004d02:	00db      	lsls	r3, r3, #3
 8004d04:	4413      	add	r3, r2
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	4413      	add	r3, r2
 8004d10:	3304      	adds	r3, #4
 8004d12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004d1a:	78fb      	ldrb	r3, [r7, #3]
 8004d1c:	f003 030f 	and.w	r3, r3, #15
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004d26:	883b      	ldrh	r3, [r7, #0]
 8004d28:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	78ba      	ldrb	r2, [r7, #2]
 8004d34:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	785b      	ldrb	r3, [r3, #1]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d004      	beq.n	8004d48 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	461a      	mov	r2, r3
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004d48:	78bb      	ldrb	r3, [r7, #2]
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d102      	bne.n	8004d54 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d101      	bne.n	8004d62 <HAL_PCD_EP_Open+0xae>
 8004d5e:	2302      	movs	r3, #2
 8004d60:	e00e      	b.n	8004d80 <HAL_PCD_EP_Open+0xcc>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68f9      	ldr	r1, [r7, #12]
 8004d70:	4618      	mov	r0, r3
 8004d72:	f005 fbb7 	bl	800a4e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004d7e:	7afb      	ldrb	r3, [r7, #11]
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	460b      	mov	r3, r1
 8004d92:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	da0f      	bge.n	8004dbc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d9c:	78fb      	ldrb	r3, [r7, #3]
 8004d9e:	f003 020f 	and.w	r2, r3, #15
 8004da2:	4613      	mov	r3, r2
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	4413      	add	r3, r2
 8004da8:	009b      	lsls	r3, r3, #2
 8004daa:	3310      	adds	r3, #16
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	4413      	add	r3, r2
 8004db0:	3304      	adds	r3, #4
 8004db2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2201      	movs	r2, #1
 8004db8:	705a      	strb	r2, [r3, #1]
 8004dba:	e00f      	b.n	8004ddc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dbc:	78fb      	ldrb	r3, [r7, #3]
 8004dbe:	f003 020f 	and.w	r2, r3, #15
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	00db      	lsls	r3, r3, #3
 8004dc6:	4413      	add	r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	3304      	adds	r3, #4
 8004dd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ddc:	78fb      	ldrb	r3, [r7, #3]
 8004dde:	f003 030f 	and.w	r3, r3, #15
 8004de2:	b2da      	uxtb	r2, r3
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d101      	bne.n	8004df6 <HAL_PCD_EP_Close+0x6e>
 8004df2:	2302      	movs	r3, #2
 8004df4:	e00e      	b.n	8004e14 <HAL_PCD_EP_Close+0x8c>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68f9      	ldr	r1, [r7, #12]
 8004e04:	4618      	mov	r0, r3
 8004e06:	f005 fbf5 	bl	800a5f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b086      	sub	sp, #24
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	607a      	str	r2, [r7, #4]
 8004e26:	603b      	str	r3, [r7, #0]
 8004e28:	460b      	mov	r3, r1
 8004e2a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e2c:	7afb      	ldrb	r3, [r7, #11]
 8004e2e:	f003 020f 	and.w	r2, r3, #15
 8004e32:	4613      	mov	r3, r2
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	4413      	add	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	4413      	add	r3, r2
 8004e42:	3304      	adds	r3, #4
 8004e44:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	683a      	ldr	r2, [r7, #0]
 8004e50:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	2200      	movs	r2, #0
 8004e56:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e5e:	7afb      	ldrb	r3, [r7, #11]
 8004e60:	f003 030f 	and.w	r3, r3, #15
 8004e64:	b2da      	uxtb	r2, r3
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	799b      	ldrb	r3, [r3, #6]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d102      	bne.n	8004e78 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6818      	ldr	r0, [r3, #0]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	799b      	ldrb	r3, [r3, #6]
 8004e80:	461a      	mov	r2, r3
 8004e82:	6979      	ldr	r1, [r7, #20]
 8004e84:	f005 fc92 	bl	800a7ac <USB_EPStartXfer>

  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3718      	adds	r7, #24
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004e92:	b480      	push	{r7}
 8004e94:	b083      	sub	sp, #12
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e9e:	78fb      	ldrb	r3, [r7, #3]
 8004ea0:	f003 020f 	and.w	r2, r3, #15
 8004ea4:	6879      	ldr	r1, [r7, #4]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	00db      	lsls	r3, r3, #3
 8004eaa:	4413      	add	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	440b      	add	r3, r1
 8004eb0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004eb4:	681b      	ldr	r3, [r3, #0]
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b086      	sub	sp, #24
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	60f8      	str	r0, [r7, #12]
 8004eca:	607a      	str	r2, [r7, #4]
 8004ecc:	603b      	str	r3, [r7, #0]
 8004ece:	460b      	mov	r3, r1
 8004ed0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ed2:	7afb      	ldrb	r3, [r7, #11]
 8004ed4:	f003 020f 	and.w	r2, r3, #15
 8004ed8:	4613      	mov	r3, r2
 8004eda:	00db      	lsls	r3, r3, #3
 8004edc:	4413      	add	r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	3310      	adds	r3, #16
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	3304      	adds	r3, #4
 8004ee8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	2201      	movs	r2, #1
 8004f00:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f02:	7afb      	ldrb	r3, [r7, #11]
 8004f04:	f003 030f 	and.w	r3, r3, #15
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	799b      	ldrb	r3, [r3, #6]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d102      	bne.n	8004f1c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6818      	ldr	r0, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	799b      	ldrb	r3, [r3, #6]
 8004f24:	461a      	mov	r2, r3
 8004f26:	6979      	ldr	r1, [r7, #20]
 8004f28:	f005 fc40 	bl	800a7ac <USB_EPStartXfer>

  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3718      	adds	r7, #24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f36:	b580      	push	{r7, lr}
 8004f38:	b084      	sub	sp, #16
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
 8004f3e:	460b      	mov	r3, r1
 8004f40:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f42:	78fb      	ldrb	r3, [r7, #3]
 8004f44:	f003 030f 	and.w	r3, r3, #15
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	7912      	ldrb	r2, [r2, #4]
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d901      	bls.n	8004f54 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e04f      	b.n	8004ff4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	da0f      	bge.n	8004f7c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f5c:	78fb      	ldrb	r3, [r7, #3]
 8004f5e:	f003 020f 	and.w	r2, r3, #15
 8004f62:	4613      	mov	r3, r2
 8004f64:	00db      	lsls	r3, r3, #3
 8004f66:	4413      	add	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	3310      	adds	r3, #16
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	4413      	add	r3, r2
 8004f70:	3304      	adds	r3, #4
 8004f72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2201      	movs	r2, #1
 8004f78:	705a      	strb	r2, [r3, #1]
 8004f7a:	e00d      	b.n	8004f98 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f7c:	78fa      	ldrb	r2, [r7, #3]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	00db      	lsls	r3, r3, #3
 8004f82:	4413      	add	r3, r2
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	3304      	adds	r3, #4
 8004f90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f9e:	78fb      	ldrb	r3, [r7, #3]
 8004fa0:	f003 030f 	and.w	r3, r3, #15
 8004fa4:	b2da      	uxtb	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d101      	bne.n	8004fb8 <HAL_PCD_EP_SetStall+0x82>
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	e01d      	b.n	8004ff4 <HAL_PCD_EP_SetStall+0xbe>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68f9      	ldr	r1, [r7, #12]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f005 ffd4 	bl	800af74 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004fcc:	78fb      	ldrb	r3, [r7, #3]
 8004fce:	f003 030f 	and.w	r3, r3, #15
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d109      	bne.n	8004fea <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6818      	ldr	r0, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	7999      	ldrb	r1, [r3, #6]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	f006 f9c7 	bl	800b378 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	460b      	mov	r3, r1
 8005006:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005008:	78fb      	ldrb	r3, [r7, #3]
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	7912      	ldrb	r2, [r2, #4]
 8005012:	4293      	cmp	r3, r2
 8005014:	d901      	bls.n	800501a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e042      	b.n	80050a0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800501a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800501e:	2b00      	cmp	r3, #0
 8005020:	da0f      	bge.n	8005042 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005022:	78fb      	ldrb	r3, [r7, #3]
 8005024:	f003 020f 	and.w	r2, r3, #15
 8005028:	4613      	mov	r3, r2
 800502a:	00db      	lsls	r3, r3, #3
 800502c:	4413      	add	r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	3310      	adds	r3, #16
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	4413      	add	r3, r2
 8005036:	3304      	adds	r3, #4
 8005038:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2201      	movs	r2, #1
 800503e:	705a      	strb	r2, [r3, #1]
 8005040:	e00f      	b.n	8005062 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005042:	78fb      	ldrb	r3, [r7, #3]
 8005044:	f003 020f 	and.w	r2, r3, #15
 8005048:	4613      	mov	r3, r2
 800504a:	00db      	lsls	r3, r3, #3
 800504c:	4413      	add	r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	4413      	add	r3, r2
 8005058:	3304      	adds	r3, #4
 800505a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005068:	78fb      	ldrb	r3, [r7, #3]
 800506a:	f003 030f 	and.w	r3, r3, #15
 800506e:	b2da      	uxtb	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800507a:	2b01      	cmp	r3, #1
 800507c:	d101      	bne.n	8005082 <HAL_PCD_EP_ClrStall+0x86>
 800507e:	2302      	movs	r3, #2
 8005080:	e00e      	b.n	80050a0 <HAL_PCD_EP_ClrStall+0xa4>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68f9      	ldr	r1, [r7, #12]
 8005090:	4618      	mov	r0, r3
 8005092:	f005 ffdd 	bl	800b050 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	460b      	mov	r3, r1
 80050b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80050b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	da0c      	bge.n	80050d6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	f003 020f 	and.w	r2, r3, #15
 80050c2:	4613      	mov	r3, r2
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	4413      	add	r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	3310      	adds	r3, #16
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	4413      	add	r3, r2
 80050d0:	3304      	adds	r3, #4
 80050d2:	60fb      	str	r3, [r7, #12]
 80050d4:	e00c      	b.n	80050f0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050d6:	78fb      	ldrb	r3, [r7, #3]
 80050d8:	f003 020f 	and.w	r2, r3, #15
 80050dc:	4613      	mov	r3, r2
 80050de:	00db      	lsls	r3, r3, #3
 80050e0:	4413      	add	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	4413      	add	r3, r2
 80050ec:	3304      	adds	r3, #4
 80050ee:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68f9      	ldr	r1, [r7, #12]
 80050f6:	4618      	mov	r0, r3
 80050f8:	f005 fdfc 	bl	800acf4 <USB_EPStopXfer>
 80050fc:	4603      	mov	r3, r0
 80050fe:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005100:	7afb      	ldrb	r3, [r7, #11]
}
 8005102:	4618      	mov	r0, r3
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800510a:	b580      	push	{r7, lr}
 800510c:	b08a      	sub	sp, #40	@ 0x28
 800510e:	af02      	add	r7, sp, #8
 8005110:	6078      	str	r0, [r7, #4]
 8005112:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800511e:	683a      	ldr	r2, [r7, #0]
 8005120:	4613      	mov	r3, r2
 8005122:	00db      	lsls	r3, r3, #3
 8005124:	4413      	add	r3, r2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	3310      	adds	r3, #16
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	4413      	add	r3, r2
 800512e:	3304      	adds	r3, #4
 8005130:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	695a      	ldr	r2, [r3, #20]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	429a      	cmp	r2, r3
 800513c:	d901      	bls.n	8005142 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e06b      	b.n	800521a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	691a      	ldr	r2, [r3, #16]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	69fa      	ldr	r2, [r7, #28]
 8005154:	429a      	cmp	r2, r3
 8005156:	d902      	bls.n	800515e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	3303      	adds	r3, #3
 8005162:	089b      	lsrs	r3, r3, #2
 8005164:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005166:	e02a      	b.n	80051be <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	691a      	ldr	r2, [r3, #16]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	69fa      	ldr	r2, [r7, #28]
 800517a:	429a      	cmp	r2, r3
 800517c:	d902      	bls.n	8005184 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	3303      	adds	r3, #3
 8005188:	089b      	lsrs	r3, r3, #2
 800518a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	68d9      	ldr	r1, [r3, #12]
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	b2da      	uxtb	r2, r3
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800519c:	9300      	str	r3, [sp, #0]
 800519e:	4603      	mov	r3, r0
 80051a0:	6978      	ldr	r0, [r7, #20]
 80051a2:	f005 fe51 	bl	800ae48 <USB_WritePacket>

    ep->xfer_buff  += len;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	68da      	ldr	r2, [r3, #12]
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	441a      	add	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	695a      	ldr	r2, [r3, #20]
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	441a      	add	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	015a      	lsls	r2, r3, #5
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	4413      	add	r3, r2
 80051c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80051ce:	69ba      	ldr	r2, [r7, #24]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d809      	bhi.n	80051e8 <PCD_WriteEmptyTxFifo+0xde>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	695a      	ldr	r2, [r3, #20]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051dc:	429a      	cmp	r2, r3
 80051de:	d203      	bcs.n	80051e8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	691b      	ldr	r3, [r3, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1bf      	bne.n	8005168 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	691a      	ldr	r2, [r3, #16]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	695b      	ldr	r3, [r3, #20]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d811      	bhi.n	8005218 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	f003 030f 	and.w	r3, r3, #15
 80051fa:	2201      	movs	r2, #1
 80051fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005200:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005208:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	43db      	mvns	r3, r3
 800520e:	6939      	ldr	r1, [r7, #16]
 8005210:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005214:	4013      	ands	r3, r2
 8005216:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3720      	adds	r7, #32
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
	...

08005224 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b088      	sub	sp, #32
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	333c      	adds	r3, #60	@ 0x3c
 800523c:	3304      	adds	r3, #4
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	015a      	lsls	r2, r3, #5
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	4413      	add	r3, r2
 800524a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	799b      	ldrb	r3, [r3, #6]
 8005256:	2b01      	cmp	r3, #1
 8005258:	d17b      	bne.n	8005352 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	f003 0308 	and.w	r3, r3, #8
 8005260:	2b00      	cmp	r3, #0
 8005262:	d015      	beq.n	8005290 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	4a61      	ldr	r2, [pc, #388]	@ (80053ec <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005268:	4293      	cmp	r3, r2
 800526a:	f240 80b9 	bls.w	80053e0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005274:	2b00      	cmp	r3, #0
 8005276:	f000 80b3 	beq.w	80053e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	015a      	lsls	r2, r3, #5
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	4413      	add	r3, r2
 8005282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005286:	461a      	mov	r2, r3
 8005288:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800528c:	6093      	str	r3, [r2, #8]
 800528e:	e0a7      	b.n	80053e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	f003 0320 	and.w	r3, r3, #32
 8005296:	2b00      	cmp	r3, #0
 8005298:	d009      	beq.n	80052ae <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	015a      	lsls	r2, r3, #5
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	4413      	add	r3, r2
 80052a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052a6:	461a      	mov	r2, r3
 80052a8:	2320      	movs	r3, #32
 80052aa:	6093      	str	r3, [r2, #8]
 80052ac:	e098      	b.n	80053e0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	f040 8093 	bne.w	80053e0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	4a4b      	ldr	r2, [pc, #300]	@ (80053ec <PCD_EP_OutXfrComplete_int+0x1c8>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d90f      	bls.n	80052e2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d00a      	beq.n	80052e2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	015a      	lsls	r2, r3, #5
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	4413      	add	r3, r2
 80052d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052d8:	461a      	mov	r2, r3
 80052da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052de:	6093      	str	r3, [r2, #8]
 80052e0:	e07e      	b.n	80053e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	4613      	mov	r3, r2
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	4413      	add	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	4413      	add	r3, r2
 80052f4:	3304      	adds	r3, #4
 80052f6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6a1a      	ldr	r2, [r3, #32]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	0159      	lsls	r1, r3, #5
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	440b      	add	r3, r1
 8005304:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800530e:	1ad2      	subs	r2, r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d114      	bne.n	8005344 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d109      	bne.n	8005336 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6818      	ldr	r0, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800532c:	461a      	mov	r2, r3
 800532e:	2101      	movs	r1, #1
 8005330:	f006 f822 	bl	800b378 <USB_EP0_OutStart>
 8005334:	e006      	b.n	8005344 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	68da      	ldr	r2, [r3, #12]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	441a      	add	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	b2db      	uxtb	r3, r3
 8005348:	4619      	mov	r1, r3
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f008 f9c6 	bl	800d6dc <HAL_PCD_DataOutStageCallback>
 8005350:	e046      	b.n	80053e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	4a26      	ldr	r2, [pc, #152]	@ (80053f0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d124      	bne.n	80053a4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00a      	beq.n	800537a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	015a      	lsls	r2, r3, #5
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	4413      	add	r3, r2
 800536c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005370:	461a      	mov	r2, r3
 8005372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005376:	6093      	str	r3, [r2, #8]
 8005378:	e032      	b.n	80053e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	f003 0320 	and.w	r3, r3, #32
 8005380:	2b00      	cmp	r3, #0
 8005382:	d008      	beq.n	8005396 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	015a      	lsls	r2, r3, #5
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	4413      	add	r3, r2
 800538c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005390:	461a      	mov	r2, r3
 8005392:	2320      	movs	r3, #32
 8005394:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	b2db      	uxtb	r3, r3
 800539a:	4619      	mov	r1, r3
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f008 f99d 	bl	800d6dc <HAL_PCD_DataOutStageCallback>
 80053a2:	e01d      	b.n	80053e0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d114      	bne.n	80053d4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80053aa:	6879      	ldr	r1, [r7, #4]
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	4613      	mov	r3, r2
 80053b0:	00db      	lsls	r3, r3, #3
 80053b2:	4413      	add	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	440b      	add	r3, r1
 80053b8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d108      	bne.n	80053d4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6818      	ldr	r0, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80053cc:	461a      	mov	r2, r3
 80053ce:	2100      	movs	r1, #0
 80053d0:	f005 ffd2 	bl	800b378 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	4619      	mov	r1, r3
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f008 f97e 	bl	800d6dc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3720      	adds	r7, #32
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	4f54300a 	.word	0x4f54300a
 80053f0:	4f54310a 	.word	0x4f54310a

080053f4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	333c      	adds	r3, #60	@ 0x3c
 800540c:	3304      	adds	r3, #4
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	015a      	lsls	r2, r3, #5
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	4413      	add	r3, r2
 800541a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	4a15      	ldr	r2, [pc, #84]	@ (800547c <PCD_EP_OutSetupPacket_int+0x88>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d90e      	bls.n	8005448 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005430:	2b00      	cmp	r3, #0
 8005432:	d009      	beq.n	8005448 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	015a      	lsls	r2, r3, #5
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	4413      	add	r3, r2
 800543c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005440:	461a      	mov	r2, r3
 8005442:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005446:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f008 f935 	bl	800d6b8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	4a0a      	ldr	r2, [pc, #40]	@ (800547c <PCD_EP_OutSetupPacket_int+0x88>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d90c      	bls.n	8005470 <PCD_EP_OutSetupPacket_int+0x7c>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	799b      	ldrb	r3, [r3, #6]
 800545a:	2b01      	cmp	r3, #1
 800545c:	d108      	bne.n	8005470 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6818      	ldr	r0, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005468:	461a      	mov	r2, r3
 800546a:	2101      	movs	r1, #1
 800546c:	f005 ff84 	bl	800b378 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3718      	adds	r7, #24
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	4f54300a 	.word	0x4f54300a

08005480 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005480:	b480      	push	{r7}
 8005482:	b085      	sub	sp, #20
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	460b      	mov	r3, r1
 800548a:	70fb      	strb	r3, [r7, #3]
 800548c:	4613      	mov	r3, r2
 800548e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005496:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005498:	78fb      	ldrb	r3, [r7, #3]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d107      	bne.n	80054ae <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800549e:	883b      	ldrh	r3, [r7, #0]
 80054a0:	0419      	lsls	r1, r3, #16
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68ba      	ldr	r2, [r7, #8]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80054ac:	e028      	b.n	8005500 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b4:	0c1b      	lsrs	r3, r3, #16
 80054b6:	68ba      	ldr	r2, [r7, #8]
 80054b8:	4413      	add	r3, r2
 80054ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054bc:	2300      	movs	r3, #0
 80054be:	73fb      	strb	r3, [r7, #15]
 80054c0:	e00d      	b.n	80054de <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	7bfb      	ldrb	r3, [r7, #15]
 80054c8:	3340      	adds	r3, #64	@ 0x40
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4413      	add	r3, r2
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	0c1b      	lsrs	r3, r3, #16
 80054d2:	68ba      	ldr	r2, [r7, #8]
 80054d4:	4413      	add	r3, r2
 80054d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054d8:	7bfb      	ldrb	r3, [r7, #15]
 80054da:	3301      	adds	r3, #1
 80054dc:	73fb      	strb	r3, [r7, #15]
 80054de:	7bfa      	ldrb	r2, [r7, #15]
 80054e0:	78fb      	ldrb	r3, [r7, #3]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d3ec      	bcc.n	80054c2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80054e8:	883b      	ldrh	r3, [r7, #0]
 80054ea:	0418      	lsls	r0, r3, #16
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6819      	ldr	r1, [r3, #0]
 80054f0:	78fb      	ldrb	r3, [r7, #3]
 80054f2:	3b01      	subs	r3, #1
 80054f4:	68ba      	ldr	r2, [r7, #8]
 80054f6:	4302      	orrs	r2, r0
 80054f8:	3340      	adds	r3, #64	@ 0x40
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	440b      	add	r3, r1
 80054fe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr

0800550e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800550e:	b480      	push	{r7}
 8005510:	b083      	sub	sp, #12
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
 8005516:	460b      	mov	r3, r1
 8005518:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	887a      	ldrh	r2, [r7, #2]
 8005520:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2201      	movs	r2, #1
 8005542:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800555e:	4b05      	ldr	r3, [pc, #20]	@ (8005574 <HAL_PCDEx_ActivateLPM+0x44>)
 8005560:	4313      	orrs	r3, r2
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr
 8005574:	10000003 	.word	0x10000003

08005578 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	460b      	mov	r3, r1
 8005582:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005598:	4b19      	ldr	r3, [pc, #100]	@ (8005600 <HAL_PWREx_ConfigSupply+0x70>)
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	f003 0304 	and.w	r3, r3, #4
 80055a0:	2b04      	cmp	r3, #4
 80055a2:	d00a      	beq.n	80055ba <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80055a4:	4b16      	ldr	r3, [pc, #88]	@ (8005600 <HAL_PWREx_ConfigSupply+0x70>)
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f003 0307 	and.w	r3, r3, #7
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d001      	beq.n	80055b6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e01f      	b.n	80055f6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	e01d      	b.n	80055f6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80055ba:	4b11      	ldr	r3, [pc, #68]	@ (8005600 <HAL_PWREx_ConfigSupply+0x70>)
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	f023 0207 	bic.w	r2, r3, #7
 80055c2:	490f      	ldr	r1, [pc, #60]	@ (8005600 <HAL_PWREx_ConfigSupply+0x70>)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80055ca:	f7fb fe3d 	bl	8001248 <HAL_GetTick>
 80055ce:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80055d0:	e009      	b.n	80055e6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80055d2:	f7fb fe39 	bl	8001248 <HAL_GetTick>
 80055d6:	4602      	mov	r2, r0
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055e0:	d901      	bls.n	80055e6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e007      	b.n	80055f6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80055e6:	4b06      	ldr	r3, [pc, #24]	@ (8005600 <HAL_PWREx_ConfigSupply+0x70>)
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055f2:	d1ee      	bne.n	80055d2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	58024800 	.word	0x58024800

08005604 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005604:	b480      	push	{r7}
 8005606:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005608:	4b05      	ldr	r3, [pc, #20]	@ (8005620 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	4a04      	ldr	r2, [pc, #16]	@ (8005620 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800560e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005612:	60d3      	str	r3, [r2, #12]
}
 8005614:	bf00      	nop
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	58024800 	.word	0x58024800

08005624 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b08c      	sub	sp, #48	@ 0x30
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e3c8      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 8087 	beq.w	8005752 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005644:	4b88      	ldr	r3, [pc, #544]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800564c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800564e:	4b86      	ldr	r3, [pc, #536]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005652:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005656:	2b10      	cmp	r3, #16
 8005658:	d007      	beq.n	800566a <HAL_RCC_OscConfig+0x46>
 800565a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800565c:	2b18      	cmp	r3, #24
 800565e:	d110      	bne.n	8005682 <HAL_RCC_OscConfig+0x5e>
 8005660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005662:	f003 0303 	and.w	r3, r3, #3
 8005666:	2b02      	cmp	r3, #2
 8005668:	d10b      	bne.n	8005682 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800566a:	4b7f      	ldr	r3, [pc, #508]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d06c      	beq.n	8005750 <HAL_RCC_OscConfig+0x12c>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d168      	bne.n	8005750 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e3a2      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800568a:	d106      	bne.n	800569a <HAL_RCC_OscConfig+0x76>
 800568c:	4b76      	ldr	r3, [pc, #472]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a75      	ldr	r2, [pc, #468]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005692:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	e02e      	b.n	80056f8 <HAL_RCC_OscConfig+0xd4>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10c      	bne.n	80056bc <HAL_RCC_OscConfig+0x98>
 80056a2:	4b71      	ldr	r3, [pc, #452]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a70      	ldr	r2, [pc, #448]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056ac:	6013      	str	r3, [r2, #0]
 80056ae:	4b6e      	ldr	r3, [pc, #440]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a6d      	ldr	r2, [pc, #436]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056b8:	6013      	str	r3, [r2, #0]
 80056ba:	e01d      	b.n	80056f8 <HAL_RCC_OscConfig+0xd4>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056c4:	d10c      	bne.n	80056e0 <HAL_RCC_OscConfig+0xbc>
 80056c6:	4b68      	ldr	r3, [pc, #416]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a67      	ldr	r2, [pc, #412]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056d0:	6013      	str	r3, [r2, #0]
 80056d2:	4b65      	ldr	r3, [pc, #404]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a64      	ldr	r2, [pc, #400]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056dc:	6013      	str	r3, [r2, #0]
 80056de:	e00b      	b.n	80056f8 <HAL_RCC_OscConfig+0xd4>
 80056e0:	4b61      	ldr	r3, [pc, #388]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a60      	ldr	r2, [pc, #384]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056ea:	6013      	str	r3, [r2, #0]
 80056ec:	4b5e      	ldr	r3, [pc, #376]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a5d      	ldr	r2, [pc, #372]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80056f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d013      	beq.n	8005728 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005700:	f7fb fda2 	bl	8001248 <HAL_GetTick>
 8005704:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005706:	e008      	b.n	800571a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005708:	f7fb fd9e 	bl	8001248 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	2b64      	cmp	r3, #100	@ 0x64
 8005714:	d901      	bls.n	800571a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e356      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800571a:	4b53      	ldr	r3, [pc, #332]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d0f0      	beq.n	8005708 <HAL_RCC_OscConfig+0xe4>
 8005726:	e014      	b.n	8005752 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005728:	f7fb fd8e 	bl	8001248 <HAL_GetTick>
 800572c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005730:	f7fb fd8a 	bl	8001248 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b64      	cmp	r3, #100	@ 0x64
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e342      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005742:	4b49      	ldr	r3, [pc, #292]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1f0      	bne.n	8005730 <HAL_RCC_OscConfig+0x10c>
 800574e:	e000      	b.n	8005752 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005750:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b00      	cmp	r3, #0
 800575c:	f000 808c 	beq.w	8005878 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005760:	4b41      	ldr	r3, [pc, #260]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005768:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800576a:	4b3f      	ldr	r3, [pc, #252]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 800576c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800576e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005770:	6a3b      	ldr	r3, [r7, #32]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d007      	beq.n	8005786 <HAL_RCC_OscConfig+0x162>
 8005776:	6a3b      	ldr	r3, [r7, #32]
 8005778:	2b18      	cmp	r3, #24
 800577a:	d137      	bne.n	80057ec <HAL_RCC_OscConfig+0x1c8>
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f003 0303 	and.w	r3, r3, #3
 8005782:	2b00      	cmp	r3, #0
 8005784:	d132      	bne.n	80057ec <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005786:	4b38      	ldr	r3, [pc, #224]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0304 	and.w	r3, r3, #4
 800578e:	2b00      	cmp	r3, #0
 8005790:	d005      	beq.n	800579e <HAL_RCC_OscConfig+0x17a>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d101      	bne.n	800579e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e314      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800579e:	4b32      	ldr	r3, [pc, #200]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f023 0219 	bic.w	r2, r3, #25
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	492f      	ldr	r1, [pc, #188]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b0:	f7fb fd4a 	bl	8001248 <HAL_GetTick>
 80057b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80057b6:	e008      	b.n	80057ca <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057b8:	f7fb fd46 	bl	8001248 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e2fe      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80057ca:	4b27      	ldr	r3, [pc, #156]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0304 	and.w	r3, r3, #4
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d0f0      	beq.n	80057b8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057d6:	4b24      	ldr	r3, [pc, #144]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	061b      	lsls	r3, r3, #24
 80057e4:	4920      	ldr	r1, [pc, #128]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80057e6:	4313      	orrs	r3, r2
 80057e8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057ea:	e045      	b.n	8005878 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d026      	beq.n	8005842 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80057f4:	4b1c      	ldr	r3, [pc, #112]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f023 0219 	bic.w	r2, r3, #25
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	4919      	ldr	r1, [pc, #100]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005802:	4313      	orrs	r3, r2
 8005804:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005806:	f7fb fd1f 	bl	8001248 <HAL_GetTick>
 800580a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800580c:	e008      	b.n	8005820 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800580e:	f7fb fd1b 	bl	8001248 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d901      	bls.n	8005820 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e2d3      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005820:	4b11      	ldr	r3, [pc, #68]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	d0f0      	beq.n	800580e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800582c:	4b0e      	ldr	r3, [pc, #56]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	691b      	ldr	r3, [r3, #16]
 8005838:	061b      	lsls	r3, r3, #24
 800583a:	490b      	ldr	r1, [pc, #44]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 800583c:	4313      	orrs	r3, r2
 800583e:	604b      	str	r3, [r1, #4]
 8005840:	e01a      	b.n	8005878 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005842:	4b09      	ldr	r3, [pc, #36]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a08      	ldr	r2, [pc, #32]	@ (8005868 <HAL_RCC_OscConfig+0x244>)
 8005848:	f023 0301 	bic.w	r3, r3, #1
 800584c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584e:	f7fb fcfb 	bl	8001248 <HAL_GetTick>
 8005852:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005854:	e00a      	b.n	800586c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005856:	f7fb fcf7 	bl	8001248 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	2b02      	cmp	r3, #2
 8005862:	d903      	bls.n	800586c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e2af      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
 8005868:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800586c:	4b96      	ldr	r3, [pc, #600]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0304 	and.w	r3, r3, #4
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1ee      	bne.n	8005856 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0310 	and.w	r3, r3, #16
 8005880:	2b00      	cmp	r3, #0
 8005882:	d06a      	beq.n	800595a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005884:	4b90      	ldr	r3, [pc, #576]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800588c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800588e:	4b8e      	ldr	r3, [pc, #568]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005892:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005894:	69bb      	ldr	r3, [r7, #24]
 8005896:	2b08      	cmp	r3, #8
 8005898:	d007      	beq.n	80058aa <HAL_RCC_OscConfig+0x286>
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	2b18      	cmp	r3, #24
 800589e:	d11b      	bne.n	80058d8 <HAL_RCC_OscConfig+0x2b4>
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	f003 0303 	and.w	r3, r3, #3
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d116      	bne.n	80058d8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80058aa:	4b87      	ldr	r3, [pc, #540]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d005      	beq.n	80058c2 <HAL_RCC_OscConfig+0x29e>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	69db      	ldr	r3, [r3, #28]
 80058ba:	2b80      	cmp	r3, #128	@ 0x80
 80058bc:	d001      	beq.n	80058c2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e282      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80058c2:	4b81      	ldr	r3, [pc, #516]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	061b      	lsls	r3, r3, #24
 80058d0:	497d      	ldr	r1, [pc, #500]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80058d6:	e040      	b.n	800595a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d023      	beq.n	8005928 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80058e0:	4b79      	ldr	r3, [pc, #484]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a78      	ldr	r2, [pc, #480]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80058e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ec:	f7fb fcac 	bl	8001248 <HAL_GetTick>
 80058f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80058f2:	e008      	b.n	8005906 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80058f4:	f7fb fca8 	bl	8001248 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e260      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005906:	4b70      	ldr	r3, [pc, #448]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800590e:	2b00      	cmp	r3, #0
 8005910:	d0f0      	beq.n	80058f4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005912:	4b6d      	ldr	r3, [pc, #436]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a1b      	ldr	r3, [r3, #32]
 800591e:	061b      	lsls	r3, r3, #24
 8005920:	4969      	ldr	r1, [pc, #420]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005922:	4313      	orrs	r3, r2
 8005924:	60cb      	str	r3, [r1, #12]
 8005926:	e018      	b.n	800595a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005928:	4b67      	ldr	r3, [pc, #412]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a66      	ldr	r2, [pc, #408]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 800592e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005934:	f7fb fc88 	bl	8001248 <HAL_GetTick>
 8005938:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800593a:	e008      	b.n	800594e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800593c:	f7fb fc84 	bl	8001248 <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	2b02      	cmp	r3, #2
 8005948:	d901      	bls.n	800594e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e23c      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800594e:	4b5e      	ldr	r3, [pc, #376]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005956:	2b00      	cmp	r3, #0
 8005958:	d1f0      	bne.n	800593c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0308 	and.w	r3, r3, #8
 8005962:	2b00      	cmp	r3, #0
 8005964:	d036      	beq.n	80059d4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d019      	beq.n	80059a2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800596e:	4b56      	ldr	r3, [pc, #344]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005972:	4a55      	ldr	r2, [pc, #340]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005974:	f043 0301 	orr.w	r3, r3, #1
 8005978:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800597a:	f7fb fc65 	bl	8001248 <HAL_GetTick>
 800597e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005980:	e008      	b.n	8005994 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005982:	f7fb fc61 	bl	8001248 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	2b02      	cmp	r3, #2
 800598e:	d901      	bls.n	8005994 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e219      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005994:	4b4c      	ldr	r3, [pc, #304]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005996:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0f0      	beq.n	8005982 <HAL_RCC_OscConfig+0x35e>
 80059a0:	e018      	b.n	80059d4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059a2:	4b49      	ldr	r3, [pc, #292]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80059a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059a6:	4a48      	ldr	r2, [pc, #288]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80059a8:	f023 0301 	bic.w	r3, r3, #1
 80059ac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ae:	f7fb fc4b 	bl	8001248 <HAL_GetTick>
 80059b2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80059b4:	e008      	b.n	80059c8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059b6:	f7fb fc47 	bl	8001248 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d901      	bls.n	80059c8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	e1ff      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80059c8:	4b3f      	ldr	r3, [pc, #252]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80059ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1f0      	bne.n	80059b6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0320 	and.w	r3, r3, #32
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d036      	beq.n	8005a4e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d019      	beq.n	8005a1c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059e8:	4b37      	ldr	r3, [pc, #220]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a36      	ldr	r2, [pc, #216]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 80059ee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80059f2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80059f4:	f7fb fc28 	bl	8001248 <HAL_GetTick>
 80059f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80059fa:	e008      	b.n	8005a0e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059fc:	f7fb fc24 	bl	8001248 <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	2b02      	cmp	r3, #2
 8005a08:	d901      	bls.n	8005a0e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8005a0a:	2303      	movs	r3, #3
 8005a0c:	e1dc      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005a0e:	4b2e      	ldr	r3, [pc, #184]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d0f0      	beq.n	80059fc <HAL_RCC_OscConfig+0x3d8>
 8005a1a:	e018      	b.n	8005a4e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a29      	ldr	r2, [pc, #164]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005a22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a26:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005a28:	f7fb fc0e 	bl	8001248 <HAL_GetTick>
 8005a2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005a2e:	e008      	b.n	8005a42 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a30:	f7fb fc0a 	bl	8001248 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	d901      	bls.n	8005a42 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e1c2      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005a42:	4b21      	ldr	r3, [pc, #132]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1f0      	bne.n	8005a30 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0304 	and.w	r3, r3, #4
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 8086 	beq.w	8005b68 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005acc <HAL_RCC_OscConfig+0x4a8>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a1a      	ldr	r2, [pc, #104]	@ (8005acc <HAL_RCC_OscConfig+0x4a8>)
 8005a62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a66:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a68:	f7fb fbee 	bl	8001248 <HAL_GetTick>
 8005a6c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a6e:	e008      	b.n	8005a82 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a70:	f7fb fbea 	bl	8001248 <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	2b64      	cmp	r3, #100	@ 0x64
 8005a7c:	d901      	bls.n	8005a82 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e1a2      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a82:	4b12      	ldr	r3, [pc, #72]	@ (8005acc <HAL_RCC_OscConfig+0x4a8>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d0f0      	beq.n	8005a70 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d106      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x480>
 8005a96:	4b0c      	ldr	r3, [pc, #48]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9a:	4a0b      	ldr	r2, [pc, #44]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005a9c:	f043 0301 	orr.w	r3, r3, #1
 8005aa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aa2:	e032      	b.n	8005b0a <HAL_RCC_OscConfig+0x4e6>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d111      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x4ac>
 8005aac:	4b06      	ldr	r3, [pc, #24]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab0:	4a05      	ldr	r2, [pc, #20]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005ab2:	f023 0301 	bic.w	r3, r3, #1
 8005ab6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ab8:	4b03      	ldr	r3, [pc, #12]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005abc:	4a02      	ldr	r2, [pc, #8]	@ (8005ac8 <HAL_RCC_OscConfig+0x4a4>)
 8005abe:	f023 0304 	bic.w	r3, r3, #4
 8005ac2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ac4:	e021      	b.n	8005b0a <HAL_RCC_OscConfig+0x4e6>
 8005ac6:	bf00      	nop
 8005ac8:	58024400 	.word	0x58024400
 8005acc:	58024800 	.word	0x58024800
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	2b05      	cmp	r3, #5
 8005ad6:	d10c      	bne.n	8005af2 <HAL_RCC_OscConfig+0x4ce>
 8005ad8:	4b83      	ldr	r3, [pc, #524]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005adc:	4a82      	ldr	r2, [pc, #520]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005ade:	f043 0304 	orr.w	r3, r3, #4
 8005ae2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ae4:	4b80      	ldr	r3, [pc, #512]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ae8:	4a7f      	ldr	r2, [pc, #508]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005aea:	f043 0301 	orr.w	r3, r3, #1
 8005aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8005af0:	e00b      	b.n	8005b0a <HAL_RCC_OscConfig+0x4e6>
 8005af2:	4b7d      	ldr	r3, [pc, #500]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af6:	4a7c      	ldr	r2, [pc, #496]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005af8:	f023 0301 	bic.w	r3, r3, #1
 8005afc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005afe:	4b7a      	ldr	r3, [pc, #488]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005b00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b02:	4a79      	ldr	r2, [pc, #484]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005b04:	f023 0304 	bic.w	r3, r3, #4
 8005b08:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d015      	beq.n	8005b3e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b12:	f7fb fb99 	bl	8001248 <HAL_GetTick>
 8005b16:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b18:	e00a      	b.n	8005b30 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b1a:	f7fb fb95 	bl	8001248 <HAL_GetTick>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d901      	bls.n	8005b30 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e14b      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b30:	4b6d      	ldr	r3, [pc, #436]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b34:	f003 0302 	and.w	r3, r3, #2
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d0ee      	beq.n	8005b1a <HAL_RCC_OscConfig+0x4f6>
 8005b3c:	e014      	b.n	8005b68 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b3e:	f7fb fb83 	bl	8001248 <HAL_GetTick>
 8005b42:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005b44:	e00a      	b.n	8005b5c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b46:	f7fb fb7f 	bl	8001248 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d901      	bls.n	8005b5c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e135      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005b5c:	4b62      	ldr	r3, [pc, #392]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b60:	f003 0302 	and.w	r3, r3, #2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1ee      	bne.n	8005b46 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 812a 	beq.w	8005dc6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005b72:	4b5d      	ldr	r3, [pc, #372]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b7a:	2b18      	cmp	r3, #24
 8005b7c:	f000 80ba 	beq.w	8005cf4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	f040 8095 	bne.w	8005cb4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b8a:	4b57      	ldr	r3, [pc, #348]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a56      	ldr	r2, [pc, #344]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005b90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b96:	f7fb fb57 	bl	8001248 <HAL_GetTick>
 8005b9a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005b9c:	e008      	b.n	8005bb0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b9e:	f7fb fb53 	bl	8001248 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d901      	bls.n	8005bb0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e10b      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005bb0:	4b4d      	ldr	r3, [pc, #308]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1f0      	bne.n	8005b9e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bbc:	4b4a      	ldr	r3, [pc, #296]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005bbe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8005cec <HAL_RCC_OscConfig+0x6c8>)
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005bcc:	0112      	lsls	r2, r2, #4
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	4945      	ldr	r1, [pc, #276]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	628b      	str	r3, [r1, #40]	@ 0x28
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005be4:	3b01      	subs	r3, #1
 8005be6:	025b      	lsls	r3, r3, #9
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	431a      	orrs	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	041b      	lsls	r3, r3, #16
 8005bf4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	061b      	lsls	r3, r3, #24
 8005c02:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c06:	4938      	ldr	r1, [pc, #224]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005c0c:	4b36      	ldr	r3, [pc, #216]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c10:	4a35      	ldr	r2, [pc, #212]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c12:	f023 0301 	bic.w	r3, r3, #1
 8005c16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005c18:	4b33      	ldr	r3, [pc, #204]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c1c:	4b34      	ldr	r3, [pc, #208]	@ (8005cf0 <HAL_RCC_OscConfig+0x6cc>)
 8005c1e:	4013      	ands	r3, r2
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005c24:	00d2      	lsls	r2, r2, #3
 8005c26:	4930      	ldr	r1, [pc, #192]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005c2c:	4b2e      	ldr	r3, [pc, #184]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c30:	f023 020c 	bic.w	r2, r3, #12
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c38:	492b      	ldr	r1, [pc, #172]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c42:	f023 0202 	bic.w	r2, r3, #2
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c4a:	4927      	ldr	r1, [pc, #156]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005c50:	4b25      	ldr	r3, [pc, #148]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c54:	4a24      	ldr	r2, [pc, #144]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c5c:	4b22      	ldr	r3, [pc, #136]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c60:	4a21      	ldr	r2, [pc, #132]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005c68:	4b1f      	ldr	r3, [pc, #124]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005c74:	4b1c      	ldr	r3, [pc, #112]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c78:	4a1b      	ldr	r2, [pc, #108]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c7a:	f043 0301 	orr.w	r3, r3, #1
 8005c7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c80:	4b19      	ldr	r3, [pc, #100]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a18      	ldr	r2, [pc, #96]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005c86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c8c:	f7fb fadc 	bl	8001248 <HAL_GetTick>
 8005c90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c92:	e008      	b.n	8005ca6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c94:	f7fb fad8 	bl	8001248 <HAL_GetTick>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9c:	1ad3      	subs	r3, r2, r3
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d901      	bls.n	8005ca6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e090      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ca6:	4b10      	ldr	r3, [pc, #64]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d0f0      	beq.n	8005c94 <HAL_RCC_OscConfig+0x670>
 8005cb2:	e088      	b.n	8005dc6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a0b      	ldr	r2, [pc, #44]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005cba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cc0:	f7fb fac2 	bl	8001248 <HAL_GetTick>
 8005cc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc8:	f7fb fabe 	bl	8001248 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e076      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005cda:	4b03      	ldr	r3, [pc, #12]	@ (8005ce8 <HAL_RCC_OscConfig+0x6c4>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1f0      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x6a4>
 8005ce6:	e06e      	b.n	8005dc6 <HAL_RCC_OscConfig+0x7a2>
 8005ce8:	58024400 	.word	0x58024400
 8005cec:	fffffc0c 	.word	0xfffffc0c
 8005cf0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005cf4:	4b36      	ldr	r3, [pc, #216]	@ (8005dd0 <HAL_RCC_OscConfig+0x7ac>)
 8005cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005cfa:	4b35      	ldr	r3, [pc, #212]	@ (8005dd0 <HAL_RCC_OscConfig+0x7ac>)
 8005cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cfe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d031      	beq.n	8005d6c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	f003 0203 	and.w	r2, r3, #3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d12a      	bne.n	8005d6c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	091b      	lsrs	r3, r3, #4
 8005d1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d122      	bne.n	8005d6c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d30:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d11a      	bne.n	8005d6c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	0a5b      	lsrs	r3, r3, #9
 8005d3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d42:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d111      	bne.n	8005d6c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	0c1b      	lsrs	r3, r3, #16
 8005d4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d54:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d108      	bne.n	8005d6c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	0e1b      	lsrs	r3, r3, #24
 8005d5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d66:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d001      	beq.n	8005d70 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e02b      	b.n	8005dc8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005d70:	4b17      	ldr	r3, [pc, #92]	@ (8005dd0 <HAL_RCC_OscConfig+0x7ac>)
 8005d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d74:	08db      	lsrs	r3, r3, #3
 8005d76:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d7a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d01f      	beq.n	8005dc6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005d86:	4b12      	ldr	r3, [pc, #72]	@ (8005dd0 <HAL_RCC_OscConfig+0x7ac>)
 8005d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8a:	4a11      	ldr	r2, [pc, #68]	@ (8005dd0 <HAL_RCC_OscConfig+0x7ac>)
 8005d8c:	f023 0301 	bic.w	r3, r3, #1
 8005d90:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005d92:	f7fb fa59 	bl	8001248 <HAL_GetTick>
 8005d96:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005d98:	bf00      	nop
 8005d9a:	f7fb fa55 	bl	8001248 <HAL_GetTick>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d0f9      	beq.n	8005d9a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005da6:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd0 <HAL_RCC_OscConfig+0x7ac>)
 8005da8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005daa:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd4 <HAL_RCC_OscConfig+0x7b0>)
 8005dac:	4013      	ands	r3, r2
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005db2:	00d2      	lsls	r2, r2, #3
 8005db4:	4906      	ldr	r1, [pc, #24]	@ (8005dd0 <HAL_RCC_OscConfig+0x7ac>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005dba:	4b05      	ldr	r3, [pc, #20]	@ (8005dd0 <HAL_RCC_OscConfig+0x7ac>)
 8005dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbe:	4a04      	ldr	r2, [pc, #16]	@ (8005dd0 <HAL_RCC_OscConfig+0x7ac>)
 8005dc0:	f043 0301 	orr.w	r3, r3, #1
 8005dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3730      	adds	r7, #48	@ 0x30
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	58024400 	.word	0x58024400
 8005dd4:	ffff0007 	.word	0xffff0007

08005dd8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d101      	bne.n	8005dec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e19c      	b.n	8006126 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005dec:	4b8a      	ldr	r3, [pc, #552]	@ (8006018 <HAL_RCC_ClockConfig+0x240>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 030f 	and.w	r3, r3, #15
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d910      	bls.n	8005e1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dfa:	4b87      	ldr	r3, [pc, #540]	@ (8006018 <HAL_RCC_ClockConfig+0x240>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f023 020f 	bic.w	r2, r3, #15
 8005e02:	4985      	ldr	r1, [pc, #532]	@ (8006018 <HAL_RCC_ClockConfig+0x240>)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e0a:	4b83      	ldr	r3, [pc, #524]	@ (8006018 <HAL_RCC_ClockConfig+0x240>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 030f 	and.w	r3, r3, #15
 8005e12:	683a      	ldr	r2, [r7, #0]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d001      	beq.n	8005e1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e184      	b.n	8006126 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0304 	and.w	r3, r3, #4
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d010      	beq.n	8005e4a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	691a      	ldr	r2, [r3, #16]
 8005e2c:	4b7b      	ldr	r3, [pc, #492]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005e2e:	699b      	ldr	r3, [r3, #24]
 8005e30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d908      	bls.n	8005e4a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005e38:	4b78      	ldr	r3, [pc, #480]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005e3a:	699b      	ldr	r3, [r3, #24]
 8005e3c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	691b      	ldr	r3, [r3, #16]
 8005e44:	4975      	ldr	r1, [pc, #468]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0308 	and.w	r3, r3, #8
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d010      	beq.n	8005e78 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	695a      	ldr	r2, [r3, #20]
 8005e5a:	4b70      	ldr	r3, [pc, #448]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d908      	bls.n	8005e78 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005e66:	4b6d      	ldr	r3, [pc, #436]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005e68:	69db      	ldr	r3, [r3, #28]
 8005e6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	496a      	ldr	r1, [pc, #424]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0310 	and.w	r3, r3, #16
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d010      	beq.n	8005ea6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	699a      	ldr	r2, [r3, #24]
 8005e88:	4b64      	ldr	r3, [pc, #400]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d908      	bls.n	8005ea6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005e94:	4b61      	ldr	r3, [pc, #388]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005e96:	69db      	ldr	r3, [r3, #28]
 8005e98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	699b      	ldr	r3, [r3, #24]
 8005ea0:	495e      	ldr	r1, [pc, #376]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0320 	and.w	r3, r3, #32
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d010      	beq.n	8005ed4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	69da      	ldr	r2, [r3, #28]
 8005eb6:	4b59      	ldr	r3, [pc, #356]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005eb8:	6a1b      	ldr	r3, [r3, #32]
 8005eba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d908      	bls.n	8005ed4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005ec2:	4b56      	ldr	r3, [pc, #344]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
 8005ec6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	69db      	ldr	r3, [r3, #28]
 8005ece:	4953      	ldr	r1, [pc, #332]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0302 	and.w	r3, r3, #2
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d010      	beq.n	8005f02 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68da      	ldr	r2, [r3, #12]
 8005ee4:	4b4d      	ldr	r3, [pc, #308]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	f003 030f 	and.w	r3, r3, #15
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d908      	bls.n	8005f02 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ef0:	4b4a      	ldr	r3, [pc, #296]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	f023 020f 	bic.w	r2, r3, #15
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	68db      	ldr	r3, [r3, #12]
 8005efc:	4947      	ldr	r1, [pc, #284]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005efe:	4313      	orrs	r3, r2
 8005f00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f003 0301 	and.w	r3, r3, #1
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d055      	beq.n	8005fba <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005f0e:	4b43      	ldr	r3, [pc, #268]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	4940      	ldr	r1, [pc, #256]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	2b02      	cmp	r3, #2
 8005f26:	d107      	bne.n	8005f38 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f28:	4b3c      	ldr	r3, [pc, #240]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d121      	bne.n	8005f78 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e0f6      	b.n	8006126 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	2b03      	cmp	r3, #3
 8005f3e:	d107      	bne.n	8005f50 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f40:	4b36      	ldr	r3, [pc, #216]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d115      	bne.n	8005f78 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e0ea      	b.n	8006126 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d107      	bne.n	8005f68 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005f58:	4b30      	ldr	r3, [pc, #192]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d109      	bne.n	8005f78 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e0de      	b.n	8006126 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f68:	4b2c      	ldr	r3, [pc, #176]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0304 	and.w	r3, r3, #4
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d101      	bne.n	8005f78 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e0d6      	b.n	8006126 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f78:	4b28      	ldr	r3, [pc, #160]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005f7a:	691b      	ldr	r3, [r3, #16]
 8005f7c:	f023 0207 	bic.w	r2, r3, #7
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	4925      	ldr	r1, [pc, #148]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f8a:	f7fb f95d 	bl	8001248 <HAL_GetTick>
 8005f8e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f90:	e00a      	b.n	8005fa8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f92:	f7fb f959 	bl	8001248 <HAL_GetTick>
 8005f96:	4602      	mov	r2, r0
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d901      	bls.n	8005fa8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e0be      	b.n	8006126 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005faa:	691b      	ldr	r3, [r3, #16]
 8005fac:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	00db      	lsls	r3, r3, #3
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d1eb      	bne.n	8005f92 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d010      	beq.n	8005fe8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68da      	ldr	r2, [r3, #12]
 8005fca:	4b14      	ldr	r3, [pc, #80]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d208      	bcs.n	8005fe8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fd6:	4b11      	ldr	r3, [pc, #68]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	f023 020f 	bic.w	r2, r3, #15
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	490e      	ldr	r1, [pc, #56]	@ (800601c <HAL_RCC_ClockConfig+0x244>)
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8006018 <HAL_RCC_ClockConfig+0x240>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 030f 	and.w	r3, r3, #15
 8005ff0:	683a      	ldr	r2, [r7, #0]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d214      	bcs.n	8006020 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ff6:	4b08      	ldr	r3, [pc, #32]	@ (8006018 <HAL_RCC_ClockConfig+0x240>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f023 020f 	bic.w	r2, r3, #15
 8005ffe:	4906      	ldr	r1, [pc, #24]	@ (8006018 <HAL_RCC_ClockConfig+0x240>)
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	4313      	orrs	r3, r2
 8006004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006006:	4b04      	ldr	r3, [pc, #16]	@ (8006018 <HAL_RCC_ClockConfig+0x240>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 030f 	and.w	r3, r3, #15
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	429a      	cmp	r2, r3
 8006012:	d005      	beq.n	8006020 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	e086      	b.n	8006126 <HAL_RCC_ClockConfig+0x34e>
 8006018:	52002000 	.word	0x52002000
 800601c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 0304 	and.w	r3, r3, #4
 8006028:	2b00      	cmp	r3, #0
 800602a:	d010      	beq.n	800604e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	691a      	ldr	r2, [r3, #16]
 8006030:	4b3f      	ldr	r3, [pc, #252]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006038:	429a      	cmp	r2, r3
 800603a:	d208      	bcs.n	800604e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800603c:	4b3c      	ldr	r3, [pc, #240]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	4939      	ldr	r1, [pc, #228]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 800604a:	4313      	orrs	r3, r2
 800604c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0308 	and.w	r3, r3, #8
 8006056:	2b00      	cmp	r3, #0
 8006058:	d010      	beq.n	800607c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	695a      	ldr	r2, [r3, #20]
 800605e:	4b34      	ldr	r3, [pc, #208]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006066:	429a      	cmp	r2, r3
 8006068:	d208      	bcs.n	800607c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800606a:	4b31      	ldr	r3, [pc, #196]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 800606c:	69db      	ldr	r3, [r3, #28]
 800606e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	695b      	ldr	r3, [r3, #20]
 8006076:	492e      	ldr	r1, [pc, #184]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 8006078:	4313      	orrs	r3, r2
 800607a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0310 	and.w	r3, r3, #16
 8006084:	2b00      	cmp	r3, #0
 8006086:	d010      	beq.n	80060aa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	699a      	ldr	r2, [r3, #24]
 800608c:	4b28      	ldr	r3, [pc, #160]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006094:	429a      	cmp	r2, r3
 8006096:	d208      	bcs.n	80060aa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006098:	4b25      	ldr	r3, [pc, #148]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 800609a:	69db      	ldr	r3, [r3, #28]
 800609c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	699b      	ldr	r3, [r3, #24]
 80060a4:	4922      	ldr	r1, [pc, #136]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0320 	and.w	r3, r3, #32
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d010      	beq.n	80060d8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	69da      	ldr	r2, [r3, #28]
 80060ba:	4b1d      	ldr	r3, [pc, #116]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 80060bc:	6a1b      	ldr	r3, [r3, #32]
 80060be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d208      	bcs.n	80060d8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80060c6:	4b1a      	ldr	r3, [pc, #104]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	69db      	ldr	r3, [r3, #28]
 80060d2:	4917      	ldr	r1, [pc, #92]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 80060d4:	4313      	orrs	r3, r2
 80060d6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060d8:	f000 f844 	bl	8006164 <HAL_RCC_GetSysClockFreq>
 80060dc:	4602      	mov	r2, r0
 80060de:	4b14      	ldr	r3, [pc, #80]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	0a1b      	lsrs	r3, r3, #8
 80060e4:	f003 030f 	and.w	r3, r3, #15
 80060e8:	4912      	ldr	r1, [pc, #72]	@ (8006134 <HAL_RCC_ClockConfig+0x35c>)
 80060ea:	5ccb      	ldrb	r3, [r1, r3]
 80060ec:	f003 031f 	and.w	r3, r3, #31
 80060f0:	fa22 f303 	lsr.w	r3, r2, r3
 80060f4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060f6:	4b0e      	ldr	r3, [pc, #56]	@ (8006130 <HAL_RCC_ClockConfig+0x358>)
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	f003 030f 	and.w	r3, r3, #15
 80060fe:	4a0d      	ldr	r2, [pc, #52]	@ (8006134 <HAL_RCC_ClockConfig+0x35c>)
 8006100:	5cd3      	ldrb	r3, [r2, r3]
 8006102:	f003 031f 	and.w	r3, r3, #31
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	fa22 f303 	lsr.w	r3, r2, r3
 800610c:	4a0a      	ldr	r2, [pc, #40]	@ (8006138 <HAL_RCC_ClockConfig+0x360>)
 800610e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006110:	4a0a      	ldr	r2, [pc, #40]	@ (800613c <HAL_RCC_ClockConfig+0x364>)
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006116:	4b0a      	ldr	r3, [pc, #40]	@ (8006140 <HAL_RCC_ClockConfig+0x368>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4618      	mov	r0, r3
 800611c:	f7fb f84a 	bl	80011b4 <HAL_InitTick>
 8006120:	4603      	mov	r3, r0
 8006122:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006124:	7bfb      	ldrb	r3, [r7, #15]
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	58024400 	.word	0x58024400
 8006134:	0800dd14 	.word	0x0800dd14
 8006138:	24000004 	.word	0x24000004
 800613c:	24000000 	.word	0x24000000
 8006140:	24000024 	.word	0x24000024

08006144 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8006144:	b480      	push	{r7}
 8006146:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8006148:	4b05      	ldr	r3, [pc, #20]	@ (8006160 <HAL_RCC_EnableCSS+0x1c>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a04      	ldr	r2, [pc, #16]	@ (8006160 <HAL_RCC_EnableCSS+0x1c>)
 800614e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006152:	6013      	str	r3, [r2, #0]
}
 8006154:	bf00      	nop
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	58024400 	.word	0x58024400

08006164 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006164:	b480      	push	{r7}
 8006166:	b089      	sub	sp, #36	@ 0x24
 8006168:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800616a:	4bb3      	ldr	r3, [pc, #716]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006172:	2b18      	cmp	r3, #24
 8006174:	f200 8155 	bhi.w	8006422 <HAL_RCC_GetSysClockFreq+0x2be>
 8006178:	a201      	add	r2, pc, #4	@ (adr r2, 8006180 <HAL_RCC_GetSysClockFreq+0x1c>)
 800617a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617e:	bf00      	nop
 8006180:	080061e5 	.word	0x080061e5
 8006184:	08006423 	.word	0x08006423
 8006188:	08006423 	.word	0x08006423
 800618c:	08006423 	.word	0x08006423
 8006190:	08006423 	.word	0x08006423
 8006194:	08006423 	.word	0x08006423
 8006198:	08006423 	.word	0x08006423
 800619c:	08006423 	.word	0x08006423
 80061a0:	0800620b 	.word	0x0800620b
 80061a4:	08006423 	.word	0x08006423
 80061a8:	08006423 	.word	0x08006423
 80061ac:	08006423 	.word	0x08006423
 80061b0:	08006423 	.word	0x08006423
 80061b4:	08006423 	.word	0x08006423
 80061b8:	08006423 	.word	0x08006423
 80061bc:	08006423 	.word	0x08006423
 80061c0:	08006211 	.word	0x08006211
 80061c4:	08006423 	.word	0x08006423
 80061c8:	08006423 	.word	0x08006423
 80061cc:	08006423 	.word	0x08006423
 80061d0:	08006423 	.word	0x08006423
 80061d4:	08006423 	.word	0x08006423
 80061d8:	08006423 	.word	0x08006423
 80061dc:	08006423 	.word	0x08006423
 80061e0:	08006217 	.word	0x08006217
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061e4:	4b94      	ldr	r3, [pc, #592]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0320 	and.w	r3, r3, #32
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d009      	beq.n	8006204 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061f0:	4b91      	ldr	r3, [pc, #580]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	08db      	lsrs	r3, r3, #3
 80061f6:	f003 0303 	and.w	r3, r3, #3
 80061fa:	4a90      	ldr	r2, [pc, #576]	@ (800643c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80061fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006200:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006202:	e111      	b.n	8006428 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006204:	4b8d      	ldr	r3, [pc, #564]	@ (800643c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006206:	61bb      	str	r3, [r7, #24]
      break;
 8006208:	e10e      	b.n	8006428 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800620a:	4b8d      	ldr	r3, [pc, #564]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800620c:	61bb      	str	r3, [r7, #24]
      break;
 800620e:	e10b      	b.n	8006428 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006210:	4b8c      	ldr	r3, [pc, #560]	@ (8006444 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006212:	61bb      	str	r3, [r7, #24]
      break;
 8006214:	e108      	b.n	8006428 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006216:	4b88      	ldr	r3, [pc, #544]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800621a:	f003 0303 	and.w	r3, r3, #3
 800621e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006220:	4b85      	ldr	r3, [pc, #532]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006224:	091b      	lsrs	r3, r3, #4
 8006226:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800622a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800622c:	4b82      	ldr	r3, [pc, #520]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800622e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006230:	f003 0301 	and.w	r3, r3, #1
 8006234:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006236:	4b80      	ldr	r3, [pc, #512]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800623a:	08db      	lsrs	r3, r3, #3
 800623c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	fb02 f303 	mul.w	r3, r2, r3
 8006246:	ee07 3a90 	vmov	s15, r3
 800624a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800624e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 80e1 	beq.w	800641c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	2b02      	cmp	r3, #2
 800625e:	f000 8083 	beq.w	8006368 <HAL_RCC_GetSysClockFreq+0x204>
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2b02      	cmp	r3, #2
 8006266:	f200 80a1 	bhi.w	80063ac <HAL_RCC_GetSysClockFreq+0x248>
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d003      	beq.n	8006278 <HAL_RCC_GetSysClockFreq+0x114>
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	2b01      	cmp	r3, #1
 8006274:	d056      	beq.n	8006324 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006276:	e099      	b.n	80063ac <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006278:	4b6f      	ldr	r3, [pc, #444]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0320 	and.w	r3, r3, #32
 8006280:	2b00      	cmp	r3, #0
 8006282:	d02d      	beq.n	80062e0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006284:	4b6c      	ldr	r3, [pc, #432]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	08db      	lsrs	r3, r3, #3
 800628a:	f003 0303 	and.w	r3, r3, #3
 800628e:	4a6b      	ldr	r2, [pc, #428]	@ (800643c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006290:	fa22 f303 	lsr.w	r3, r2, r3
 8006294:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	ee07 3a90 	vmov	s15, r3
 800629c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	ee07 3a90 	vmov	s15, r3
 80062a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ae:	4b62      	ldr	r3, [pc, #392]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062b6:	ee07 3a90 	vmov	s15, r3
 80062ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062be:	ed97 6a02 	vldr	s12, [r7, #8]
 80062c2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006448 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062da:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80062de:	e087      	b.n	80063f0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	ee07 3a90 	vmov	s15, r3
 80062e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800644c <HAL_RCC_GetSysClockFreq+0x2e8>
 80062ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062f2:	4b51      	ldr	r3, [pc, #324]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062fa:	ee07 3a90 	vmov	s15, r3
 80062fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006302:	ed97 6a02 	vldr	s12, [r7, #8]
 8006306:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006448 <HAL_RCC_GetSysClockFreq+0x2e4>
 800630a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800630e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800631a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800631e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006322:	e065      	b.n	80063f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	ee07 3a90 	vmov	s15, r3
 800632a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800632e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006450 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006336:	4b40      	ldr	r3, [pc, #256]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800633a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800633e:	ee07 3a90 	vmov	s15, r3
 8006342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006346:	ed97 6a02 	vldr	s12, [r7, #8]
 800634a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006448 <HAL_RCC_GetSysClockFreq+0x2e4>
 800634e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800635a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800635e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006362:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006366:	e043      	b.n	80063f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	ee07 3a90 	vmov	s15, r3
 800636e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006372:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006454 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800637a:	4b2f      	ldr	r3, [pc, #188]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800637c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800637e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006382:	ee07 3a90 	vmov	s15, r3
 8006386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800638a:	ed97 6a02 	vldr	s12, [r7, #8]
 800638e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006448 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800639a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800639e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80063aa:	e021      	b.n	80063f0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	ee07 3a90 	vmov	s15, r3
 80063b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063b6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006450 <HAL_RCC_GetSysClockFreq+0x2ec>
 80063ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063be:	4b1e      	ldr	r3, [pc, #120]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063c6:	ee07 3a90 	vmov	s15, r3
 80063ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80063d2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006448 <HAL_RCC_GetSysClockFreq+0x2e4>
 80063d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80063ee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80063f0:	4b11      	ldr	r3, [pc, #68]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063f4:	0a5b      	lsrs	r3, r3, #9
 80063f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063fa:	3301      	adds	r3, #1
 80063fc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	ee07 3a90 	vmov	s15, r3
 8006404:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006408:	edd7 6a07 	vldr	s13, [r7, #28]
 800640c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006410:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006414:	ee17 3a90 	vmov	r3, s15
 8006418:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800641a:	e005      	b.n	8006428 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	61bb      	str	r3, [r7, #24]
      break;
 8006420:	e002      	b.n	8006428 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006422:	4b07      	ldr	r3, [pc, #28]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006424:	61bb      	str	r3, [r7, #24]
      break;
 8006426:	bf00      	nop
  }

  return sysclockfreq;
 8006428:	69bb      	ldr	r3, [r7, #24]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3724      	adds	r7, #36	@ 0x24
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	58024400 	.word	0x58024400
 800643c:	03d09000 	.word	0x03d09000
 8006440:	003d0900 	.word	0x003d0900
 8006444:	007a1200 	.word	0x007a1200
 8006448:	46000000 	.word	0x46000000
 800644c:	4c742400 	.word	0x4c742400
 8006450:	4a742400 	.word	0x4a742400
 8006454:	4af42400 	.word	0x4af42400

08006458 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b082      	sub	sp, #8
 800645c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800645e:	f7ff fe81 	bl	8006164 <HAL_RCC_GetSysClockFreq>
 8006462:	4602      	mov	r2, r0
 8006464:	4b10      	ldr	r3, [pc, #64]	@ (80064a8 <HAL_RCC_GetHCLKFreq+0x50>)
 8006466:	699b      	ldr	r3, [r3, #24]
 8006468:	0a1b      	lsrs	r3, r3, #8
 800646a:	f003 030f 	and.w	r3, r3, #15
 800646e:	490f      	ldr	r1, [pc, #60]	@ (80064ac <HAL_RCC_GetHCLKFreq+0x54>)
 8006470:	5ccb      	ldrb	r3, [r1, r3]
 8006472:	f003 031f 	and.w	r3, r3, #31
 8006476:	fa22 f303 	lsr.w	r3, r2, r3
 800647a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800647c:	4b0a      	ldr	r3, [pc, #40]	@ (80064a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	f003 030f 	and.w	r3, r3, #15
 8006484:	4a09      	ldr	r2, [pc, #36]	@ (80064ac <HAL_RCC_GetHCLKFreq+0x54>)
 8006486:	5cd3      	ldrb	r3, [r2, r3]
 8006488:	f003 031f 	and.w	r3, r3, #31
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	fa22 f303 	lsr.w	r3, r2, r3
 8006492:	4a07      	ldr	r2, [pc, #28]	@ (80064b0 <HAL_RCC_GetHCLKFreq+0x58>)
 8006494:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006496:	4a07      	ldr	r2, [pc, #28]	@ (80064b4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800649c:	4b04      	ldr	r3, [pc, #16]	@ (80064b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800649e:	681b      	ldr	r3, [r3, #0]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3708      	adds	r7, #8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	58024400 	.word	0x58024400
 80064ac:	0800dd14 	.word	0x0800dd14
 80064b0:	24000004 	.word	0x24000004
 80064b4:	24000000 	.word	0x24000000

080064b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80064bc:	f7ff ffcc 	bl	8006458 <HAL_RCC_GetHCLKFreq>
 80064c0:	4602      	mov	r2, r0
 80064c2:	4b06      	ldr	r3, [pc, #24]	@ (80064dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	091b      	lsrs	r3, r3, #4
 80064c8:	f003 0307 	and.w	r3, r3, #7
 80064cc:	4904      	ldr	r1, [pc, #16]	@ (80064e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80064ce:	5ccb      	ldrb	r3, [r1, r3]
 80064d0:	f003 031f 	and.w	r3, r3, #31
 80064d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80064d8:	4618      	mov	r0, r3
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	58024400 	.word	0x58024400
 80064e0:	0800dd14 	.word	0x0800dd14

080064e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80064e8:	f7ff ffb6 	bl	8006458 <HAL_RCC_GetHCLKFreq>
 80064ec:	4602      	mov	r2, r0
 80064ee:	4b06      	ldr	r3, [pc, #24]	@ (8006508 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064f0:	69db      	ldr	r3, [r3, #28]
 80064f2:	0a1b      	lsrs	r3, r3, #8
 80064f4:	f003 0307 	and.w	r3, r3, #7
 80064f8:	4904      	ldr	r1, [pc, #16]	@ (800650c <HAL_RCC_GetPCLK2Freq+0x28>)
 80064fa:	5ccb      	ldrb	r3, [r1, r3]
 80064fc:	f003 031f 	and.w	r3, r3, #31
 8006500:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006504:	4618      	mov	r0, r3
 8006506:	bd80      	pop	{r7, pc}
 8006508:	58024400 	.word	0x58024400
 800650c:	0800dd14 	.word	0x0800dd14

08006510 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8006514:	4b07      	ldr	r3, [pc, #28]	@ (8006534 <HAL_RCC_NMI_IRQHandler+0x24>)
 8006516:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006518:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800651c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006520:	d105      	bne.n	800652e <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8006522:	f000 f809 	bl	8006538 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8006526:	4b03      	ldr	r3, [pc, #12]	@ (8006534 <HAL_RCC_NMI_IRQHandler+0x24>)
 8006528:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800652c:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 800652e:	bf00      	nop
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	58024400 	.word	0x58024400

08006538 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800653c:	bf00      	nop
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr
	...

08006548 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800654c:	b0c6      	sub	sp, #280	@ 0x118
 800654e:	af00      	add	r7, sp, #0
 8006550:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006554:	2300      	movs	r3, #0
 8006556:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800655a:	2300      	movs	r3, #0
 800655c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006560:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006568:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800656c:	2500      	movs	r5, #0
 800656e:	ea54 0305 	orrs.w	r3, r4, r5
 8006572:	d049      	beq.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006574:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006578:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800657a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800657e:	d02f      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006580:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006584:	d828      	bhi.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006586:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800658a:	d01a      	beq.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800658c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006590:	d822      	bhi.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006596:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800659a:	d007      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800659c:	e01c      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800659e:	4bab      	ldr	r3, [pc, #684]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a2:	4aaa      	ldr	r2, [pc, #680]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80065aa:	e01a      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80065ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065b0:	3308      	adds	r3, #8
 80065b2:	2102      	movs	r1, #2
 80065b4:	4618      	mov	r0, r3
 80065b6:	f001 fc25 	bl	8007e04 <RCCEx_PLL2_Config>
 80065ba:	4603      	mov	r3, r0
 80065bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80065c0:	e00f      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065c6:	3328      	adds	r3, #40	@ 0x28
 80065c8:	2102      	movs	r1, #2
 80065ca:	4618      	mov	r0, r3
 80065cc:	f001 fccc 	bl	8007f68 <RCCEx_PLL3_Config>
 80065d0:	4603      	mov	r3, r0
 80065d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80065d6:	e004      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80065de:	e000      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80065e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d10a      	bne.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80065ea:	4b98      	ldr	r3, [pc, #608]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80065f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065f8:	4a94      	ldr	r2, [pc, #592]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065fa:	430b      	orrs	r3, r1
 80065fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80065fe:	e003      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006600:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006604:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006608:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800660c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006610:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006614:	f04f 0900 	mov.w	r9, #0
 8006618:	ea58 0309 	orrs.w	r3, r8, r9
 800661c:	d047      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800661e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006624:	2b04      	cmp	r3, #4
 8006626:	d82a      	bhi.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006628:	a201      	add	r2, pc, #4	@ (adr r2, 8006630 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800662a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800662e:	bf00      	nop
 8006630:	08006645 	.word	0x08006645
 8006634:	08006653 	.word	0x08006653
 8006638:	08006669 	.word	0x08006669
 800663c:	08006687 	.word	0x08006687
 8006640:	08006687 	.word	0x08006687
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006644:	4b81      	ldr	r3, [pc, #516]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006648:	4a80      	ldr	r2, [pc, #512]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800664a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800664e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006650:	e01a      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006652:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006656:	3308      	adds	r3, #8
 8006658:	2100      	movs	r1, #0
 800665a:	4618      	mov	r0, r3
 800665c:	f001 fbd2 	bl	8007e04 <RCCEx_PLL2_Config>
 8006660:	4603      	mov	r3, r0
 8006662:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006666:	e00f      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800666c:	3328      	adds	r3, #40	@ 0x28
 800666e:	2100      	movs	r1, #0
 8006670:	4618      	mov	r0, r3
 8006672:	f001 fc79 	bl	8007f68 <RCCEx_PLL3_Config>
 8006676:	4603      	mov	r3, r0
 8006678:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800667c:	e004      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006684:	e000      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006686:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006688:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10a      	bne.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006690:	4b6e      	ldr	r3, [pc, #440]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006692:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006694:	f023 0107 	bic.w	r1, r3, #7
 8006698:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800669c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800669e:	4a6b      	ldr	r2, [pc, #428]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80066a0:	430b      	orrs	r3, r1
 80066a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80066a4:	e003      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80066ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b6:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80066ba:	f04f 0b00 	mov.w	fp, #0
 80066be:	ea5a 030b 	orrs.w	r3, sl, fp
 80066c2:	d05b      	beq.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80066c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80066cc:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80066d0:	d03b      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x202>
 80066d2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80066d6:	d834      	bhi.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80066d8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80066dc:	d037      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x206>
 80066de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80066e2:	d82e      	bhi.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80066e4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80066e8:	d033      	beq.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80066ea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80066ee:	d828      	bhi.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80066f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80066f4:	d01a      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80066f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80066fa:	d822      	bhi.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d003      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006700:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006704:	d007      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006706:	e01c      	b.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006708:	4b50      	ldr	r3, [pc, #320]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800670a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800670c:	4a4f      	ldr	r2, [pc, #316]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800670e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006712:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006714:	e01e      	b.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006716:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800671a:	3308      	adds	r3, #8
 800671c:	2100      	movs	r1, #0
 800671e:	4618      	mov	r0, r3
 8006720:	f001 fb70 	bl	8007e04 <RCCEx_PLL2_Config>
 8006724:	4603      	mov	r3, r0
 8006726:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800672a:	e013      	b.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800672c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006730:	3328      	adds	r3, #40	@ 0x28
 8006732:	2100      	movs	r1, #0
 8006734:	4618      	mov	r0, r3
 8006736:	f001 fc17 	bl	8007f68 <RCCEx_PLL3_Config>
 800673a:	4603      	mov	r3, r0
 800673c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006740:	e008      	b.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006748:	e004      	b.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800674a:	bf00      	nop
 800674c:	e002      	b.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800674e:	bf00      	nop
 8006750:	e000      	b.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006752:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006754:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006758:	2b00      	cmp	r3, #0
 800675a:	d10b      	bne.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800675c:	4b3b      	ldr	r3, [pc, #236]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800675e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006760:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006764:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006768:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800676c:	4a37      	ldr	r2, [pc, #220]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800676e:	430b      	orrs	r3, r1
 8006770:	6593      	str	r3, [r2, #88]	@ 0x58
 8006772:	e003      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006774:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006778:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800677c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006784:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006788:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800678c:	2300      	movs	r3, #0
 800678e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006792:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006796:	460b      	mov	r3, r1
 8006798:	4313      	orrs	r3, r2
 800679a:	d05d      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800679c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067a0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80067a4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80067a8:	d03b      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80067aa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80067ae:	d834      	bhi.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80067b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80067b4:	d037      	beq.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80067b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80067ba:	d82e      	bhi.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80067bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80067c0:	d033      	beq.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80067c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80067c6:	d828      	bhi.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80067c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80067cc:	d01a      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80067ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80067d2:	d822      	bhi.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d003      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80067d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067dc:	d007      	beq.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80067de:	e01c      	b.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067e0:	4b1a      	ldr	r3, [pc, #104]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80067e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e4:	4a19      	ldr	r2, [pc, #100]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80067e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067ec:	e01e      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80067ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067f2:	3308      	adds	r3, #8
 80067f4:	2100      	movs	r1, #0
 80067f6:	4618      	mov	r0, r3
 80067f8:	f001 fb04 	bl	8007e04 <RCCEx_PLL2_Config>
 80067fc:	4603      	mov	r3, r0
 80067fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006802:	e013      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006804:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006808:	3328      	adds	r3, #40	@ 0x28
 800680a:	2100      	movs	r1, #0
 800680c:	4618      	mov	r0, r3
 800680e:	f001 fbab 	bl	8007f68 <RCCEx_PLL3_Config>
 8006812:	4603      	mov	r3, r0
 8006814:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006818:	e008      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006820:	e004      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006822:	bf00      	nop
 8006824:	e002      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006826:	bf00      	nop
 8006828:	e000      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800682a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800682c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006830:	2b00      	cmp	r3, #0
 8006832:	d10d      	bne.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006834:	4b05      	ldr	r3, [pc, #20]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006838:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800683c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006840:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006844:	4a01      	ldr	r2, [pc, #4]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006846:	430b      	orrs	r3, r1
 8006848:	6593      	str	r3, [r2, #88]	@ 0x58
 800684a:	e005      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800684c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006850:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006854:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800685c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006860:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006864:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006868:	2300      	movs	r3, #0
 800686a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800686e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006872:	460b      	mov	r3, r1
 8006874:	4313      	orrs	r3, r2
 8006876:	d03a      	beq.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8006878:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800687c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800687e:	2b30      	cmp	r3, #48	@ 0x30
 8006880:	d01f      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8006882:	2b30      	cmp	r3, #48	@ 0x30
 8006884:	d819      	bhi.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006886:	2b20      	cmp	r3, #32
 8006888:	d00c      	beq.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800688a:	2b20      	cmp	r3, #32
 800688c:	d815      	bhi.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x372>
 800688e:	2b00      	cmp	r3, #0
 8006890:	d019      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006892:	2b10      	cmp	r3, #16
 8006894:	d111      	bne.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006896:	4baa      	ldr	r3, [pc, #680]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689a:	4aa9      	ldr	r2, [pc, #676]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800689c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80068a2:	e011      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80068a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068a8:	3308      	adds	r3, #8
 80068aa:	2102      	movs	r1, #2
 80068ac:	4618      	mov	r0, r3
 80068ae:	f001 faa9 	bl	8007e04 <RCCEx_PLL2_Config>
 80068b2:	4603      	mov	r3, r0
 80068b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80068b8:	e006      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80068c0:	e002      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80068c2:	bf00      	nop
 80068c4:	e000      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80068c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d10a      	bne.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80068d0:	4b9b      	ldr	r3, [pc, #620]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068d4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80068d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068de:	4a98      	ldr	r2, [pc, #608]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068e0:	430b      	orrs	r3, r1
 80068e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80068e4:	e003      	b.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80068ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80068fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80068fe:	2300      	movs	r3, #0
 8006900:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006904:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006908:	460b      	mov	r3, r1
 800690a:	4313      	orrs	r3, r2
 800690c:	d051      	beq.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800690e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006914:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006918:	d035      	beq.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800691a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800691e:	d82e      	bhi.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006920:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006924:	d031      	beq.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x442>
 8006926:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800692a:	d828      	bhi.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800692c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006930:	d01a      	beq.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006932:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006936:	d822      	bhi.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006938:	2b00      	cmp	r3, #0
 800693a:	d003      	beq.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800693c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006940:	d007      	beq.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006942:	e01c      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006944:	4b7e      	ldr	r3, [pc, #504]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006948:	4a7d      	ldr	r2, [pc, #500]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800694a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800694e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006950:	e01c      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006952:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006956:	3308      	adds	r3, #8
 8006958:	2100      	movs	r1, #0
 800695a:	4618      	mov	r0, r3
 800695c:	f001 fa52 	bl	8007e04 <RCCEx_PLL2_Config>
 8006960:	4603      	mov	r3, r0
 8006962:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006966:	e011      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800696c:	3328      	adds	r3, #40	@ 0x28
 800696e:	2100      	movs	r1, #0
 8006970:	4618      	mov	r0, r3
 8006972:	f001 faf9 	bl	8007f68 <RCCEx_PLL3_Config>
 8006976:	4603      	mov	r3, r0
 8006978:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800697c:	e006      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006984:	e002      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006986:	bf00      	nop
 8006988:	e000      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800698a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800698c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006990:	2b00      	cmp	r3, #0
 8006992:	d10a      	bne.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006994:	4b6a      	ldr	r3, [pc, #424]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006998:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800699c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069a2:	4a67      	ldr	r2, [pc, #412]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80069a4:	430b      	orrs	r3, r1
 80069a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80069a8:	e003      	b.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069ae:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80069b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ba:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80069be:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80069c2:	2300      	movs	r3, #0
 80069c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80069c8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80069cc:	460b      	mov	r3, r1
 80069ce:	4313      	orrs	r3, r2
 80069d0:	d053      	beq.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80069d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069dc:	d033      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80069de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069e2:	d82c      	bhi.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80069e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069e8:	d02f      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x502>
 80069ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069ee:	d826      	bhi.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80069f0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069f4:	d02b      	beq.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x506>
 80069f6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069fa:	d820      	bhi.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80069fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a00:	d012      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006a02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a06:	d81a      	bhi.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d022      	beq.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006a0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a10:	d115      	bne.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a16:	3308      	adds	r3, #8
 8006a18:	2101      	movs	r1, #1
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f001 f9f2 	bl	8007e04 <RCCEx_PLL2_Config>
 8006a20:	4603      	mov	r3, r0
 8006a22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006a26:	e015      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a2c:	3328      	adds	r3, #40	@ 0x28
 8006a2e:	2101      	movs	r1, #1
 8006a30:	4618      	mov	r0, r3
 8006a32:	f001 fa99 	bl	8007f68 <RCCEx_PLL3_Config>
 8006a36:	4603      	mov	r3, r0
 8006a38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006a3c:	e00a      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a44:	e006      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006a46:	bf00      	nop
 8006a48:	e004      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006a4a:	bf00      	nop
 8006a4c:	e002      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006a4e:	bf00      	nop
 8006a50:	e000      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006a52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10a      	bne.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006a5c:	4b38      	ldr	r3, [pc, #224]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a60:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006a64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a6a:	4a35      	ldr	r2, [pc, #212]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006a6c:	430b      	orrs	r3, r1
 8006a6e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a70:	e003      	b.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006a7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a82:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006a86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006a90:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006a94:	460b      	mov	r3, r1
 8006a96:	4313      	orrs	r3, r2
 8006a98:	d058      	beq.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006a9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a9e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006aa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006aa6:	d033      	beq.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006aa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006aac:	d82c      	bhi.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ab2:	d02f      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ab8:	d826      	bhi.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006aba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006abe:	d02b      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006ac0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006ac4:	d820      	bhi.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006ac6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006aca:	d012      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006acc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ad0:	d81a      	bhi.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d022      	beq.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006ad6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ada:	d115      	bne.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ae0:	3308      	adds	r3, #8
 8006ae2:	2101      	movs	r1, #1
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f001 f98d 	bl	8007e04 <RCCEx_PLL2_Config>
 8006aea:	4603      	mov	r3, r0
 8006aec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006af0:	e015      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006af2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af6:	3328      	adds	r3, #40	@ 0x28
 8006af8:	2101      	movs	r1, #1
 8006afa:	4618      	mov	r0, r3
 8006afc:	f001 fa34 	bl	8007f68 <RCCEx_PLL3_Config>
 8006b00:	4603      	mov	r3, r0
 8006b02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006b06:	e00a      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b0e:	e006      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006b10:	bf00      	nop
 8006b12:	e004      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006b14:	bf00      	nop
 8006b16:	e002      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006b18:	bf00      	nop
 8006b1a:	e000      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006b1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d10e      	bne.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006b26:	4b06      	ldr	r3, [pc, #24]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b2a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006b2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b32:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006b36:	4a02      	ldr	r2, [pc, #8]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006b38:	430b      	orrs	r3, r1
 8006b3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b3c:	e006      	b.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006b3e:	bf00      	nop
 8006b40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006b4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b54:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006b58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006b62:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006b66:	460b      	mov	r3, r1
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	d037      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006b6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b76:	d00e      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006b78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b7c:	d816      	bhi.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d018      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006b82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b86:	d111      	bne.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b88:	4bc4      	ldr	r3, [pc, #784]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b8c:	4ac3      	ldr	r2, [pc, #780]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006b94:	e00f      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b9a:	3308      	adds	r3, #8
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f001 f930 	bl	8007e04 <RCCEx_PLL2_Config>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006baa:	e004      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006bb2:	e000      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006bb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006bb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d10a      	bne.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006bbe:	4bb7      	ldr	r3, [pc, #732]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006bc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006bc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bcc:	4ab3      	ldr	r2, [pc, #716]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006bce:	430b      	orrs	r3, r1
 8006bd0:	6513      	str	r3, [r2, #80]	@ 0x50
 8006bd2:	e003      	b.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006bd8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006be8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bec:	2300      	movs	r3, #0
 8006bee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006bf2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006bf6:	460b      	mov	r3, r1
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	d039      	beq.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006bfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c02:	2b03      	cmp	r3, #3
 8006c04:	d81c      	bhi.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006c06:	a201      	add	r2, pc, #4	@ (adr r2, 8006c0c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c0c:	08006c49 	.word	0x08006c49
 8006c10:	08006c1d 	.word	0x08006c1d
 8006c14:	08006c2b 	.word	0x08006c2b
 8006c18:	08006c49 	.word	0x08006c49
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c1c:	4b9f      	ldr	r3, [pc, #636]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c20:	4a9e      	ldr	r2, [pc, #632]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006c28:	e00f      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006c2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c2e:	3308      	adds	r3, #8
 8006c30:	2102      	movs	r1, #2
 8006c32:	4618      	mov	r0, r3
 8006c34:	f001 f8e6 	bl	8007e04 <RCCEx_PLL2_Config>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006c3e:	e004      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c46:	e000      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8006c48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10a      	bne.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006c52:	4b92      	ldr	r3, [pc, #584]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c56:	f023 0103 	bic.w	r1, r3, #3
 8006c5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c60:	4a8e      	ldr	r2, [pc, #568]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c62:	430b      	orrs	r3, r1
 8006c64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006c66:	e003      	b.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c6c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c78:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006c7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c80:	2300      	movs	r3, #0
 8006c82:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c86:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006c8a:	460b      	mov	r3, r1
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	f000 8099 	beq.w	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c92:	4b83      	ldr	r3, [pc, #524]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a82      	ldr	r2, [pc, #520]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006c98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c9c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006c9e:	f7fa fad3 	bl	8001248 <HAL_GetTick>
 8006ca2:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ca6:	e00b      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ca8:	f7fa face 	bl	8001248 <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	2b64      	cmp	r3, #100	@ 0x64
 8006cb6:	d903      	bls.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006cbe:	e005      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006cc0:	4b77      	ldr	r3, [pc, #476]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d0ed      	beq.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006ccc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d173      	bne.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006cd4:	4b71      	ldr	r3, [pc, #452]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cd6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006cd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cdc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ce0:	4053      	eors	r3, r2
 8006ce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d015      	beq.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006cea:	4b6c      	ldr	r3, [pc, #432]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cf2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006cf6:	4b69      	ldr	r3, [pc, #420]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cfa:	4a68      	ldr	r2, [pc, #416]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d00:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d02:	4b66      	ldr	r3, [pc, #408]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d06:	4a65      	ldr	r2, [pc, #404]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d0c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006d0e:	4a63      	ldr	r2, [pc, #396]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d14:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d1a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d22:	d118      	bne.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d24:	f7fa fa90 	bl	8001248 <HAL_GetTick>
 8006d28:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006d2c:	e00d      	b.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d2e:	f7fa fa8b 	bl	8001248 <HAL_GetTick>
 8006d32:	4602      	mov	r2, r0
 8006d34:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006d38:	1ad2      	subs	r2, r2, r3
 8006d3a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d903      	bls.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8006d48:	e005      	b.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006d4a:	4b54      	ldr	r3, [pc, #336]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d0eb      	beq.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8006d56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d129      	bne.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d62:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d6e:	d10e      	bne.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8006d70:	4b4a      	ldr	r3, [pc, #296]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006d78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d7c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d80:	091a      	lsrs	r2, r3, #4
 8006d82:	4b48      	ldr	r3, [pc, #288]	@ (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006d84:	4013      	ands	r3, r2
 8006d86:	4a45      	ldr	r2, [pc, #276]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d88:	430b      	orrs	r3, r1
 8006d8a:	6113      	str	r3, [r2, #16]
 8006d8c:	e005      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x852>
 8006d8e:	4b43      	ldr	r3, [pc, #268]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	4a42      	ldr	r2, [pc, #264]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d94:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006d98:	6113      	str	r3, [r2, #16]
 8006d9a:	4b40      	ldr	r3, [pc, #256]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d9c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006d9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006da2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006da6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006daa:	4a3c      	ldr	r2, [pc, #240]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006dac:	430b      	orrs	r3, r1
 8006dae:	6713      	str	r3, [r2, #112]	@ 0x70
 8006db0:	e008      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006db2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006db6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8006dba:	e003      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dbc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dc0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006dc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dcc:	f002 0301 	and.w	r3, r2, #1
 8006dd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006dda:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006dde:	460b      	mov	r3, r1
 8006de0:	4313      	orrs	r3, r2
 8006de2:	f000 808f 	beq.w	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006de6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006dec:	2b28      	cmp	r3, #40	@ 0x28
 8006dee:	d871      	bhi.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006df0:	a201      	add	r2, pc, #4	@ (adr r2, 8006df8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df6:	bf00      	nop
 8006df8:	08006edd 	.word	0x08006edd
 8006dfc:	08006ed5 	.word	0x08006ed5
 8006e00:	08006ed5 	.word	0x08006ed5
 8006e04:	08006ed5 	.word	0x08006ed5
 8006e08:	08006ed5 	.word	0x08006ed5
 8006e0c:	08006ed5 	.word	0x08006ed5
 8006e10:	08006ed5 	.word	0x08006ed5
 8006e14:	08006ed5 	.word	0x08006ed5
 8006e18:	08006ea9 	.word	0x08006ea9
 8006e1c:	08006ed5 	.word	0x08006ed5
 8006e20:	08006ed5 	.word	0x08006ed5
 8006e24:	08006ed5 	.word	0x08006ed5
 8006e28:	08006ed5 	.word	0x08006ed5
 8006e2c:	08006ed5 	.word	0x08006ed5
 8006e30:	08006ed5 	.word	0x08006ed5
 8006e34:	08006ed5 	.word	0x08006ed5
 8006e38:	08006ebf 	.word	0x08006ebf
 8006e3c:	08006ed5 	.word	0x08006ed5
 8006e40:	08006ed5 	.word	0x08006ed5
 8006e44:	08006ed5 	.word	0x08006ed5
 8006e48:	08006ed5 	.word	0x08006ed5
 8006e4c:	08006ed5 	.word	0x08006ed5
 8006e50:	08006ed5 	.word	0x08006ed5
 8006e54:	08006ed5 	.word	0x08006ed5
 8006e58:	08006edd 	.word	0x08006edd
 8006e5c:	08006ed5 	.word	0x08006ed5
 8006e60:	08006ed5 	.word	0x08006ed5
 8006e64:	08006ed5 	.word	0x08006ed5
 8006e68:	08006ed5 	.word	0x08006ed5
 8006e6c:	08006ed5 	.word	0x08006ed5
 8006e70:	08006ed5 	.word	0x08006ed5
 8006e74:	08006ed5 	.word	0x08006ed5
 8006e78:	08006edd 	.word	0x08006edd
 8006e7c:	08006ed5 	.word	0x08006ed5
 8006e80:	08006ed5 	.word	0x08006ed5
 8006e84:	08006ed5 	.word	0x08006ed5
 8006e88:	08006ed5 	.word	0x08006ed5
 8006e8c:	08006ed5 	.word	0x08006ed5
 8006e90:	08006ed5 	.word	0x08006ed5
 8006e94:	08006ed5 	.word	0x08006ed5
 8006e98:	08006edd 	.word	0x08006edd
 8006e9c:	58024400 	.word	0x58024400
 8006ea0:	58024800 	.word	0x58024800
 8006ea4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eac:	3308      	adds	r3, #8
 8006eae:	2101      	movs	r1, #1
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f000 ffa7 	bl	8007e04 <RCCEx_PLL2_Config>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006ebc:	e00f      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ebe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ec2:	3328      	adds	r3, #40	@ 0x28
 8006ec4:	2101      	movs	r1, #1
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f001 f84e 	bl	8007f68 <RCCEx_PLL3_Config>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006ed2:	e004      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006eda:	e000      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006edc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ede:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d10a      	bne.n	8006efc <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006ee6:	4bbf      	ldr	r3, [pc, #764]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eea:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006eee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ef2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ef4:	4abb      	ldr	r2, [pc, #748]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ef6:	430b      	orrs	r3, r1
 8006ef8:	6553      	str	r3, [r2, #84]	@ 0x54
 8006efa:	e003      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006efc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006f04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0c:	f002 0302 	and.w	r3, r2, #2
 8006f10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f14:	2300      	movs	r3, #0
 8006f16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f1a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006f1e:	460b      	mov	r3, r1
 8006f20:	4313      	orrs	r3, r2
 8006f22:	d041      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f2a:	2b05      	cmp	r3, #5
 8006f2c:	d824      	bhi.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f34 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f34:	08006f81 	.word	0x08006f81
 8006f38:	08006f4d 	.word	0x08006f4d
 8006f3c:	08006f63 	.word	0x08006f63
 8006f40:	08006f81 	.word	0x08006f81
 8006f44:	08006f81 	.word	0x08006f81
 8006f48:	08006f81 	.word	0x08006f81
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f50:	3308      	adds	r3, #8
 8006f52:	2101      	movs	r1, #1
 8006f54:	4618      	mov	r0, r3
 8006f56:	f000 ff55 	bl	8007e04 <RCCEx_PLL2_Config>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006f60:	e00f      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006f62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f66:	3328      	adds	r3, #40	@ 0x28
 8006f68:	2101      	movs	r1, #1
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f000 fffc 	bl	8007f68 <RCCEx_PLL3_Config>
 8006f70:	4603      	mov	r3, r0
 8006f72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006f76:	e004      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f7e:	e000      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8006f80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d10a      	bne.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006f8a:	4b96      	ldr	r3, [pc, #600]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f8e:	f023 0107 	bic.w	r1, r3, #7
 8006f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f98:	4a92      	ldr	r2, [pc, #584]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f9a:	430b      	orrs	r3, r1
 8006f9c:	6553      	str	r3, [r2, #84]	@ 0x54
 8006f9e:	e003      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fa4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006fa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb0:	f002 0304 	and.w	r3, r2, #4
 8006fb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006fb8:	2300      	movs	r3, #0
 8006fba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006fbe:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	d044      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006fc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fd0:	2b05      	cmp	r3, #5
 8006fd2:	d825      	bhi.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8006fd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006fdc <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8006fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fda:	bf00      	nop
 8006fdc:	08007029 	.word	0x08007029
 8006fe0:	08006ff5 	.word	0x08006ff5
 8006fe4:	0800700b 	.word	0x0800700b
 8006fe8:	08007029 	.word	0x08007029
 8006fec:	08007029 	.word	0x08007029
 8006ff0:	08007029 	.word	0x08007029
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ff8:	3308      	adds	r3, #8
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f000 ff01 	bl	8007e04 <RCCEx_PLL2_Config>
 8007002:	4603      	mov	r3, r0
 8007004:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007008:	e00f      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800700a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800700e:	3328      	adds	r3, #40	@ 0x28
 8007010:	2101      	movs	r1, #1
 8007012:	4618      	mov	r0, r3
 8007014:	f000 ffa8 	bl	8007f68 <RCCEx_PLL3_Config>
 8007018:	4603      	mov	r3, r0
 800701a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800701e:	e004      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007026:	e000      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007028:	bf00      	nop
    }

    if (ret == HAL_OK)
 800702a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10b      	bne.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007032:	4b6c      	ldr	r3, [pc, #432]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007036:	f023 0107 	bic.w	r1, r3, #7
 800703a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800703e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007042:	4a68      	ldr	r2, [pc, #416]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007044:	430b      	orrs	r3, r1
 8007046:	6593      	str	r3, [r2, #88]	@ 0x58
 8007048:	e003      	b.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800704a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800704e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705a:	f002 0320 	and.w	r3, r2, #32
 800705e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007062:	2300      	movs	r3, #0
 8007064:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007068:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800706c:	460b      	mov	r3, r1
 800706e:	4313      	orrs	r3, r2
 8007070:	d055      	beq.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007072:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007076:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800707a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800707e:	d033      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007080:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007084:	d82c      	bhi.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800708a:	d02f      	beq.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800708c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007090:	d826      	bhi.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007092:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007096:	d02b      	beq.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007098:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800709c:	d820      	bhi.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800709e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070a2:	d012      	beq.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80070a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070a8:	d81a      	bhi.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d022      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80070ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070b2:	d115      	bne.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070b8:	3308      	adds	r3, #8
 80070ba:	2100      	movs	r1, #0
 80070bc:	4618      	mov	r0, r3
 80070be:	f000 fea1 	bl	8007e04 <RCCEx_PLL2_Config>
 80070c2:	4603      	mov	r3, r0
 80070c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80070c8:	e015      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80070ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ce:	3328      	adds	r3, #40	@ 0x28
 80070d0:	2102      	movs	r1, #2
 80070d2:	4618      	mov	r0, r3
 80070d4:	f000 ff48 	bl	8007f68 <RCCEx_PLL3_Config>
 80070d8:	4603      	mov	r3, r0
 80070da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80070de:	e00a      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80070e6:	e006      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80070e8:	bf00      	nop
 80070ea:	e004      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80070ec:	bf00      	nop
 80070ee:	e002      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80070f0:	bf00      	nop
 80070f2:	e000      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80070f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d10b      	bne.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80070fe:	4b39      	ldr	r3, [pc, #228]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007102:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007106:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800710a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800710e:	4a35      	ldr	r2, [pc, #212]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007110:	430b      	orrs	r3, r1
 8007112:	6553      	str	r3, [r2, #84]	@ 0x54
 8007114:	e003      	b.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007116:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800711a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800711e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007126:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800712a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800712e:	2300      	movs	r3, #0
 8007130:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007134:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007138:	460b      	mov	r3, r1
 800713a:	4313      	orrs	r3, r2
 800713c:	d058      	beq.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800713e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007142:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007146:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800714a:	d033      	beq.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800714c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007150:	d82c      	bhi.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007156:	d02f      	beq.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007158:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800715c:	d826      	bhi.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800715e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007162:	d02b      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007164:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007168:	d820      	bhi.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800716a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800716e:	d012      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007170:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007174:	d81a      	bhi.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007176:	2b00      	cmp	r3, #0
 8007178:	d022      	beq.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800717a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800717e:	d115      	bne.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007184:	3308      	adds	r3, #8
 8007186:	2100      	movs	r1, #0
 8007188:	4618      	mov	r0, r3
 800718a:	f000 fe3b 	bl	8007e04 <RCCEx_PLL2_Config>
 800718e:	4603      	mov	r3, r0
 8007190:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007194:	e015      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007196:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800719a:	3328      	adds	r3, #40	@ 0x28
 800719c:	2102      	movs	r1, #2
 800719e:	4618      	mov	r0, r3
 80071a0:	f000 fee2 	bl	8007f68 <RCCEx_PLL3_Config>
 80071a4:	4603      	mov	r3, r0
 80071a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80071aa:	e00a      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071b2:	e006      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80071b4:	bf00      	nop
 80071b6:	e004      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80071b8:	bf00      	nop
 80071ba:	e002      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80071bc:	bf00      	nop
 80071be:	e000      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80071c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d10e      	bne.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80071ca:	4b06      	ldr	r3, [pc, #24]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80071cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ce:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80071d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071da:	4a02      	ldr	r2, [pc, #8]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80071dc:	430b      	orrs	r3, r1
 80071de:	6593      	str	r3, [r2, #88]	@ 0x58
 80071e0:	e006      	b.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80071e2:	bf00      	nop
 80071e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80071f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80071fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007200:	2300      	movs	r3, #0
 8007202:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007206:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800720a:	460b      	mov	r3, r1
 800720c:	4313      	orrs	r3, r2
 800720e:	d055      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007214:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007218:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800721c:	d033      	beq.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800721e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007222:	d82c      	bhi.n	800727e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007224:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007228:	d02f      	beq.n	800728a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800722a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800722e:	d826      	bhi.n	800727e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007230:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007234:	d02b      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007236:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800723a:	d820      	bhi.n	800727e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800723c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007240:	d012      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007242:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007246:	d81a      	bhi.n	800727e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007248:	2b00      	cmp	r3, #0
 800724a:	d022      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800724c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007250:	d115      	bne.n	800727e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007256:	3308      	adds	r3, #8
 8007258:	2100      	movs	r1, #0
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fdd2 	bl	8007e04 <RCCEx_PLL2_Config>
 8007260:	4603      	mov	r3, r0
 8007262:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007266:	e015      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800726c:	3328      	adds	r3, #40	@ 0x28
 800726e:	2102      	movs	r1, #2
 8007270:	4618      	mov	r0, r3
 8007272:	f000 fe79 	bl	8007f68 <RCCEx_PLL3_Config>
 8007276:	4603      	mov	r3, r0
 8007278:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800727c:	e00a      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007284:	e006      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007286:	bf00      	nop
 8007288:	e004      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800728a:	bf00      	nop
 800728c:	e002      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800728e:	bf00      	nop
 8007290:	e000      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007292:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007294:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007298:	2b00      	cmp	r3, #0
 800729a:	d10b      	bne.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800729c:	4ba0      	ldr	r3, [pc, #640]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800729e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072a0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80072a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072ac:	4a9c      	ldr	r2, [pc, #624]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80072ae:	430b      	orrs	r3, r1
 80072b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80072b2:	e003      	b.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80072bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c4:	f002 0308 	and.w	r3, r2, #8
 80072c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80072cc:	2300      	movs	r3, #0
 80072ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80072d2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80072d6:	460b      	mov	r3, r1
 80072d8:	4313      	orrs	r3, r2
 80072da:	d01e      	beq.n	800731a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80072dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072e8:	d10c      	bne.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80072ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ee:	3328      	adds	r3, #40	@ 0x28
 80072f0:	2102      	movs	r1, #2
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 fe38 	bl	8007f68 <RCCEx_PLL3_Config>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d002      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007304:	4b86      	ldr	r3, [pc, #536]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007308:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800730c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007310:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007314:	4a82      	ldr	r2, [pc, #520]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007316:	430b      	orrs	r3, r1
 8007318:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800731a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800731e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007322:	f002 0310 	and.w	r3, r2, #16
 8007326:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800732a:	2300      	movs	r3, #0
 800732c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007330:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007334:	460b      	mov	r3, r1
 8007336:	4313      	orrs	r3, r2
 8007338:	d01e      	beq.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800733a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800733e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007342:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007346:	d10c      	bne.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007348:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800734c:	3328      	adds	r3, #40	@ 0x28
 800734e:	2102      	movs	r1, #2
 8007350:	4618      	mov	r0, r3
 8007352:	f000 fe09 	bl	8007f68 <RCCEx_PLL3_Config>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d002      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007362:	4b6f      	ldr	r3, [pc, #444]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007366:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800736a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800736e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007372:	4a6b      	ldr	r2, [pc, #428]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007374:	430b      	orrs	r3, r1
 8007376:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800737c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007380:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007384:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007386:	2300      	movs	r3, #0
 8007388:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800738a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800738e:	460b      	mov	r3, r1
 8007390:	4313      	orrs	r3, r2
 8007392:	d03e      	beq.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007398:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800739c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073a0:	d022      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80073a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073a6:	d81b      	bhi.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d003      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80073ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073b0:	d00b      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80073b2:	e015      	b.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073b8:	3308      	adds	r3, #8
 80073ba:	2100      	movs	r1, #0
 80073bc:	4618      	mov	r0, r3
 80073be:	f000 fd21 	bl	8007e04 <RCCEx_PLL2_Config>
 80073c2:	4603      	mov	r3, r0
 80073c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80073c8:	e00f      	b.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80073ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ce:	3328      	adds	r3, #40	@ 0x28
 80073d0:	2102      	movs	r1, #2
 80073d2:	4618      	mov	r0, r3
 80073d4:	f000 fdc8 	bl	8007f68 <RCCEx_PLL3_Config>
 80073d8:	4603      	mov	r3, r0
 80073da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80073de:	e004      	b.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073e6:	e000      	b.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80073e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10b      	bne.n	800740a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80073f2:	4b4b      	ldr	r3, [pc, #300]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80073f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80073fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007402:	4a47      	ldr	r2, [pc, #284]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007404:	430b      	orrs	r3, r1
 8007406:	6593      	str	r3, [r2, #88]	@ 0x58
 8007408:	e003      	b.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800740a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800740e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800741e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007420:	2300      	movs	r3, #0
 8007422:	677b      	str	r3, [r7, #116]	@ 0x74
 8007424:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007428:	460b      	mov	r3, r1
 800742a:	4313      	orrs	r3, r2
 800742c:	d03b      	beq.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800742e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007432:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007436:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800743a:	d01f      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800743c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007440:	d818      	bhi.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007442:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007446:	d003      	beq.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007448:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800744c:	d007      	beq.n	800745e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800744e:	e011      	b.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007450:	4b33      	ldr	r3, [pc, #204]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007454:	4a32      	ldr	r2, [pc, #200]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007456:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800745a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800745c:	e00f      	b.n	800747e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800745e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007462:	3328      	adds	r3, #40	@ 0x28
 8007464:	2101      	movs	r1, #1
 8007466:	4618      	mov	r0, r3
 8007468:	f000 fd7e 	bl	8007f68 <RCCEx_PLL3_Config>
 800746c:	4603      	mov	r3, r0
 800746e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8007472:	e004      	b.n	800747e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800747a:	e000      	b.n	800747e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800747c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800747e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007482:	2b00      	cmp	r3, #0
 8007484:	d10b      	bne.n	800749e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007486:	4b26      	ldr	r3, [pc, #152]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800748a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800748e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007492:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007496:	4a22      	ldr	r2, [pc, #136]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007498:	430b      	orrs	r3, r1
 800749a:	6553      	str	r3, [r2, #84]	@ 0x54
 800749c:	e003      	b.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800749e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80074a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ae:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80074b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074b4:	2300      	movs	r3, #0
 80074b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80074b8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80074bc:	460b      	mov	r3, r1
 80074be:	4313      	orrs	r3, r2
 80074c0:	d034      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80074c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d003      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80074cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074d0:	d007      	beq.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80074d2:	e011      	b.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074d4:	4b12      	ldr	r3, [pc, #72]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80074d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d8:	4a11      	ldr	r2, [pc, #68]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80074da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80074e0:	e00e      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80074e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e6:	3308      	adds	r3, #8
 80074e8:	2102      	movs	r1, #2
 80074ea:	4618      	mov	r0, r3
 80074ec:	f000 fc8a 	bl	8007e04 <RCCEx_PLL2_Config>
 80074f0:	4603      	mov	r3, r0
 80074f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80074f6:	e003      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007500:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10d      	bne.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007508:	4b05      	ldr	r3, [pc, #20]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800750a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800750c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007514:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007516:	4a02      	ldr	r2, [pc, #8]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007518:	430b      	orrs	r3, r1
 800751a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800751c:	e006      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800751e:	bf00      	nop
 8007520:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007524:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007528:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800752c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007534:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007538:	663b      	str	r3, [r7, #96]	@ 0x60
 800753a:	2300      	movs	r3, #0
 800753c:	667b      	str	r3, [r7, #100]	@ 0x64
 800753e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007542:	460b      	mov	r3, r1
 8007544:	4313      	orrs	r3, r2
 8007546:	d00c      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007548:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800754c:	3328      	adds	r3, #40	@ 0x28
 800754e:	2102      	movs	r1, #2
 8007550:	4618      	mov	r0, r3
 8007552:	f000 fd09 	bl	8007f68 <RCCEx_PLL3_Config>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d002      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800756a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800756e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007570:	2300      	movs	r3, #0
 8007572:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007574:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007578:	460b      	mov	r3, r1
 800757a:	4313      	orrs	r3, r2
 800757c:	d036      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800757e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007582:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007584:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007588:	d018      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800758a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800758e:	d811      	bhi.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007594:	d014      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8007596:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800759a:	d80b      	bhi.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800759c:	2b00      	cmp	r3, #0
 800759e:	d011      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80075a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075a4:	d106      	bne.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075a6:	4bb7      	ldr	r3, [pc, #732]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075aa:	4ab6      	ldr	r2, [pc, #728]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80075b2:	e008      	b.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075ba:	e004      	b.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80075bc:	bf00      	nop
 80075be:	e002      	b.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80075c0:	bf00      	nop
 80075c2:	e000      	b.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80075c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d10a      	bne.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80075ce:	4bad      	ldr	r3, [pc, #692]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80075d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80075dc:	4aa9      	ldr	r2, [pc, #676]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075de:	430b      	orrs	r3, r1
 80075e0:	6553      	str	r3, [r2, #84]	@ 0x54
 80075e2:	e003      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80075ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80075f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80075fa:	2300      	movs	r3, #0
 80075fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80075fe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007602:	460b      	mov	r3, r1
 8007604:	4313      	orrs	r3, r2
 8007606:	d009      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007608:	4b9e      	ldr	r3, [pc, #632]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800760a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800760c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007616:	4a9b      	ldr	r2, [pc, #620]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007618:	430b      	orrs	r3, r1
 800761a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800761c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007624:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007628:	64bb      	str	r3, [r7, #72]	@ 0x48
 800762a:	2300      	movs	r3, #0
 800762c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800762e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007632:	460b      	mov	r3, r1
 8007634:	4313      	orrs	r3, r2
 8007636:	d009      	beq.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007638:	4b92      	ldr	r3, [pc, #584]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800763a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800763c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007644:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007646:	4a8f      	ldr	r2, [pc, #572]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007648:	430b      	orrs	r3, r1
 800764a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800764c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007654:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007658:	643b      	str	r3, [r7, #64]	@ 0x40
 800765a:	2300      	movs	r3, #0
 800765c:	647b      	str	r3, [r7, #68]	@ 0x44
 800765e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007662:	460b      	mov	r3, r1
 8007664:	4313      	orrs	r3, r2
 8007666:	d00e      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007668:	4b86      	ldr	r3, [pc, #536]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800766a:	691b      	ldr	r3, [r3, #16]
 800766c:	4a85      	ldr	r2, [pc, #532]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800766e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007672:	6113      	str	r3, [r2, #16]
 8007674:	4b83      	ldr	r3, [pc, #524]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007676:	6919      	ldr	r1, [r3, #16]
 8007678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800767c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007680:	4a80      	ldr	r2, [pc, #512]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007682:	430b      	orrs	r3, r1
 8007684:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007686:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800768a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007692:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007694:	2300      	movs	r3, #0
 8007696:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007698:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800769c:	460b      	mov	r3, r1
 800769e:	4313      	orrs	r3, r2
 80076a0:	d009      	beq.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80076a2:	4b78      	ldr	r3, [pc, #480]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80076a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076a6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80076aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076b0:	4a74      	ldr	r2, [pc, #464]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80076b2:	430b      	orrs	r3, r1
 80076b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80076b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076be:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80076c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80076c4:	2300      	movs	r3, #0
 80076c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80076c8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80076cc:	460b      	mov	r3, r1
 80076ce:	4313      	orrs	r3, r2
 80076d0:	d00a      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80076d2:	4b6c      	ldr	r3, [pc, #432]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80076d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076d6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80076da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076e2:	4a68      	ldr	r2, [pc, #416]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80076e4:	430b      	orrs	r3, r1
 80076e6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80076e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f0:	2100      	movs	r1, #0
 80076f2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80076f4:	f003 0301 	and.w	r3, r3, #1
 80076f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076fa:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80076fe:	460b      	mov	r3, r1
 8007700:	4313      	orrs	r3, r2
 8007702:	d011      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007708:	3308      	adds	r3, #8
 800770a:	2100      	movs	r1, #0
 800770c:	4618      	mov	r0, r3
 800770e:	f000 fb79 	bl	8007e04 <RCCEx_PLL2_Config>
 8007712:	4603      	mov	r3, r0
 8007714:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007718:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800771c:	2b00      	cmp	r3, #0
 800771e:	d003      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007720:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007724:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800772c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007730:	2100      	movs	r1, #0
 8007732:	6239      	str	r1, [r7, #32]
 8007734:	f003 0302 	and.w	r3, r3, #2
 8007738:	627b      	str	r3, [r7, #36]	@ 0x24
 800773a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800773e:	460b      	mov	r3, r1
 8007740:	4313      	orrs	r3, r2
 8007742:	d011      	beq.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007748:	3308      	adds	r3, #8
 800774a:	2101      	movs	r1, #1
 800774c:	4618      	mov	r0, r3
 800774e:	f000 fb59 	bl	8007e04 <RCCEx_PLL2_Config>
 8007752:	4603      	mov	r3, r0
 8007754:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007758:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800775c:	2b00      	cmp	r3, #0
 800775e:	d003      	beq.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007760:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007764:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800776c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007770:	2100      	movs	r1, #0
 8007772:	61b9      	str	r1, [r7, #24]
 8007774:	f003 0304 	and.w	r3, r3, #4
 8007778:	61fb      	str	r3, [r7, #28]
 800777a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800777e:	460b      	mov	r3, r1
 8007780:	4313      	orrs	r3, r2
 8007782:	d011      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007788:	3308      	adds	r3, #8
 800778a:	2102      	movs	r1, #2
 800778c:	4618      	mov	r0, r3
 800778e:	f000 fb39 	bl	8007e04 <RCCEx_PLL2_Config>
 8007792:	4603      	mov	r3, r0
 8007794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007798:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800779c:	2b00      	cmp	r3, #0
 800779e:	d003      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80077a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b0:	2100      	movs	r1, #0
 80077b2:	6139      	str	r1, [r7, #16]
 80077b4:	f003 0308 	and.w	r3, r3, #8
 80077b8:	617b      	str	r3, [r7, #20]
 80077ba:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80077be:	460b      	mov	r3, r1
 80077c0:	4313      	orrs	r3, r2
 80077c2:	d011      	beq.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80077c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c8:	3328      	adds	r3, #40	@ 0x28
 80077ca:	2100      	movs	r1, #0
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 fbcb 	bl	8007f68 <RCCEx_PLL3_Config>
 80077d2:	4603      	mov	r3, r0
 80077d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80077d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d003      	beq.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80077e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f0:	2100      	movs	r1, #0
 80077f2:	60b9      	str	r1, [r7, #8]
 80077f4:	f003 0310 	and.w	r3, r3, #16
 80077f8:	60fb      	str	r3, [r7, #12]
 80077fa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80077fe:	460b      	mov	r3, r1
 8007800:	4313      	orrs	r3, r2
 8007802:	d011      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007804:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007808:	3328      	adds	r3, #40	@ 0x28
 800780a:	2101      	movs	r1, #1
 800780c:	4618      	mov	r0, r3
 800780e:	f000 fbab 	bl	8007f68 <RCCEx_PLL3_Config>
 8007812:	4603      	mov	r3, r0
 8007814:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007818:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800781c:	2b00      	cmp	r3, #0
 800781e:	d003      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007820:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007824:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800782c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007830:	2100      	movs	r1, #0
 8007832:	6039      	str	r1, [r7, #0]
 8007834:	f003 0320 	and.w	r3, r3, #32
 8007838:	607b      	str	r3, [r7, #4]
 800783a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800783e:	460b      	mov	r3, r1
 8007840:	4313      	orrs	r3, r2
 8007842:	d011      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007848:	3328      	adds	r3, #40	@ 0x28
 800784a:	2102      	movs	r1, #2
 800784c:	4618      	mov	r0, r3
 800784e:	f000 fb8b 	bl	8007f68 <RCCEx_PLL3_Config>
 8007852:	4603      	mov	r3, r0
 8007854:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007858:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800785c:	2b00      	cmp	r3, #0
 800785e:	d003      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007860:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007864:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007868:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800786c:	2b00      	cmp	r3, #0
 800786e:	d101      	bne.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8007870:	2300      	movs	r3, #0
 8007872:	e000      	b.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8007874:	2301      	movs	r3, #1
}
 8007876:	4618      	mov	r0, r3
 8007878:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800787c:	46bd      	mov	sp, r7
 800787e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007882:	bf00      	nop
 8007884:	58024400 	.word	0x58024400

08007888 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800788c:	f7fe fde4 	bl	8006458 <HAL_RCC_GetHCLKFreq>
 8007890:	4602      	mov	r2, r0
 8007892:	4b06      	ldr	r3, [pc, #24]	@ (80078ac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007894:	6a1b      	ldr	r3, [r3, #32]
 8007896:	091b      	lsrs	r3, r3, #4
 8007898:	f003 0307 	and.w	r3, r3, #7
 800789c:	4904      	ldr	r1, [pc, #16]	@ (80078b0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800789e:	5ccb      	ldrb	r3, [r1, r3]
 80078a0:	f003 031f 	and.w	r3, r3, #31
 80078a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	bd80      	pop	{r7, pc}
 80078ac:	58024400 	.word	0x58024400
 80078b0:	0800dd14 	.word	0x0800dd14

080078b4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b089      	sub	sp, #36	@ 0x24
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80078bc:	4ba1      	ldr	r3, [pc, #644]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c0:	f003 0303 	and.w	r3, r3, #3
 80078c4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80078c6:	4b9f      	ldr	r3, [pc, #636]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ca:	0b1b      	lsrs	r3, r3, #12
 80078cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80078d0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80078d2:	4b9c      	ldr	r3, [pc, #624]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d6:	091b      	lsrs	r3, r3, #4
 80078d8:	f003 0301 	and.w	r3, r3, #1
 80078dc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80078de:	4b99      	ldr	r3, [pc, #612]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078e2:	08db      	lsrs	r3, r3, #3
 80078e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078e8:	693a      	ldr	r2, [r7, #16]
 80078ea:	fb02 f303 	mul.w	r3, r2, r3
 80078ee:	ee07 3a90 	vmov	s15, r3
 80078f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	f000 8111 	beq.w	8007b24 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007902:	69bb      	ldr	r3, [r7, #24]
 8007904:	2b02      	cmp	r3, #2
 8007906:	f000 8083 	beq.w	8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800790a:	69bb      	ldr	r3, [r7, #24]
 800790c:	2b02      	cmp	r3, #2
 800790e:	f200 80a1 	bhi.w	8007a54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007912:	69bb      	ldr	r3, [r7, #24]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d003      	beq.n	8007920 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007918:	69bb      	ldr	r3, [r7, #24]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d056      	beq.n	80079cc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800791e:	e099      	b.n	8007a54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007920:	4b88      	ldr	r3, [pc, #544]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0320 	and.w	r3, r3, #32
 8007928:	2b00      	cmp	r3, #0
 800792a:	d02d      	beq.n	8007988 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800792c:	4b85      	ldr	r3, [pc, #532]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	08db      	lsrs	r3, r3, #3
 8007932:	f003 0303 	and.w	r3, r3, #3
 8007936:	4a84      	ldr	r2, [pc, #528]	@ (8007b48 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007938:	fa22 f303 	lsr.w	r3, r2, r3
 800793c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	ee07 3a90 	vmov	s15, r3
 8007944:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	ee07 3a90 	vmov	s15, r3
 800794e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007956:	4b7b      	ldr	r3, [pc, #492]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800795a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800795e:	ee07 3a90 	vmov	s15, r3
 8007962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007966:	ed97 6a03 	vldr	s12, [r7, #12]
 800796a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800796e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007976:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800797a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800797e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007982:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007986:	e087      	b.n	8007a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	ee07 3a90 	vmov	s15, r3
 800798e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007992:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007b50 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800799a:	4b6a      	ldr	r3, [pc, #424]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800799c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800799e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079a2:	ee07 3a90 	vmov	s15, r3
 80079a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80079ae:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079ca:	e065      	b.n	8007a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	ee07 3a90 	vmov	s15, r3
 80079d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079d6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007b54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80079da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079de:	4b59      	ldr	r3, [pc, #356]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079e6:	ee07 3a90 	vmov	s15, r3
 80079ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80079f2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a0e:	e043      	b.n	8007a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	ee07 3a90 	vmov	s15, r3
 8007a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a1a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007a1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a22:	4b48      	ldr	r3, [pc, #288]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a2a:	ee07 3a90 	vmov	s15, r3
 8007a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a32:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a36:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a52:	e021      	b.n	8007a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	ee07 3a90 	vmov	s15, r3
 8007a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a5e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007b54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007a62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a66:	4b37      	ldr	r3, [pc, #220]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a6e:	ee07 3a90 	vmov	s15, r3
 8007a72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a76:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a7a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a96:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007a98:	4b2a      	ldr	r3, [pc, #168]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a9c:	0a5b      	lsrs	r3, r3, #9
 8007a9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007aa2:	ee07 3a90 	vmov	s15, r3
 8007aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aaa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007aae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ab2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007abe:	ee17 2a90 	vmov	r2, s15
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007ac6:	4b1f      	ldr	r3, [pc, #124]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aca:	0c1b      	lsrs	r3, r3, #16
 8007acc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ad0:	ee07 3a90 	vmov	s15, r3
 8007ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ad8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007adc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ae0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ae4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ae8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007aec:	ee17 2a90 	vmov	r2, s15
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007af4:	4b13      	ldr	r3, [pc, #76]	@ (8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007af8:	0e1b      	lsrs	r3, r3, #24
 8007afa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007afe:	ee07 3a90 	vmov	s15, r3
 8007b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b1a:	ee17 2a90 	vmov	r2, s15
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007b22:	e008      	b.n	8007b36 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	609a      	str	r2, [r3, #8]
}
 8007b36:	bf00      	nop
 8007b38:	3724      	adds	r7, #36	@ 0x24
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	58024400 	.word	0x58024400
 8007b48:	03d09000 	.word	0x03d09000
 8007b4c:	46000000 	.word	0x46000000
 8007b50:	4c742400 	.word	0x4c742400
 8007b54:	4a742400 	.word	0x4a742400
 8007b58:	4af42400 	.word	0x4af42400

08007b5c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b089      	sub	sp, #36	@ 0x24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b64:	4ba1      	ldr	r3, [pc, #644]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b68:	f003 0303 	and.w	r3, r3, #3
 8007b6c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007b6e:	4b9f      	ldr	r3, [pc, #636]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b72:	0d1b      	lsrs	r3, r3, #20
 8007b74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b78:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007b7a:	4b9c      	ldr	r3, [pc, #624]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b7e:	0a1b      	lsrs	r3, r3, #8
 8007b80:	f003 0301 	and.w	r3, r3, #1
 8007b84:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007b86:	4b99      	ldr	r3, [pc, #612]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b8a:	08db      	lsrs	r3, r3, #3
 8007b8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b90:	693a      	ldr	r2, [r7, #16]
 8007b92:	fb02 f303 	mul.w	r3, r2, r3
 8007b96:	ee07 3a90 	vmov	s15, r3
 8007b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b9e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	f000 8111 	beq.w	8007dcc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	f000 8083 	beq.w	8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007bb2:	69bb      	ldr	r3, [r7, #24]
 8007bb4:	2b02      	cmp	r3, #2
 8007bb6:	f200 80a1 	bhi.w	8007cfc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007bba:	69bb      	ldr	r3, [r7, #24]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d003      	beq.n	8007bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d056      	beq.n	8007c74 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007bc6:	e099      	b.n	8007cfc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bc8:	4b88      	ldr	r3, [pc, #544]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 0320 	and.w	r3, r3, #32
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d02d      	beq.n	8007c30 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007bd4:	4b85      	ldr	r3, [pc, #532]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	08db      	lsrs	r3, r3, #3
 8007bda:	f003 0303 	and.w	r3, r3, #3
 8007bde:	4a84      	ldr	r2, [pc, #528]	@ (8007df0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007be0:	fa22 f303 	lsr.w	r3, r2, r3
 8007be4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	ee07 3a90 	vmov	s15, r3
 8007bec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	ee07 3a90 	vmov	s15, r3
 8007bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bfe:	4b7b      	ldr	r3, [pc, #492]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c06:	ee07 3a90 	vmov	s15, r3
 8007c0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c12:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c2a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007c2e:	e087      	b.n	8007d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	ee07 3a90 	vmov	s15, r3
 8007c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c3a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007df8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007c3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c42:	4b6a      	ldr	r3, [pc, #424]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c4a:	ee07 3a90 	vmov	s15, r3
 8007c4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c52:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c56:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c72:	e065      	b.n	8007d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	ee07 3a90 	vmov	s15, r3
 8007c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c7e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007dfc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c86:	4b59      	ldr	r3, [pc, #356]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c8e:	ee07 3a90 	vmov	s15, r3
 8007c92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c96:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c9a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ca6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cb6:	e043      	b.n	8007d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	ee07 3a90 	vmov	s15, r3
 8007cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cca:	4b48      	ldr	r3, [pc, #288]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cd2:	ee07 3a90 	vmov	s15, r3
 8007cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cda:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cde:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cfa:	e021      	b.n	8007d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	ee07 3a90 	vmov	s15, r3
 8007d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d06:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007dfc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d0e:	4b37      	ldr	r3, [pc, #220]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d16:	ee07 3a90 	vmov	s15, r3
 8007d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d22:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d3e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007d40:	4b2a      	ldr	r3, [pc, #168]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d44:	0a5b      	lsrs	r3, r3, #9
 8007d46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d4a:	ee07 3a90 	vmov	s15, r3
 8007d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d66:	ee17 2a90 	vmov	r2, s15
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d72:	0c1b      	lsrs	r3, r3, #16
 8007d74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d78:	ee07 3a90 	vmov	s15, r3
 8007d7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d88:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d94:	ee17 2a90 	vmov	r2, s15
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007d9c:	4b13      	ldr	r3, [pc, #76]	@ (8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007da0:	0e1b      	lsrs	r3, r3, #24
 8007da2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007da6:	ee07 3a90 	vmov	s15, r3
 8007daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007db2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007db6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dc2:	ee17 2a90 	vmov	r2, s15
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007dca:	e008      	b.n	8007dde <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	609a      	str	r2, [r3, #8]
}
 8007dde:	bf00      	nop
 8007de0:	3724      	adds	r7, #36	@ 0x24
 8007de2:	46bd      	mov	sp, r7
 8007de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de8:	4770      	bx	lr
 8007dea:	bf00      	nop
 8007dec:	58024400 	.word	0x58024400
 8007df0:	03d09000 	.word	0x03d09000
 8007df4:	46000000 	.word	0x46000000
 8007df8:	4c742400 	.word	0x4c742400
 8007dfc:	4a742400 	.word	0x4a742400
 8007e00:	4af42400 	.word	0x4af42400

08007e04 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b084      	sub	sp, #16
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007e12:	4b53      	ldr	r3, [pc, #332]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e16:	f003 0303 	and.w	r3, r3, #3
 8007e1a:	2b03      	cmp	r3, #3
 8007e1c:	d101      	bne.n	8007e22 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e099      	b.n	8007f56 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007e22:	4b4f      	ldr	r3, [pc, #316]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a4e      	ldr	r2, [pc, #312]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007e28:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007e2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e2e:	f7f9 fa0b 	bl	8001248 <HAL_GetTick>
 8007e32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007e34:	e008      	b.n	8007e48 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007e36:	f7f9 fa07 	bl	8001248 <HAL_GetTick>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	1ad3      	subs	r3, r2, r3
 8007e40:	2b02      	cmp	r3, #2
 8007e42:	d901      	bls.n	8007e48 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e086      	b.n	8007f56 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007e48:	4b45      	ldr	r3, [pc, #276]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d1f0      	bne.n	8007e36 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007e54:	4b42      	ldr	r3, [pc, #264]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e58:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	031b      	lsls	r3, r3, #12
 8007e62:	493f      	ldr	r1, [pc, #252]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007e64:	4313      	orrs	r3, r2
 8007e66:	628b      	str	r3, [r1, #40]	@ 0x28
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	3b01      	subs	r3, #1
 8007e6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	3b01      	subs	r3, #1
 8007e78:	025b      	lsls	r3, r3, #9
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	431a      	orrs	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	3b01      	subs	r3, #1
 8007e84:	041b      	lsls	r3, r3, #16
 8007e86:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007e8a:	431a      	orrs	r2, r3
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	3b01      	subs	r3, #1
 8007e92:	061b      	lsls	r3, r3, #24
 8007e94:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007e98:	4931      	ldr	r1, [pc, #196]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007e9e:	4b30      	ldr	r3, [pc, #192]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	695b      	ldr	r3, [r3, #20]
 8007eaa:	492d      	ldr	r1, [pc, #180]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007eac:	4313      	orrs	r3, r2
 8007eae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007eb0:	4b2b      	ldr	r3, [pc, #172]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb4:	f023 0220 	bic.w	r2, r3, #32
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	699b      	ldr	r3, [r3, #24]
 8007ebc:	4928      	ldr	r1, [pc, #160]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007ec2:	4b27      	ldr	r3, [pc, #156]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec6:	4a26      	ldr	r2, [pc, #152]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007ec8:	f023 0310 	bic.w	r3, r3, #16
 8007ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007ece:	4b24      	ldr	r3, [pc, #144]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007ed0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ed2:	4b24      	ldr	r3, [pc, #144]	@ (8007f64 <RCCEx_PLL2_Config+0x160>)
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	69d2      	ldr	r2, [r2, #28]
 8007eda:	00d2      	lsls	r2, r2, #3
 8007edc:	4920      	ldr	r1, [pc, #128]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007ee2:	4b1f      	ldr	r3, [pc, #124]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007ee8:	f043 0310 	orr.w	r3, r3, #16
 8007eec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d106      	bne.n	8007f02 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ef8:	4a19      	ldr	r2, [pc, #100]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007efa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007efe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007f00:	e00f      	b.n	8007f22 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d106      	bne.n	8007f16 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007f08:	4b15      	ldr	r3, [pc, #84]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f0c:	4a14      	ldr	r2, [pc, #80]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007f0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f12:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007f14:	e005      	b.n	8007f22 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007f16:	4b12      	ldr	r3, [pc, #72]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f1a:	4a11      	ldr	r2, [pc, #68]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007f1c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007f20:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007f22:	4b0f      	ldr	r3, [pc, #60]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a0e      	ldr	r2, [pc, #56]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007f28:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007f2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f2e:	f7f9 f98b 	bl	8001248 <HAL_GetTick>
 8007f32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007f34:	e008      	b.n	8007f48 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007f36:	f7f9 f987 	bl	8001248 <HAL_GetTick>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	1ad3      	subs	r3, r2, r3
 8007f40:	2b02      	cmp	r3, #2
 8007f42:	d901      	bls.n	8007f48 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e006      	b.n	8007f56 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007f48:	4b05      	ldr	r3, [pc, #20]	@ (8007f60 <RCCEx_PLL2_Config+0x15c>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d0f0      	beq.n	8007f36 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3710      	adds	r7, #16
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	58024400 	.word	0x58024400
 8007f64:	ffff0007 	.word	0xffff0007

08007f68 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f72:	2300      	movs	r3, #0
 8007f74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f76:	4b53      	ldr	r3, [pc, #332]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8007f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f7a:	f003 0303 	and.w	r3, r3, #3
 8007f7e:	2b03      	cmp	r3, #3
 8007f80:	d101      	bne.n	8007f86 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	e099      	b.n	80080ba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007f86:	4b4f      	ldr	r3, [pc, #316]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a4e      	ldr	r2, [pc, #312]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8007f8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f92:	f7f9 f959 	bl	8001248 <HAL_GetTick>
 8007f96:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007f98:	e008      	b.n	8007fac <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007f9a:	f7f9 f955 	bl	8001248 <HAL_GetTick>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	1ad3      	subs	r3, r2, r3
 8007fa4:	2b02      	cmp	r3, #2
 8007fa6:	d901      	bls.n	8007fac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007fa8:	2303      	movs	r3, #3
 8007faa:	e086      	b.n	80080ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007fac:	4b45      	ldr	r3, [pc, #276]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1f0      	bne.n	8007f9a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007fb8:	4b42      	ldr	r3, [pc, #264]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8007fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fbc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	051b      	lsls	r3, r3, #20
 8007fc6:	493f      	ldr	r1, [pc, #252]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	628b      	str	r3, [r1, #40]	@ 0x28
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	3b01      	subs	r3, #1
 8007fd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	025b      	lsls	r3, r3, #9
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	431a      	orrs	r2, r3
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	041b      	lsls	r3, r3, #16
 8007fea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007fee:	431a      	orrs	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	061b      	lsls	r3, r3, #24
 8007ff8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007ffc:	4931      	ldr	r1, [pc, #196]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8007ffe:	4313      	orrs	r3, r2
 8008000:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008002:	4b30      	ldr	r3, [pc, #192]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008006:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	695b      	ldr	r3, [r3, #20]
 800800e:	492d      	ldr	r1, [pc, #180]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008010:	4313      	orrs	r3, r2
 8008012:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008014:	4b2b      	ldr	r3, [pc, #172]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008018:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	4928      	ldr	r1, [pc, #160]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008022:	4313      	orrs	r3, r2
 8008024:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008026:	4b27      	ldr	r3, [pc, #156]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800802a:	4a26      	ldr	r2, [pc, #152]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 800802c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008030:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008032:	4b24      	ldr	r3, [pc, #144]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008034:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008036:	4b24      	ldr	r3, [pc, #144]	@ (80080c8 <RCCEx_PLL3_Config+0x160>)
 8008038:	4013      	ands	r3, r2
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	69d2      	ldr	r2, [r2, #28]
 800803e:	00d2      	lsls	r2, r2, #3
 8008040:	4920      	ldr	r1, [pc, #128]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008042:	4313      	orrs	r3, r2
 8008044:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008046:	4b1f      	ldr	r3, [pc, #124]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804a:	4a1e      	ldr	r2, [pc, #120]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 800804c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008050:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d106      	bne.n	8008066 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008058:	4b1a      	ldr	r3, [pc, #104]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 800805a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800805c:	4a19      	ldr	r2, [pc, #100]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 800805e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008062:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008064:	e00f      	b.n	8008086 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	2b01      	cmp	r3, #1
 800806a:	d106      	bne.n	800807a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800806c:	4b15      	ldr	r3, [pc, #84]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 800806e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008070:	4a14      	ldr	r2, [pc, #80]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008072:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008076:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008078:	e005      	b.n	8008086 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800807a:	4b12      	ldr	r3, [pc, #72]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 800807c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800807e:	4a11      	ldr	r2, [pc, #68]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008080:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008084:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008086:	4b0f      	ldr	r3, [pc, #60]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a0e      	ldr	r2, [pc, #56]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 800808c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008090:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008092:	f7f9 f8d9 	bl	8001248 <HAL_GetTick>
 8008096:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008098:	e008      	b.n	80080ac <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800809a:	f7f9 f8d5 	bl	8001248 <HAL_GetTick>
 800809e:	4602      	mov	r2, r0
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	1ad3      	subs	r3, r2, r3
 80080a4:	2b02      	cmp	r3, #2
 80080a6:	d901      	bls.n	80080ac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80080a8:	2303      	movs	r3, #3
 80080aa:	e006      	b.n	80080ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80080ac:	4b05      	ldr	r3, [pc, #20]	@ (80080c4 <RCCEx_PLL3_Config+0x15c>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d0f0      	beq.n	800809a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80080b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3710      	adds	r7, #16
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	58024400 	.word	0x58024400
 80080c8:	ffff0007 	.word	0xffff0007

080080cc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d101      	bne.n	80080de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	e10f      	b.n	80082fe <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a87      	ldr	r2, [pc, #540]	@ (8008308 <HAL_SPI_Init+0x23c>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d00f      	beq.n	800810e <HAL_SPI_Init+0x42>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a86      	ldr	r2, [pc, #536]	@ (800830c <HAL_SPI_Init+0x240>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d00a      	beq.n	800810e <HAL_SPI_Init+0x42>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a84      	ldr	r2, [pc, #528]	@ (8008310 <HAL_SPI_Init+0x244>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d005      	beq.n	800810e <HAL_SPI_Init+0x42>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	2b0f      	cmp	r3, #15
 8008108:	d901      	bls.n	800810e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800810a:	2301      	movs	r3, #1
 800810c:	e0f7      	b.n	80082fe <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 fd68 	bl	8008be4 <SPI_GetPacketSize>
 8008114:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a7b      	ldr	r2, [pc, #492]	@ (8008308 <HAL_SPI_Init+0x23c>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d00c      	beq.n	800813a <HAL_SPI_Init+0x6e>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a79      	ldr	r2, [pc, #484]	@ (800830c <HAL_SPI_Init+0x240>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d007      	beq.n	800813a <HAL_SPI_Init+0x6e>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a78      	ldr	r2, [pc, #480]	@ (8008310 <HAL_SPI_Init+0x244>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d002      	beq.n	800813a <HAL_SPI_Init+0x6e>
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2b08      	cmp	r3, #8
 8008138:	d811      	bhi.n	800815e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800813e:	4a72      	ldr	r2, [pc, #456]	@ (8008308 <HAL_SPI_Init+0x23c>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d009      	beq.n	8008158 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a70      	ldr	r2, [pc, #448]	@ (800830c <HAL_SPI_Init+0x240>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d004      	beq.n	8008158 <HAL_SPI_Init+0x8c>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a6f      	ldr	r2, [pc, #444]	@ (8008310 <HAL_SPI_Init+0x244>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d104      	bne.n	8008162 <HAL_SPI_Init+0x96>
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2b10      	cmp	r3, #16
 800815c:	d901      	bls.n	8008162 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	e0cd      	b.n	80082fe <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008168:	b2db      	uxtb	r3, r3
 800816a:	2b00      	cmp	r3, #0
 800816c:	d106      	bne.n	800817c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7f8 fc0a 	bl	8000990 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2202      	movs	r2, #2
 8008180:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f022 0201 	bic.w	r2, r2, #1
 8008192:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800819e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	699b      	ldr	r3, [r3, #24]
 80081a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081a8:	d119      	bne.n	80081de <HAL_SPI_Init+0x112>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80081b2:	d103      	bne.n	80081bc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d008      	beq.n	80081ce <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d10c      	bne.n	80081de <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80081c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081cc:	d107      	bne.n	80081de <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80081dc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d00f      	beq.n	800820a <HAL_SPI_Init+0x13e>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	2b06      	cmp	r3, #6
 80081f0:	d90b      	bls.n	800820a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	430a      	orrs	r2, r1
 8008206:	601a      	str	r2, [r3, #0]
 8008208:	e007      	b.n	800821a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008218:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	69da      	ldr	r2, [r3, #28]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008222:	431a      	orrs	r2, r3
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	431a      	orrs	r2, r3
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800822c:	ea42 0103 	orr.w	r1, r2, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	68da      	ldr	r2, [r3, #12]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	430a      	orrs	r2, r1
 800823a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008244:	431a      	orrs	r2, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800824a:	431a      	orrs	r2, r3
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	699b      	ldr	r3, [r3, #24]
 8008250:	431a      	orrs	r2, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	691b      	ldr	r3, [r3, #16]
 8008256:	431a      	orrs	r2, r3
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	695b      	ldr	r3, [r3, #20]
 800825c:	431a      	orrs	r2, r3
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6a1b      	ldr	r3, [r3, #32]
 8008262:	431a      	orrs	r2, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	431a      	orrs	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800826e:	431a      	orrs	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	431a      	orrs	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800827a:	ea42 0103 	orr.w	r1, r2, r3
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	430a      	orrs	r2, r1
 8008288:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d113      	bne.n	80082ba <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082a4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80082b8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f022 0201 	bic.w	r2, r2, #1
 80082c8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00a      	beq.n	80082ec <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	430a      	orrs	r2, r1
 80082ea:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2201      	movs	r2, #1
 80082f8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80082fc:	2300      	movs	r3, #0
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	40013000 	.word	0x40013000
 800830c:	40003800 	.word	0x40003800
 8008310:	40003c00 	.word	0x40003c00

08008314 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	4613      	mov	r3, r2
 8008320:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008328:	b2db      	uxtb	r3, r3
 800832a:	2b01      	cmp	r3, #1
 800832c:	d001      	beq.n	8008332 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800832e:	2302      	movs	r3, #2
 8008330:	e126      	b.n	8008580 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d002      	beq.n	800833e <HAL_SPI_Transmit_DMA+0x2a>
 8008338:	88fb      	ldrh	r3, [r7, #6]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d101      	bne.n	8008342 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e11e      	b.n	8008580 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008348:	2b01      	cmp	r3, #1
 800834a:	d101      	bne.n	8008350 <HAL_SPI_Transmit_DMA+0x3c>
 800834c:	2302      	movs	r3, #2
 800834e:	e117      	b.n	8008580 <HAL_SPI_Transmit_DMA+0x26c>
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2203      	movs	r2, #3
 800835c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2200      	movs	r2, #0
 8008364:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	68ba      	ldr	r2, [r7, #8]
 800836c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	88fa      	ldrh	r2, [r7, #6]
 8008372:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	88fa      	ldrh	r2, [r7, #6]
 800837a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2200      	movs	r2, #0
 8008382:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2200      	movs	r2, #0
 8008388:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2200      	movs	r2, #0
 800838e:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2200      	movs	r2, #0
 8008394:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2200      	movs	r2, #0
 800839c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80083a8:	d108      	bne.n	80083bc <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083b8:	601a      	str	r2, [r3, #0]
 80083ba:	e009      	b.n	80083d0 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80083ce:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	68db      	ldr	r3, [r3, #12]
 80083d4:	2b0f      	cmp	r3, #15
 80083d6:	d905      	bls.n	80083e4 <HAL_SPI_Transmit_DMA+0xd0>
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80083dc:	699b      	ldr	r3, [r3, #24]
 80083de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083e2:	d10f      	bne.n	8008404 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80083e8:	2b07      	cmp	r3, #7
 80083ea:	d911      	bls.n	8008410 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80083f0:	699b      	ldr	r3, [r3, #24]
 80083f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083f6:	d00b      	beq.n	8008410 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80083fc:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80083fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008402:	d005      	beq.n	8008410 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2200      	movs	r2, #0
 8008408:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e0b7      	b.n	8008580 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	68db      	ldr	r3, [r3, #12]
 8008414:	2b07      	cmp	r3, #7
 8008416:	d820      	bhi.n	800845a <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800841c:	699b      	ldr	r3, [r3, #24]
 800841e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008422:	d109      	bne.n	8008438 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800842a:	b29b      	uxth	r3, r3
 800842c:	3301      	adds	r3, #1
 800842e:	105b      	asrs	r3, r3, #1
 8008430:	b29a      	uxth	r2, r3
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800843c:	699b      	ldr	r3, [r3, #24]
 800843e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008442:	d11e      	bne.n	8008482 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800844a:	b29b      	uxth	r3, r3
 800844c:	3303      	adds	r3, #3
 800844e:	109b      	asrs	r3, r3, #2
 8008450:	b29a      	uxth	r2, r3
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008458:	e013      	b.n	8008482 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	2b0f      	cmp	r3, #15
 8008460:	d80f      	bhi.n	8008482 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008466:	699b      	ldr	r3, [r3, #24]
 8008468:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800846c:	d109      	bne.n	8008482 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008474:	b29b      	uxth	r3, r3
 8008476:	3301      	adds	r3, #1
 8008478:	105b      	asrs	r3, r3, #1
 800847a:	b29a      	uxth	r2, r3
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008486:	4a40      	ldr	r2, [pc, #256]	@ (8008588 <HAL_SPI_Transmit_DMA+0x274>)
 8008488:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800848e:	4a3f      	ldr	r2, [pc, #252]	@ (800858c <HAL_SPI_Transmit_DMA+0x278>)
 8008490:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008496:	4a3e      	ldr	r2, [pc, #248]	@ (8008590 <HAL_SPI_Transmit_DMA+0x27c>)
 8008498:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800849e:	2200      	movs	r2, #0
 80084a0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	689a      	ldr	r2, [r3, #8]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80084b0:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084ba:	4619      	mov	r1, r3
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	3320      	adds	r3, #32
 80084c2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80084ca:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80084cc:	f7f9 fbcc 	bl	8001c68 <HAL_DMA_Start_IT>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d011      	beq.n	80084fa <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80084dc:	f043 0210 	orr.w	r2, r3, #16
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2201      	movs	r2, #1
 80084ea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	e042      	b.n	8008580 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80084fe:	69db      	ldr	r3, [r3, #28]
 8008500:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008504:	d108      	bne.n	8008518 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	6859      	ldr	r1, [r3, #4]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	4b20      	ldr	r3, [pc, #128]	@ (8008594 <HAL_SPI_Transmit_DMA+0x280>)
 8008512:	400b      	ands	r3, r1
 8008514:	6053      	str	r3, [r2, #4]
 8008516:	e009      	b.n	800852c <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	685a      	ldr	r2, [r3, #4]
 800851e:	4b1d      	ldr	r3, [pc, #116]	@ (8008594 <HAL_SPI_Transmit_DMA+0x280>)
 8008520:	4013      	ands	r3, r2
 8008522:	88f9      	ldrh	r1, [r7, #6]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	6812      	ldr	r2, [r2, #0]
 8008528:	430b      	orrs	r3, r1
 800852a:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	689a      	ldr	r2, [r3, #8]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800853a:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	691a      	ldr	r2, [r3, #16]
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 800854a:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	681a      	ldr	r2, [r3, #0]
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f042 0201 	orr.w	r2, r2, #1
 800855a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008564:	d107      	bne.n	8008576 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008574:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2200      	movs	r2, #0
 800857a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800857e:	2300      	movs	r3, #0
}
 8008580:	4618      	mov	r0, r3
 8008582:	3710      	adds	r7, #16
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	08008a0f 	.word	0x08008a0f
 800858c:	080089c9 	.word	0x080089c9
 8008590:	08008a2b 	.word	0x08008a2b
 8008594:	ffff0000 	.word	0xffff0000

08008598 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b08a      	sub	sp, #40	@ 0x28
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	695b      	ldr	r3, [r3, #20]
 80085ae:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80085b0:	6a3a      	ldr	r2, [r7, #32]
 80085b2:	69fb      	ldr	r3, [r7, #28]
 80085b4:	4013      	ands	r3, r2
 80085b6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80085c0:	2300      	movs	r3, #0
 80085c2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80085ca:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	3330      	adds	r3, #48	@ 0x30
 80085d2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d010      	beq.n	8008600 <HAL_SPI_IRQHandler+0x68>
 80085de:	6a3b      	ldr	r3, [r7, #32]
 80085e0:	f003 0308 	and.w	r3, r3, #8
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d00b      	beq.n	8008600 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	699a      	ldr	r2, [r3, #24]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085f6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 f9cd 	bl	8008998 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80085fe:	e192      	b.n	8008926 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008606:	2b00      	cmp	r3, #0
 8008608:	d113      	bne.n	8008632 <HAL_SPI_IRQHandler+0x9a>
 800860a:	69bb      	ldr	r3, [r7, #24]
 800860c:	f003 0320 	and.w	r3, r3, #32
 8008610:	2b00      	cmp	r3, #0
 8008612:	d10e      	bne.n	8008632 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800861a:	2b00      	cmp	r3, #0
 800861c:	d009      	beq.n	8008632 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	4798      	blx	r3
    handled = 1UL;
 800862e:	2301      	movs	r3, #1
 8008630:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008638:	2b00      	cmp	r3, #0
 800863a:	d10f      	bne.n	800865c <HAL_SPI_IRQHandler+0xc4>
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	f003 0301 	and.w	r3, r3, #1
 8008642:	2b00      	cmp	r3, #0
 8008644:	d00a      	beq.n	800865c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800864c:	2b00      	cmp	r3, #0
 800864e:	d105      	bne.n	800865c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	4798      	blx	r3
    handled = 1UL;
 8008658:	2301      	movs	r3, #1
 800865a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800865c:	69bb      	ldr	r3, [r7, #24]
 800865e:	f003 0320 	and.w	r3, r3, #32
 8008662:	2b00      	cmp	r3, #0
 8008664:	d10f      	bne.n	8008686 <HAL_SPI_IRQHandler+0xee>
 8008666:	69bb      	ldr	r3, [r7, #24]
 8008668:	f003 0302 	and.w	r3, r3, #2
 800866c:	2b00      	cmp	r3, #0
 800866e:	d00a      	beq.n	8008686 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008670:	69bb      	ldr	r3, [r7, #24]
 8008672:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008676:	2b00      	cmp	r3, #0
 8008678:	d105      	bne.n	8008686 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	4798      	blx	r3
    handled = 1UL;
 8008682:	2301      	movs	r3, #1
 8008684:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8008686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008688:	2b00      	cmp	r3, #0
 800868a:	f040 8147 	bne.w	800891c <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	f003 0308 	and.w	r3, r3, #8
 8008694:	2b00      	cmp	r3, #0
 8008696:	f000 808b 	beq.w	80087b0 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	699a      	ldr	r2, [r3, #24]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f042 0208 	orr.w	r2, r2, #8
 80086a8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	699a      	ldr	r2, [r3, #24]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f042 0210 	orr.w	r2, r2, #16
 80086b8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	699a      	ldr	r2, [r3, #24]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086c8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	691a      	ldr	r2, [r3, #16]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f022 0208 	bic.w	r2, r2, #8
 80086d8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d13d      	bne.n	8008764 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80086e8:	e036      	b.n	8008758 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	2b0f      	cmp	r3, #15
 80086f0:	d90b      	bls.n	800870a <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80086fc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008702:	1d1a      	adds	r2, r3, #4
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	665a      	str	r2, [r3, #100]	@ 0x64
 8008708:	e01d      	b.n	8008746 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	2b07      	cmp	r3, #7
 8008710:	d90b      	bls.n	800872a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	8812      	ldrh	r2, [r2, #0]
 800871a:	b292      	uxth	r2, r2
 800871c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008722:	1c9a      	adds	r2, r3, #2
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	665a      	str	r2, [r3, #100]	@ 0x64
 8008728:	e00d      	b.n	8008746 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008736:	7812      	ldrb	r2, [r2, #0]
 8008738:	b2d2      	uxtb	r2, r2
 800873a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008740:	1c5a      	adds	r2, r3, #1
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800874c:	b29b      	uxth	r3, r3
 800874e:	3b01      	subs	r3, #1
 8008750:	b29a      	uxth	r2, r3
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800875e:	b29b      	uxth	r3, r3
 8008760:	2b00      	cmp	r3, #0
 8008762:	d1c2      	bne.n	80086ea <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 f99d 	bl	8008aa4 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2201      	movs	r2, #1
 800876e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008778:	2b00      	cmp	r3, #0
 800877a:	d003      	beq.n	8008784 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 f901 	bl	8008984 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008782:	e0d0      	b.n	8008926 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008784:	7cfb      	ldrb	r3, [r7, #19]
 8008786:	2b05      	cmp	r3, #5
 8008788:	d103      	bne.n	8008792 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 f8e6 	bl	800895c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8008790:	e0c6      	b.n	8008920 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008792:	7cfb      	ldrb	r3, [r7, #19]
 8008794:	2b04      	cmp	r3, #4
 8008796:	d103      	bne.n	80087a0 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f000 f8d5 	bl	8008948 <HAL_SPI_RxCpltCallback>
    return;
 800879e:	e0bf      	b.n	8008920 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80087a0:	7cfb      	ldrb	r3, [r7, #19]
 80087a2:	2b03      	cmp	r3, #3
 80087a4:	f040 80bc 	bne.w	8008920 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 f8c3 	bl	8008934 <HAL_SPI_TxCpltCallback>
    return;
 80087ae:	e0b7      	b.n	8008920 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80087b0:	69bb      	ldr	r3, [r7, #24]
 80087b2:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	f000 80b5 	beq.w	8008926 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80087bc:	69bb      	ldr	r3, [r7, #24]
 80087be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d00f      	beq.n	80087e6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087cc:	f043 0204 	orr.w	r2, r3, #4
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	699a      	ldr	r2, [r3, #24]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087e4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80087e6:	69bb      	ldr	r3, [r7, #24]
 80087e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d00f      	beq.n	8008810 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087f6:	f043 0201 	orr.w	r2, r3, #1
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	699a      	ldr	r2, [r3, #24]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800880e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008810:	69bb      	ldr	r3, [r7, #24]
 8008812:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008816:	2b00      	cmp	r3, #0
 8008818:	d00f      	beq.n	800883a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008820:	f043 0208 	orr.w	r2, r3, #8
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	699a      	ldr	r2, [r3, #24]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008838:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	f003 0320 	and.w	r3, r3, #32
 8008840:	2b00      	cmp	r3, #0
 8008842:	d00f      	beq.n	8008864 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800884a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	699a      	ldr	r2, [r3, #24]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f042 0220 	orr.w	r2, r2, #32
 8008862:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800886a:	2b00      	cmp	r3, #0
 800886c:	d05a      	beq.n	8008924 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f022 0201 	bic.w	r2, r2, #1
 800887c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	6919      	ldr	r1, [r3, #16]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	4b28      	ldr	r3, [pc, #160]	@ (800892c <HAL_SPI_IRQHandler+0x394>)
 800888a:	400b      	ands	r3, r1
 800888c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008894:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008898:	d138      	bne.n	800890c <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	689a      	ldr	r2, [r3, #8]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80088a8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d013      	beq.n	80088da <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088b6:	4a1e      	ldr	r2, [pc, #120]	@ (8008930 <HAL_SPI_IRQHandler+0x398>)
 80088b8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088be:	4618      	mov	r0, r3
 80088c0:	f7f9 fc3c 	bl	800213c <HAL_DMA_Abort_IT>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d007      	beq.n	80088da <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d020      	beq.n	8008924 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80088e6:	4a12      	ldr	r2, [pc, #72]	@ (8008930 <HAL_SPI_IRQHandler+0x398>)
 80088e8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80088ee:	4618      	mov	r0, r3
 80088f0:	f7f9 fc24 	bl	800213c <HAL_DMA_Abort_IT>
 80088f4:	4603      	mov	r3, r0
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d014      	beq.n	8008924 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008900:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800890a:	e00b      	b.n	8008924 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 f835 	bl	8008984 <HAL_SPI_ErrorCallback>
    return;
 800891a:	e003      	b.n	8008924 <HAL_SPI_IRQHandler+0x38c>
    return;
 800891c:	bf00      	nop
 800891e:	e002      	b.n	8008926 <HAL_SPI_IRQHandler+0x38e>
    return;
 8008920:	bf00      	nop
 8008922:	e000      	b.n	8008926 <HAL_SPI_IRQHandler+0x38e>
    return;
 8008924:	bf00      	nop
  }
}
 8008926:	3728      	adds	r7, #40	@ 0x28
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}
 800892c:	fffffc94 	.word	0xfffffc94
 8008930:	08008a71 	.word	0x08008a71

08008934 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008934:	b480      	push	{r7}
 8008936:	b083      	sub	sp, #12
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800893c:	bf00      	nop
 800893e:	370c      	adds	r7, #12
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008948:	b480      	push	{r7}
 800894a:	b083      	sub	sp, #12
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008950:	bf00      	nop
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr

0800895c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008964:	bf00      	nop
 8008966:	370c      	adds	r7, #12
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008978:	bf00      	nop
 800897a:	370c      	adds	r7, #12
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr

08008984 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800898c:	bf00      	nop
 800898e:	370c      	adds	r7, #12
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80089a0:	bf00      	nop
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80089ba:	b2db      	uxtb	r3, r3
}
 80089bc:	4618      	mov	r0, r3
 80089be:	370c      	adds	r7, #12
 80089c0:	46bd      	mov	sp, r7
 80089c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c6:	4770      	bx	lr

080089c8 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b084      	sub	sp, #16
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089d4:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80089dc:	b2db      	uxtb	r3, r3
 80089de:	2b07      	cmp	r3, #7
 80089e0:	d011      	beq.n	8008a06 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089e6:	69db      	ldr	r3, [r3, #28]
 80089e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089ec:	d103      	bne.n	80089f6 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 80089ee:	68f8      	ldr	r0, [r7, #12]
 80089f0:	f7ff ffa0 	bl	8008934 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 80089f4:	e007      	b.n	8008a06 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	691a      	ldr	r2, [r3, #16]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f042 0208 	orr.w	r2, r2, #8
 8008a04:	611a      	str	r2, [r3, #16]
}
 8008a06:	bf00      	nop
 8008a08:	3710      	adds	r7, #16
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}

08008a0e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008a0e:	b580      	push	{r7, lr}
 8008a10:	b084      	sub	sp, #16
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a1a:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008a1c:	68f8      	ldr	r0, [r7, #12]
 8008a1e:	f7ff ffa7 	bl	8008970 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008a22:	bf00      	nop
 8008a24:	3710      	adds	r7, #16
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}

08008a2a <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b084      	sub	sp, #16
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a36:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f7fa fcef 	bl	800341c <HAL_DMA_GetError>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b02      	cmp	r3, #2
 8008a42:	d011      	beq.n	8008a68 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8008a44:	68f8      	ldr	r0, [r7, #12]
 8008a46:	f000 f82d 	bl	8008aa4 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a50:	f043 0210 	orr.w	r2, r3, #16
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8008a62:	68f8      	ldr	r0, [r7, #12]
 8008a64:	f7ff ff8e 	bl	8008984 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8008a68:	bf00      	nop
 8008a6a:	3710      	adds	r7, #16
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b084      	sub	sp, #16
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a7c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2200      	movs	r2, #0
 8008a82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2201      	movs	r2, #1
 8008a92:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008a96:	68f8      	ldr	r0, [r7, #12]
 8008a98:	f7ff ff74 	bl	8008984 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008a9c:	bf00      	nop
 8008a9e:	3710      	adds	r7, #16
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}

08008aa4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b085      	sub	sp, #20
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	695b      	ldr	r3, [r3, #20]
 8008ab2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	699a      	ldr	r2, [r3, #24]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f042 0208 	orr.w	r2, r2, #8
 8008ac2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	699a      	ldr	r2, [r3, #24]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f042 0210 	orr.w	r2, r2, #16
 8008ad2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f022 0201 	bic.w	r2, r2, #1
 8008ae2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	6919      	ldr	r1, [r3, #16]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	4b3c      	ldr	r3, [pc, #240]	@ (8008be0 <SPI_CloseTransfer+0x13c>)
 8008af0:	400b      	ands	r3, r1
 8008af2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	689a      	ldr	r2, [r3, #8]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008b02:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	2b04      	cmp	r3, #4
 8008b0e:	d014      	beq.n	8008b3a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f003 0320 	and.w	r3, r3, #32
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d00f      	beq.n	8008b3a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b20:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	699a      	ldr	r2, [r3, #24]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f042 0220 	orr.w	r2, r2, #32
 8008b38:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	2b03      	cmp	r3, #3
 8008b44:	d014      	beq.n	8008b70 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d00f      	beq.n	8008b70 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b56:	f043 0204 	orr.w	r2, r3, #4
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	699a      	ldr	r2, [r3, #24]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b6e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00f      	beq.n	8008b9a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b80:	f043 0201 	orr.w	r2, r3, #1
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	699a      	ldr	r2, [r3, #24]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b98:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d00f      	beq.n	8008bc4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008baa:	f043 0208 	orr.w	r2, r3, #8
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	699a      	ldr	r2, [r3, #24]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bc2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8008bd4:	bf00      	nop
 8008bd6:	3714      	adds	r7, #20
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr
 8008be0:	fffffc90 	.word	0xfffffc90

08008be4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bf0:	095b      	lsrs	r3, r3, #5
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	3307      	adds	r3, #7
 8008c02:	08db      	lsrs	r3, r3, #3
 8008c04:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	68fa      	ldr	r2, [r7, #12]
 8008c0a:	fb02 f303 	mul.w	r3, r2, r3
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3714      	adds	r7, #20
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr

08008c1a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b082      	sub	sp, #8
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d101      	bne.n	8008c2c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c28:	2301      	movs	r3, #1
 8008c2a:	e042      	b.n	8008cb2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d106      	bne.n	8008c44 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 f83b 	bl	8008cba <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2224      	movs	r2, #36	@ 0x24
 8008c48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f022 0201 	bic.w	r2, r2, #1
 8008c5a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d002      	beq.n	8008c6a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 fe9f 	bl	80099a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 f830 	bl	8008cd0 <UART_SetConfig>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d101      	bne.n	8008c7a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	e01b      	b.n	8008cb2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	685a      	ldr	r2, [r3, #4]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008c88:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	689a      	ldr	r2, [r3, #8]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008c98:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	681a      	ldr	r2, [r3, #0]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f042 0201 	orr.w	r2, r2, #1
 8008ca8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f000 ff1e 	bl	8009aec <UART_CheckIdleState>
 8008cb0:	4603      	mov	r3, r0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3708      	adds	r7, #8
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b083      	sub	sp, #12
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8008cc2:	bf00      	nop
 8008cc4:	370c      	adds	r7, #12
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
	...

08008cd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cd4:	b092      	sub	sp, #72	@ 0x48
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	689a      	ldr	r2, [r3, #8]
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	691b      	ldr	r3, [r3, #16]
 8008ce8:	431a      	orrs	r2, r3
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	695b      	ldr	r3, [r3, #20]
 8008cee:	431a      	orrs	r2, r3
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	69db      	ldr	r3, [r3, #28]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	4bbe      	ldr	r3, [pc, #760]	@ (8008ff8 <UART_SetConfig+0x328>)
 8008d00:	4013      	ands	r3, r2
 8008d02:	697a      	ldr	r2, [r7, #20]
 8008d04:	6812      	ldr	r2, [r2, #0]
 8008d06:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008d08:	430b      	orrs	r3, r1
 8008d0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	68da      	ldr	r2, [r3, #12]
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	430a      	orrs	r2, r1
 8008d20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4ab3      	ldr	r2, [pc, #716]	@ (8008ffc <UART_SetConfig+0x32c>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d004      	beq.n	8008d3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	6a1b      	ldr	r3, [r3, #32]
 8008d36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	689a      	ldr	r2, [r3, #8]
 8008d42:	4baf      	ldr	r3, [pc, #700]	@ (8009000 <UART_SetConfig+0x330>)
 8008d44:	4013      	ands	r3, r2
 8008d46:	697a      	ldr	r2, [r7, #20]
 8008d48:	6812      	ldr	r2, [r2, #0]
 8008d4a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008d4c:	430b      	orrs	r3, r1
 8008d4e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d56:	f023 010f 	bic.w	r1, r3, #15
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	430a      	orrs	r2, r1
 8008d64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4aa6      	ldr	r2, [pc, #664]	@ (8009004 <UART_SetConfig+0x334>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d177      	bne.n	8008e60 <UART_SetConfig+0x190>
 8008d70:	4ba5      	ldr	r3, [pc, #660]	@ (8009008 <UART_SetConfig+0x338>)
 8008d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d78:	2b28      	cmp	r3, #40	@ 0x28
 8008d7a:	d86d      	bhi.n	8008e58 <UART_SetConfig+0x188>
 8008d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8008d84 <UART_SetConfig+0xb4>)
 8008d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d82:	bf00      	nop
 8008d84:	08008e29 	.word	0x08008e29
 8008d88:	08008e59 	.word	0x08008e59
 8008d8c:	08008e59 	.word	0x08008e59
 8008d90:	08008e59 	.word	0x08008e59
 8008d94:	08008e59 	.word	0x08008e59
 8008d98:	08008e59 	.word	0x08008e59
 8008d9c:	08008e59 	.word	0x08008e59
 8008da0:	08008e59 	.word	0x08008e59
 8008da4:	08008e31 	.word	0x08008e31
 8008da8:	08008e59 	.word	0x08008e59
 8008dac:	08008e59 	.word	0x08008e59
 8008db0:	08008e59 	.word	0x08008e59
 8008db4:	08008e59 	.word	0x08008e59
 8008db8:	08008e59 	.word	0x08008e59
 8008dbc:	08008e59 	.word	0x08008e59
 8008dc0:	08008e59 	.word	0x08008e59
 8008dc4:	08008e39 	.word	0x08008e39
 8008dc8:	08008e59 	.word	0x08008e59
 8008dcc:	08008e59 	.word	0x08008e59
 8008dd0:	08008e59 	.word	0x08008e59
 8008dd4:	08008e59 	.word	0x08008e59
 8008dd8:	08008e59 	.word	0x08008e59
 8008ddc:	08008e59 	.word	0x08008e59
 8008de0:	08008e59 	.word	0x08008e59
 8008de4:	08008e41 	.word	0x08008e41
 8008de8:	08008e59 	.word	0x08008e59
 8008dec:	08008e59 	.word	0x08008e59
 8008df0:	08008e59 	.word	0x08008e59
 8008df4:	08008e59 	.word	0x08008e59
 8008df8:	08008e59 	.word	0x08008e59
 8008dfc:	08008e59 	.word	0x08008e59
 8008e00:	08008e59 	.word	0x08008e59
 8008e04:	08008e49 	.word	0x08008e49
 8008e08:	08008e59 	.word	0x08008e59
 8008e0c:	08008e59 	.word	0x08008e59
 8008e10:	08008e59 	.word	0x08008e59
 8008e14:	08008e59 	.word	0x08008e59
 8008e18:	08008e59 	.word	0x08008e59
 8008e1c:	08008e59 	.word	0x08008e59
 8008e20:	08008e59 	.word	0x08008e59
 8008e24:	08008e51 	.word	0x08008e51
 8008e28:	2301      	movs	r3, #1
 8008e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e2e:	e326      	b.n	800947e <UART_SetConfig+0x7ae>
 8008e30:	2304      	movs	r3, #4
 8008e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e36:	e322      	b.n	800947e <UART_SetConfig+0x7ae>
 8008e38:	2308      	movs	r3, #8
 8008e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e3e:	e31e      	b.n	800947e <UART_SetConfig+0x7ae>
 8008e40:	2310      	movs	r3, #16
 8008e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e46:	e31a      	b.n	800947e <UART_SetConfig+0x7ae>
 8008e48:	2320      	movs	r3, #32
 8008e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e4e:	e316      	b.n	800947e <UART_SetConfig+0x7ae>
 8008e50:	2340      	movs	r3, #64	@ 0x40
 8008e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e56:	e312      	b.n	800947e <UART_SetConfig+0x7ae>
 8008e58:	2380      	movs	r3, #128	@ 0x80
 8008e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e5e:	e30e      	b.n	800947e <UART_SetConfig+0x7ae>
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a69      	ldr	r2, [pc, #420]	@ (800900c <UART_SetConfig+0x33c>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d130      	bne.n	8008ecc <UART_SetConfig+0x1fc>
 8008e6a:	4b67      	ldr	r3, [pc, #412]	@ (8009008 <UART_SetConfig+0x338>)
 8008e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e6e:	f003 0307 	and.w	r3, r3, #7
 8008e72:	2b05      	cmp	r3, #5
 8008e74:	d826      	bhi.n	8008ec4 <UART_SetConfig+0x1f4>
 8008e76:	a201      	add	r2, pc, #4	@ (adr r2, 8008e7c <UART_SetConfig+0x1ac>)
 8008e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e7c:	08008e95 	.word	0x08008e95
 8008e80:	08008e9d 	.word	0x08008e9d
 8008e84:	08008ea5 	.word	0x08008ea5
 8008e88:	08008ead 	.word	0x08008ead
 8008e8c:	08008eb5 	.word	0x08008eb5
 8008e90:	08008ebd 	.word	0x08008ebd
 8008e94:	2300      	movs	r3, #0
 8008e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e9a:	e2f0      	b.n	800947e <UART_SetConfig+0x7ae>
 8008e9c:	2304      	movs	r3, #4
 8008e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ea2:	e2ec      	b.n	800947e <UART_SetConfig+0x7ae>
 8008ea4:	2308      	movs	r3, #8
 8008ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eaa:	e2e8      	b.n	800947e <UART_SetConfig+0x7ae>
 8008eac:	2310      	movs	r3, #16
 8008eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eb2:	e2e4      	b.n	800947e <UART_SetConfig+0x7ae>
 8008eb4:	2320      	movs	r3, #32
 8008eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eba:	e2e0      	b.n	800947e <UART_SetConfig+0x7ae>
 8008ebc:	2340      	movs	r3, #64	@ 0x40
 8008ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ec2:	e2dc      	b.n	800947e <UART_SetConfig+0x7ae>
 8008ec4:	2380      	movs	r3, #128	@ 0x80
 8008ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eca:	e2d8      	b.n	800947e <UART_SetConfig+0x7ae>
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a4f      	ldr	r2, [pc, #316]	@ (8009010 <UART_SetConfig+0x340>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d130      	bne.n	8008f38 <UART_SetConfig+0x268>
 8008ed6:	4b4c      	ldr	r3, [pc, #304]	@ (8009008 <UART_SetConfig+0x338>)
 8008ed8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008eda:	f003 0307 	and.w	r3, r3, #7
 8008ede:	2b05      	cmp	r3, #5
 8008ee0:	d826      	bhi.n	8008f30 <UART_SetConfig+0x260>
 8008ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ee8 <UART_SetConfig+0x218>)
 8008ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ee8:	08008f01 	.word	0x08008f01
 8008eec:	08008f09 	.word	0x08008f09
 8008ef0:	08008f11 	.word	0x08008f11
 8008ef4:	08008f19 	.word	0x08008f19
 8008ef8:	08008f21 	.word	0x08008f21
 8008efc:	08008f29 	.word	0x08008f29
 8008f00:	2300      	movs	r3, #0
 8008f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f06:	e2ba      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f08:	2304      	movs	r3, #4
 8008f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f0e:	e2b6      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f10:	2308      	movs	r3, #8
 8008f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f16:	e2b2      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f18:	2310      	movs	r3, #16
 8008f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f1e:	e2ae      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f20:	2320      	movs	r3, #32
 8008f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f26:	e2aa      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f28:	2340      	movs	r3, #64	@ 0x40
 8008f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f2e:	e2a6      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f30:	2380      	movs	r3, #128	@ 0x80
 8008f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f36:	e2a2      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a35      	ldr	r2, [pc, #212]	@ (8009014 <UART_SetConfig+0x344>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d130      	bne.n	8008fa4 <UART_SetConfig+0x2d4>
 8008f42:	4b31      	ldr	r3, [pc, #196]	@ (8009008 <UART_SetConfig+0x338>)
 8008f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f46:	f003 0307 	and.w	r3, r3, #7
 8008f4a:	2b05      	cmp	r3, #5
 8008f4c:	d826      	bhi.n	8008f9c <UART_SetConfig+0x2cc>
 8008f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f54 <UART_SetConfig+0x284>)
 8008f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f54:	08008f6d 	.word	0x08008f6d
 8008f58:	08008f75 	.word	0x08008f75
 8008f5c:	08008f7d 	.word	0x08008f7d
 8008f60:	08008f85 	.word	0x08008f85
 8008f64:	08008f8d 	.word	0x08008f8d
 8008f68:	08008f95 	.word	0x08008f95
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f72:	e284      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f74:	2304      	movs	r3, #4
 8008f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f7a:	e280      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f7c:	2308      	movs	r3, #8
 8008f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f82:	e27c      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f84:	2310      	movs	r3, #16
 8008f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f8a:	e278      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f8c:	2320      	movs	r3, #32
 8008f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f92:	e274      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f94:	2340      	movs	r3, #64	@ 0x40
 8008f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f9a:	e270      	b.n	800947e <UART_SetConfig+0x7ae>
 8008f9c:	2380      	movs	r3, #128	@ 0x80
 8008f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fa2:	e26c      	b.n	800947e <UART_SetConfig+0x7ae>
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8009018 <UART_SetConfig+0x348>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d142      	bne.n	8009034 <UART_SetConfig+0x364>
 8008fae:	4b16      	ldr	r3, [pc, #88]	@ (8009008 <UART_SetConfig+0x338>)
 8008fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fb2:	f003 0307 	and.w	r3, r3, #7
 8008fb6:	2b05      	cmp	r3, #5
 8008fb8:	d838      	bhi.n	800902c <UART_SetConfig+0x35c>
 8008fba:	a201      	add	r2, pc, #4	@ (adr r2, 8008fc0 <UART_SetConfig+0x2f0>)
 8008fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc0:	08008fd9 	.word	0x08008fd9
 8008fc4:	08008fe1 	.word	0x08008fe1
 8008fc8:	08008fe9 	.word	0x08008fe9
 8008fcc:	08008ff1 	.word	0x08008ff1
 8008fd0:	0800901d 	.word	0x0800901d
 8008fd4:	08009025 	.word	0x08009025
 8008fd8:	2300      	movs	r3, #0
 8008fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fde:	e24e      	b.n	800947e <UART_SetConfig+0x7ae>
 8008fe0:	2304      	movs	r3, #4
 8008fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fe6:	e24a      	b.n	800947e <UART_SetConfig+0x7ae>
 8008fe8:	2308      	movs	r3, #8
 8008fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fee:	e246      	b.n	800947e <UART_SetConfig+0x7ae>
 8008ff0:	2310      	movs	r3, #16
 8008ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ff6:	e242      	b.n	800947e <UART_SetConfig+0x7ae>
 8008ff8:	cfff69f3 	.word	0xcfff69f3
 8008ffc:	58000c00 	.word	0x58000c00
 8009000:	11fff4ff 	.word	0x11fff4ff
 8009004:	40011000 	.word	0x40011000
 8009008:	58024400 	.word	0x58024400
 800900c:	40004400 	.word	0x40004400
 8009010:	40004800 	.word	0x40004800
 8009014:	40004c00 	.word	0x40004c00
 8009018:	40005000 	.word	0x40005000
 800901c:	2320      	movs	r3, #32
 800901e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009022:	e22c      	b.n	800947e <UART_SetConfig+0x7ae>
 8009024:	2340      	movs	r3, #64	@ 0x40
 8009026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800902a:	e228      	b.n	800947e <UART_SetConfig+0x7ae>
 800902c:	2380      	movs	r3, #128	@ 0x80
 800902e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009032:	e224      	b.n	800947e <UART_SetConfig+0x7ae>
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4ab1      	ldr	r2, [pc, #708]	@ (8009300 <UART_SetConfig+0x630>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d176      	bne.n	800912c <UART_SetConfig+0x45c>
 800903e:	4bb1      	ldr	r3, [pc, #708]	@ (8009304 <UART_SetConfig+0x634>)
 8009040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009042:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009046:	2b28      	cmp	r3, #40	@ 0x28
 8009048:	d86c      	bhi.n	8009124 <UART_SetConfig+0x454>
 800904a:	a201      	add	r2, pc, #4	@ (adr r2, 8009050 <UART_SetConfig+0x380>)
 800904c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009050:	080090f5 	.word	0x080090f5
 8009054:	08009125 	.word	0x08009125
 8009058:	08009125 	.word	0x08009125
 800905c:	08009125 	.word	0x08009125
 8009060:	08009125 	.word	0x08009125
 8009064:	08009125 	.word	0x08009125
 8009068:	08009125 	.word	0x08009125
 800906c:	08009125 	.word	0x08009125
 8009070:	080090fd 	.word	0x080090fd
 8009074:	08009125 	.word	0x08009125
 8009078:	08009125 	.word	0x08009125
 800907c:	08009125 	.word	0x08009125
 8009080:	08009125 	.word	0x08009125
 8009084:	08009125 	.word	0x08009125
 8009088:	08009125 	.word	0x08009125
 800908c:	08009125 	.word	0x08009125
 8009090:	08009105 	.word	0x08009105
 8009094:	08009125 	.word	0x08009125
 8009098:	08009125 	.word	0x08009125
 800909c:	08009125 	.word	0x08009125
 80090a0:	08009125 	.word	0x08009125
 80090a4:	08009125 	.word	0x08009125
 80090a8:	08009125 	.word	0x08009125
 80090ac:	08009125 	.word	0x08009125
 80090b0:	0800910d 	.word	0x0800910d
 80090b4:	08009125 	.word	0x08009125
 80090b8:	08009125 	.word	0x08009125
 80090bc:	08009125 	.word	0x08009125
 80090c0:	08009125 	.word	0x08009125
 80090c4:	08009125 	.word	0x08009125
 80090c8:	08009125 	.word	0x08009125
 80090cc:	08009125 	.word	0x08009125
 80090d0:	08009115 	.word	0x08009115
 80090d4:	08009125 	.word	0x08009125
 80090d8:	08009125 	.word	0x08009125
 80090dc:	08009125 	.word	0x08009125
 80090e0:	08009125 	.word	0x08009125
 80090e4:	08009125 	.word	0x08009125
 80090e8:	08009125 	.word	0x08009125
 80090ec:	08009125 	.word	0x08009125
 80090f0:	0800911d 	.word	0x0800911d
 80090f4:	2301      	movs	r3, #1
 80090f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090fa:	e1c0      	b.n	800947e <UART_SetConfig+0x7ae>
 80090fc:	2304      	movs	r3, #4
 80090fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009102:	e1bc      	b.n	800947e <UART_SetConfig+0x7ae>
 8009104:	2308      	movs	r3, #8
 8009106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800910a:	e1b8      	b.n	800947e <UART_SetConfig+0x7ae>
 800910c:	2310      	movs	r3, #16
 800910e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009112:	e1b4      	b.n	800947e <UART_SetConfig+0x7ae>
 8009114:	2320      	movs	r3, #32
 8009116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800911a:	e1b0      	b.n	800947e <UART_SetConfig+0x7ae>
 800911c:	2340      	movs	r3, #64	@ 0x40
 800911e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009122:	e1ac      	b.n	800947e <UART_SetConfig+0x7ae>
 8009124:	2380      	movs	r3, #128	@ 0x80
 8009126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800912a:	e1a8      	b.n	800947e <UART_SetConfig+0x7ae>
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a75      	ldr	r2, [pc, #468]	@ (8009308 <UART_SetConfig+0x638>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d130      	bne.n	8009198 <UART_SetConfig+0x4c8>
 8009136:	4b73      	ldr	r3, [pc, #460]	@ (8009304 <UART_SetConfig+0x634>)
 8009138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800913a:	f003 0307 	and.w	r3, r3, #7
 800913e:	2b05      	cmp	r3, #5
 8009140:	d826      	bhi.n	8009190 <UART_SetConfig+0x4c0>
 8009142:	a201      	add	r2, pc, #4	@ (adr r2, 8009148 <UART_SetConfig+0x478>)
 8009144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009148:	08009161 	.word	0x08009161
 800914c:	08009169 	.word	0x08009169
 8009150:	08009171 	.word	0x08009171
 8009154:	08009179 	.word	0x08009179
 8009158:	08009181 	.word	0x08009181
 800915c:	08009189 	.word	0x08009189
 8009160:	2300      	movs	r3, #0
 8009162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009166:	e18a      	b.n	800947e <UART_SetConfig+0x7ae>
 8009168:	2304      	movs	r3, #4
 800916a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800916e:	e186      	b.n	800947e <UART_SetConfig+0x7ae>
 8009170:	2308      	movs	r3, #8
 8009172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009176:	e182      	b.n	800947e <UART_SetConfig+0x7ae>
 8009178:	2310      	movs	r3, #16
 800917a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800917e:	e17e      	b.n	800947e <UART_SetConfig+0x7ae>
 8009180:	2320      	movs	r3, #32
 8009182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009186:	e17a      	b.n	800947e <UART_SetConfig+0x7ae>
 8009188:	2340      	movs	r3, #64	@ 0x40
 800918a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800918e:	e176      	b.n	800947e <UART_SetConfig+0x7ae>
 8009190:	2380      	movs	r3, #128	@ 0x80
 8009192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009196:	e172      	b.n	800947e <UART_SetConfig+0x7ae>
 8009198:	697b      	ldr	r3, [r7, #20]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a5b      	ldr	r2, [pc, #364]	@ (800930c <UART_SetConfig+0x63c>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d130      	bne.n	8009204 <UART_SetConfig+0x534>
 80091a2:	4b58      	ldr	r3, [pc, #352]	@ (8009304 <UART_SetConfig+0x634>)
 80091a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091a6:	f003 0307 	and.w	r3, r3, #7
 80091aa:	2b05      	cmp	r3, #5
 80091ac:	d826      	bhi.n	80091fc <UART_SetConfig+0x52c>
 80091ae:	a201      	add	r2, pc, #4	@ (adr r2, 80091b4 <UART_SetConfig+0x4e4>)
 80091b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b4:	080091cd 	.word	0x080091cd
 80091b8:	080091d5 	.word	0x080091d5
 80091bc:	080091dd 	.word	0x080091dd
 80091c0:	080091e5 	.word	0x080091e5
 80091c4:	080091ed 	.word	0x080091ed
 80091c8:	080091f5 	.word	0x080091f5
 80091cc:	2300      	movs	r3, #0
 80091ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091d2:	e154      	b.n	800947e <UART_SetConfig+0x7ae>
 80091d4:	2304      	movs	r3, #4
 80091d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091da:	e150      	b.n	800947e <UART_SetConfig+0x7ae>
 80091dc:	2308      	movs	r3, #8
 80091de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091e2:	e14c      	b.n	800947e <UART_SetConfig+0x7ae>
 80091e4:	2310      	movs	r3, #16
 80091e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ea:	e148      	b.n	800947e <UART_SetConfig+0x7ae>
 80091ec:	2320      	movs	r3, #32
 80091ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091f2:	e144      	b.n	800947e <UART_SetConfig+0x7ae>
 80091f4:	2340      	movs	r3, #64	@ 0x40
 80091f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091fa:	e140      	b.n	800947e <UART_SetConfig+0x7ae>
 80091fc:	2380      	movs	r3, #128	@ 0x80
 80091fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009202:	e13c      	b.n	800947e <UART_SetConfig+0x7ae>
 8009204:	697b      	ldr	r3, [r7, #20]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a41      	ldr	r2, [pc, #260]	@ (8009310 <UART_SetConfig+0x640>)
 800920a:	4293      	cmp	r3, r2
 800920c:	f040 8082 	bne.w	8009314 <UART_SetConfig+0x644>
 8009210:	4b3c      	ldr	r3, [pc, #240]	@ (8009304 <UART_SetConfig+0x634>)
 8009212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009214:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009218:	2b28      	cmp	r3, #40	@ 0x28
 800921a:	d86d      	bhi.n	80092f8 <UART_SetConfig+0x628>
 800921c:	a201      	add	r2, pc, #4	@ (adr r2, 8009224 <UART_SetConfig+0x554>)
 800921e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009222:	bf00      	nop
 8009224:	080092c9 	.word	0x080092c9
 8009228:	080092f9 	.word	0x080092f9
 800922c:	080092f9 	.word	0x080092f9
 8009230:	080092f9 	.word	0x080092f9
 8009234:	080092f9 	.word	0x080092f9
 8009238:	080092f9 	.word	0x080092f9
 800923c:	080092f9 	.word	0x080092f9
 8009240:	080092f9 	.word	0x080092f9
 8009244:	080092d1 	.word	0x080092d1
 8009248:	080092f9 	.word	0x080092f9
 800924c:	080092f9 	.word	0x080092f9
 8009250:	080092f9 	.word	0x080092f9
 8009254:	080092f9 	.word	0x080092f9
 8009258:	080092f9 	.word	0x080092f9
 800925c:	080092f9 	.word	0x080092f9
 8009260:	080092f9 	.word	0x080092f9
 8009264:	080092d9 	.word	0x080092d9
 8009268:	080092f9 	.word	0x080092f9
 800926c:	080092f9 	.word	0x080092f9
 8009270:	080092f9 	.word	0x080092f9
 8009274:	080092f9 	.word	0x080092f9
 8009278:	080092f9 	.word	0x080092f9
 800927c:	080092f9 	.word	0x080092f9
 8009280:	080092f9 	.word	0x080092f9
 8009284:	080092e1 	.word	0x080092e1
 8009288:	080092f9 	.word	0x080092f9
 800928c:	080092f9 	.word	0x080092f9
 8009290:	080092f9 	.word	0x080092f9
 8009294:	080092f9 	.word	0x080092f9
 8009298:	080092f9 	.word	0x080092f9
 800929c:	080092f9 	.word	0x080092f9
 80092a0:	080092f9 	.word	0x080092f9
 80092a4:	080092e9 	.word	0x080092e9
 80092a8:	080092f9 	.word	0x080092f9
 80092ac:	080092f9 	.word	0x080092f9
 80092b0:	080092f9 	.word	0x080092f9
 80092b4:	080092f9 	.word	0x080092f9
 80092b8:	080092f9 	.word	0x080092f9
 80092bc:	080092f9 	.word	0x080092f9
 80092c0:	080092f9 	.word	0x080092f9
 80092c4:	080092f1 	.word	0x080092f1
 80092c8:	2301      	movs	r3, #1
 80092ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ce:	e0d6      	b.n	800947e <UART_SetConfig+0x7ae>
 80092d0:	2304      	movs	r3, #4
 80092d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092d6:	e0d2      	b.n	800947e <UART_SetConfig+0x7ae>
 80092d8:	2308      	movs	r3, #8
 80092da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092de:	e0ce      	b.n	800947e <UART_SetConfig+0x7ae>
 80092e0:	2310      	movs	r3, #16
 80092e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092e6:	e0ca      	b.n	800947e <UART_SetConfig+0x7ae>
 80092e8:	2320      	movs	r3, #32
 80092ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ee:	e0c6      	b.n	800947e <UART_SetConfig+0x7ae>
 80092f0:	2340      	movs	r3, #64	@ 0x40
 80092f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092f6:	e0c2      	b.n	800947e <UART_SetConfig+0x7ae>
 80092f8:	2380      	movs	r3, #128	@ 0x80
 80092fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092fe:	e0be      	b.n	800947e <UART_SetConfig+0x7ae>
 8009300:	40011400 	.word	0x40011400
 8009304:	58024400 	.word	0x58024400
 8009308:	40007800 	.word	0x40007800
 800930c:	40007c00 	.word	0x40007c00
 8009310:	40011800 	.word	0x40011800
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4aad      	ldr	r2, [pc, #692]	@ (80095d0 <UART_SetConfig+0x900>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d176      	bne.n	800940c <UART_SetConfig+0x73c>
 800931e:	4bad      	ldr	r3, [pc, #692]	@ (80095d4 <UART_SetConfig+0x904>)
 8009320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009322:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009326:	2b28      	cmp	r3, #40	@ 0x28
 8009328:	d86c      	bhi.n	8009404 <UART_SetConfig+0x734>
 800932a:	a201      	add	r2, pc, #4	@ (adr r2, 8009330 <UART_SetConfig+0x660>)
 800932c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009330:	080093d5 	.word	0x080093d5
 8009334:	08009405 	.word	0x08009405
 8009338:	08009405 	.word	0x08009405
 800933c:	08009405 	.word	0x08009405
 8009340:	08009405 	.word	0x08009405
 8009344:	08009405 	.word	0x08009405
 8009348:	08009405 	.word	0x08009405
 800934c:	08009405 	.word	0x08009405
 8009350:	080093dd 	.word	0x080093dd
 8009354:	08009405 	.word	0x08009405
 8009358:	08009405 	.word	0x08009405
 800935c:	08009405 	.word	0x08009405
 8009360:	08009405 	.word	0x08009405
 8009364:	08009405 	.word	0x08009405
 8009368:	08009405 	.word	0x08009405
 800936c:	08009405 	.word	0x08009405
 8009370:	080093e5 	.word	0x080093e5
 8009374:	08009405 	.word	0x08009405
 8009378:	08009405 	.word	0x08009405
 800937c:	08009405 	.word	0x08009405
 8009380:	08009405 	.word	0x08009405
 8009384:	08009405 	.word	0x08009405
 8009388:	08009405 	.word	0x08009405
 800938c:	08009405 	.word	0x08009405
 8009390:	080093ed 	.word	0x080093ed
 8009394:	08009405 	.word	0x08009405
 8009398:	08009405 	.word	0x08009405
 800939c:	08009405 	.word	0x08009405
 80093a0:	08009405 	.word	0x08009405
 80093a4:	08009405 	.word	0x08009405
 80093a8:	08009405 	.word	0x08009405
 80093ac:	08009405 	.word	0x08009405
 80093b0:	080093f5 	.word	0x080093f5
 80093b4:	08009405 	.word	0x08009405
 80093b8:	08009405 	.word	0x08009405
 80093bc:	08009405 	.word	0x08009405
 80093c0:	08009405 	.word	0x08009405
 80093c4:	08009405 	.word	0x08009405
 80093c8:	08009405 	.word	0x08009405
 80093cc:	08009405 	.word	0x08009405
 80093d0:	080093fd 	.word	0x080093fd
 80093d4:	2301      	movs	r3, #1
 80093d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093da:	e050      	b.n	800947e <UART_SetConfig+0x7ae>
 80093dc:	2304      	movs	r3, #4
 80093de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093e2:	e04c      	b.n	800947e <UART_SetConfig+0x7ae>
 80093e4:	2308      	movs	r3, #8
 80093e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ea:	e048      	b.n	800947e <UART_SetConfig+0x7ae>
 80093ec:	2310      	movs	r3, #16
 80093ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093f2:	e044      	b.n	800947e <UART_SetConfig+0x7ae>
 80093f4:	2320      	movs	r3, #32
 80093f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fa:	e040      	b.n	800947e <UART_SetConfig+0x7ae>
 80093fc:	2340      	movs	r3, #64	@ 0x40
 80093fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009402:	e03c      	b.n	800947e <UART_SetConfig+0x7ae>
 8009404:	2380      	movs	r3, #128	@ 0x80
 8009406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800940a:	e038      	b.n	800947e <UART_SetConfig+0x7ae>
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a71      	ldr	r2, [pc, #452]	@ (80095d8 <UART_SetConfig+0x908>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d130      	bne.n	8009478 <UART_SetConfig+0x7a8>
 8009416:	4b6f      	ldr	r3, [pc, #444]	@ (80095d4 <UART_SetConfig+0x904>)
 8009418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800941a:	f003 0307 	and.w	r3, r3, #7
 800941e:	2b05      	cmp	r3, #5
 8009420:	d826      	bhi.n	8009470 <UART_SetConfig+0x7a0>
 8009422:	a201      	add	r2, pc, #4	@ (adr r2, 8009428 <UART_SetConfig+0x758>)
 8009424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009428:	08009441 	.word	0x08009441
 800942c:	08009449 	.word	0x08009449
 8009430:	08009451 	.word	0x08009451
 8009434:	08009459 	.word	0x08009459
 8009438:	08009461 	.word	0x08009461
 800943c:	08009469 	.word	0x08009469
 8009440:	2302      	movs	r3, #2
 8009442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009446:	e01a      	b.n	800947e <UART_SetConfig+0x7ae>
 8009448:	2304      	movs	r3, #4
 800944a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800944e:	e016      	b.n	800947e <UART_SetConfig+0x7ae>
 8009450:	2308      	movs	r3, #8
 8009452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009456:	e012      	b.n	800947e <UART_SetConfig+0x7ae>
 8009458:	2310      	movs	r3, #16
 800945a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800945e:	e00e      	b.n	800947e <UART_SetConfig+0x7ae>
 8009460:	2320      	movs	r3, #32
 8009462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009466:	e00a      	b.n	800947e <UART_SetConfig+0x7ae>
 8009468:	2340      	movs	r3, #64	@ 0x40
 800946a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800946e:	e006      	b.n	800947e <UART_SetConfig+0x7ae>
 8009470:	2380      	movs	r3, #128	@ 0x80
 8009472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009476:	e002      	b.n	800947e <UART_SetConfig+0x7ae>
 8009478:	2380      	movs	r3, #128	@ 0x80
 800947a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a55      	ldr	r2, [pc, #340]	@ (80095d8 <UART_SetConfig+0x908>)
 8009484:	4293      	cmp	r3, r2
 8009486:	f040 80f8 	bne.w	800967a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800948a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800948e:	2b20      	cmp	r3, #32
 8009490:	dc46      	bgt.n	8009520 <UART_SetConfig+0x850>
 8009492:	2b02      	cmp	r3, #2
 8009494:	db75      	blt.n	8009582 <UART_SetConfig+0x8b2>
 8009496:	3b02      	subs	r3, #2
 8009498:	2b1e      	cmp	r3, #30
 800949a:	d872      	bhi.n	8009582 <UART_SetConfig+0x8b2>
 800949c:	a201      	add	r2, pc, #4	@ (adr r2, 80094a4 <UART_SetConfig+0x7d4>)
 800949e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a2:	bf00      	nop
 80094a4:	08009527 	.word	0x08009527
 80094a8:	08009583 	.word	0x08009583
 80094ac:	0800952f 	.word	0x0800952f
 80094b0:	08009583 	.word	0x08009583
 80094b4:	08009583 	.word	0x08009583
 80094b8:	08009583 	.word	0x08009583
 80094bc:	0800953f 	.word	0x0800953f
 80094c0:	08009583 	.word	0x08009583
 80094c4:	08009583 	.word	0x08009583
 80094c8:	08009583 	.word	0x08009583
 80094cc:	08009583 	.word	0x08009583
 80094d0:	08009583 	.word	0x08009583
 80094d4:	08009583 	.word	0x08009583
 80094d8:	08009583 	.word	0x08009583
 80094dc:	0800954f 	.word	0x0800954f
 80094e0:	08009583 	.word	0x08009583
 80094e4:	08009583 	.word	0x08009583
 80094e8:	08009583 	.word	0x08009583
 80094ec:	08009583 	.word	0x08009583
 80094f0:	08009583 	.word	0x08009583
 80094f4:	08009583 	.word	0x08009583
 80094f8:	08009583 	.word	0x08009583
 80094fc:	08009583 	.word	0x08009583
 8009500:	08009583 	.word	0x08009583
 8009504:	08009583 	.word	0x08009583
 8009508:	08009583 	.word	0x08009583
 800950c:	08009583 	.word	0x08009583
 8009510:	08009583 	.word	0x08009583
 8009514:	08009583 	.word	0x08009583
 8009518:	08009583 	.word	0x08009583
 800951c:	08009575 	.word	0x08009575
 8009520:	2b40      	cmp	r3, #64	@ 0x40
 8009522:	d02a      	beq.n	800957a <UART_SetConfig+0x8aa>
 8009524:	e02d      	b.n	8009582 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009526:	f7fe f9af 	bl	8007888 <HAL_RCCEx_GetD3PCLK1Freq>
 800952a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800952c:	e02f      	b.n	800958e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800952e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009532:	4618      	mov	r0, r3
 8009534:	f7fe f9be 	bl	80078b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800953a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800953c:	e027      	b.n	800958e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800953e:	f107 0318 	add.w	r3, r7, #24
 8009542:	4618      	mov	r0, r3
 8009544:	f7fe fb0a 	bl	8007b5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800954c:	e01f      	b.n	800958e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800954e:	4b21      	ldr	r3, [pc, #132]	@ (80095d4 <UART_SetConfig+0x904>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f003 0320 	and.w	r3, r3, #32
 8009556:	2b00      	cmp	r3, #0
 8009558:	d009      	beq.n	800956e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800955a:	4b1e      	ldr	r3, [pc, #120]	@ (80095d4 <UART_SetConfig+0x904>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	08db      	lsrs	r3, r3, #3
 8009560:	f003 0303 	and.w	r3, r3, #3
 8009564:	4a1d      	ldr	r2, [pc, #116]	@ (80095dc <UART_SetConfig+0x90c>)
 8009566:	fa22 f303 	lsr.w	r3, r2, r3
 800956a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800956c:	e00f      	b.n	800958e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800956e:	4b1b      	ldr	r3, [pc, #108]	@ (80095dc <UART_SetConfig+0x90c>)
 8009570:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009572:	e00c      	b.n	800958e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009574:	4b1a      	ldr	r3, [pc, #104]	@ (80095e0 <UART_SetConfig+0x910>)
 8009576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009578:	e009      	b.n	800958e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800957a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800957e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009580:	e005      	b.n	800958e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009582:	2300      	movs	r3, #0
 8009584:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009586:	2301      	movs	r3, #1
 8009588:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800958c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800958e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009590:	2b00      	cmp	r3, #0
 8009592:	f000 81ee 	beq.w	8009972 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009596:	697b      	ldr	r3, [r7, #20]
 8009598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800959a:	4a12      	ldr	r2, [pc, #72]	@ (80095e4 <UART_SetConfig+0x914>)
 800959c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095a0:	461a      	mov	r2, r3
 80095a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80095a8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	685a      	ldr	r2, [r3, #4]
 80095ae:	4613      	mov	r3, r2
 80095b0:	005b      	lsls	r3, r3, #1
 80095b2:	4413      	add	r3, r2
 80095b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d305      	bcc.n	80095c6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d910      	bls.n	80095e8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80095cc:	e1d1      	b.n	8009972 <UART_SetConfig+0xca2>
 80095ce:	bf00      	nop
 80095d0:	40011c00 	.word	0x40011c00
 80095d4:	58024400 	.word	0x58024400
 80095d8:	58000c00 	.word	0x58000c00
 80095dc:	03d09000 	.word	0x03d09000
 80095e0:	003d0900 	.word	0x003d0900
 80095e4:	0800dd38 	.word	0x0800dd38
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ea:	2200      	movs	r2, #0
 80095ec:	60bb      	str	r3, [r7, #8]
 80095ee:	60fa      	str	r2, [r7, #12]
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095f4:	4ac0      	ldr	r2, [pc, #768]	@ (80098f8 <UART_SetConfig+0xc28>)
 80095f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	2200      	movs	r2, #0
 80095fe:	603b      	str	r3, [r7, #0]
 8009600:	607a      	str	r2, [r7, #4]
 8009602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009606:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800960a:	f7f6 fe7f 	bl	800030c <__aeabi_uldivmod>
 800960e:	4602      	mov	r2, r0
 8009610:	460b      	mov	r3, r1
 8009612:	4610      	mov	r0, r2
 8009614:	4619      	mov	r1, r3
 8009616:	f04f 0200 	mov.w	r2, #0
 800961a:	f04f 0300 	mov.w	r3, #0
 800961e:	020b      	lsls	r3, r1, #8
 8009620:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009624:	0202      	lsls	r2, r0, #8
 8009626:	6979      	ldr	r1, [r7, #20]
 8009628:	6849      	ldr	r1, [r1, #4]
 800962a:	0849      	lsrs	r1, r1, #1
 800962c:	2000      	movs	r0, #0
 800962e:	460c      	mov	r4, r1
 8009630:	4605      	mov	r5, r0
 8009632:	eb12 0804 	adds.w	r8, r2, r4
 8009636:	eb43 0905 	adc.w	r9, r3, r5
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	469a      	mov	sl, r3
 8009642:	4693      	mov	fp, r2
 8009644:	4652      	mov	r2, sl
 8009646:	465b      	mov	r3, fp
 8009648:	4640      	mov	r0, r8
 800964a:	4649      	mov	r1, r9
 800964c:	f7f6 fe5e 	bl	800030c <__aeabi_uldivmod>
 8009650:	4602      	mov	r2, r0
 8009652:	460b      	mov	r3, r1
 8009654:	4613      	mov	r3, r2
 8009656:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800965a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800965e:	d308      	bcc.n	8009672 <UART_SetConfig+0x9a2>
 8009660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009662:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009666:	d204      	bcs.n	8009672 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800966e:	60da      	str	r2, [r3, #12]
 8009670:	e17f      	b.n	8009972 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009678:	e17b      	b.n	8009972 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	69db      	ldr	r3, [r3, #28]
 800967e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009682:	f040 80bd 	bne.w	8009800 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8009686:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800968a:	2b20      	cmp	r3, #32
 800968c:	dc48      	bgt.n	8009720 <UART_SetConfig+0xa50>
 800968e:	2b00      	cmp	r3, #0
 8009690:	db7b      	blt.n	800978a <UART_SetConfig+0xaba>
 8009692:	2b20      	cmp	r3, #32
 8009694:	d879      	bhi.n	800978a <UART_SetConfig+0xaba>
 8009696:	a201      	add	r2, pc, #4	@ (adr r2, 800969c <UART_SetConfig+0x9cc>)
 8009698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800969c:	08009727 	.word	0x08009727
 80096a0:	0800972f 	.word	0x0800972f
 80096a4:	0800978b 	.word	0x0800978b
 80096a8:	0800978b 	.word	0x0800978b
 80096ac:	08009737 	.word	0x08009737
 80096b0:	0800978b 	.word	0x0800978b
 80096b4:	0800978b 	.word	0x0800978b
 80096b8:	0800978b 	.word	0x0800978b
 80096bc:	08009747 	.word	0x08009747
 80096c0:	0800978b 	.word	0x0800978b
 80096c4:	0800978b 	.word	0x0800978b
 80096c8:	0800978b 	.word	0x0800978b
 80096cc:	0800978b 	.word	0x0800978b
 80096d0:	0800978b 	.word	0x0800978b
 80096d4:	0800978b 	.word	0x0800978b
 80096d8:	0800978b 	.word	0x0800978b
 80096dc:	08009757 	.word	0x08009757
 80096e0:	0800978b 	.word	0x0800978b
 80096e4:	0800978b 	.word	0x0800978b
 80096e8:	0800978b 	.word	0x0800978b
 80096ec:	0800978b 	.word	0x0800978b
 80096f0:	0800978b 	.word	0x0800978b
 80096f4:	0800978b 	.word	0x0800978b
 80096f8:	0800978b 	.word	0x0800978b
 80096fc:	0800978b 	.word	0x0800978b
 8009700:	0800978b 	.word	0x0800978b
 8009704:	0800978b 	.word	0x0800978b
 8009708:	0800978b 	.word	0x0800978b
 800970c:	0800978b 	.word	0x0800978b
 8009710:	0800978b 	.word	0x0800978b
 8009714:	0800978b 	.word	0x0800978b
 8009718:	0800978b 	.word	0x0800978b
 800971c:	0800977d 	.word	0x0800977d
 8009720:	2b40      	cmp	r3, #64	@ 0x40
 8009722:	d02e      	beq.n	8009782 <UART_SetConfig+0xab2>
 8009724:	e031      	b.n	800978a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009726:	f7fc fec7 	bl	80064b8 <HAL_RCC_GetPCLK1Freq>
 800972a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800972c:	e033      	b.n	8009796 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800972e:	f7fc fed9 	bl	80064e4 <HAL_RCC_GetPCLK2Freq>
 8009732:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009734:	e02f      	b.n	8009796 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009736:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800973a:	4618      	mov	r0, r3
 800973c:	f7fe f8ba 	bl	80078b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009744:	e027      	b.n	8009796 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009746:	f107 0318 	add.w	r3, r7, #24
 800974a:	4618      	mov	r0, r3
 800974c:	f7fe fa06 	bl	8007b5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009750:	69fb      	ldr	r3, [r7, #28]
 8009752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009754:	e01f      	b.n	8009796 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009756:	4b69      	ldr	r3, [pc, #420]	@ (80098fc <UART_SetConfig+0xc2c>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f003 0320 	and.w	r3, r3, #32
 800975e:	2b00      	cmp	r3, #0
 8009760:	d009      	beq.n	8009776 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009762:	4b66      	ldr	r3, [pc, #408]	@ (80098fc <UART_SetConfig+0xc2c>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	08db      	lsrs	r3, r3, #3
 8009768:	f003 0303 	and.w	r3, r3, #3
 800976c:	4a64      	ldr	r2, [pc, #400]	@ (8009900 <UART_SetConfig+0xc30>)
 800976e:	fa22 f303 	lsr.w	r3, r2, r3
 8009772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009774:	e00f      	b.n	8009796 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8009776:	4b62      	ldr	r3, [pc, #392]	@ (8009900 <UART_SetConfig+0xc30>)
 8009778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800977a:	e00c      	b.n	8009796 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800977c:	4b61      	ldr	r3, [pc, #388]	@ (8009904 <UART_SetConfig+0xc34>)
 800977e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009780:	e009      	b.n	8009796 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009782:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009788:	e005      	b.n	8009796 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800978a:	2300      	movs	r3, #0
 800978c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800978e:	2301      	movs	r3, #1
 8009790:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009794:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009798:	2b00      	cmp	r3, #0
 800979a:	f000 80ea 	beq.w	8009972 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a2:	4a55      	ldr	r2, [pc, #340]	@ (80098f8 <UART_SetConfig+0xc28>)
 80097a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097a8:	461a      	mov	r2, r3
 80097aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80097b0:	005a      	lsls	r2, r3, #1
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	085b      	lsrs	r3, r3, #1
 80097b8:	441a      	add	r2, r3
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	fbb2 f3f3 	udiv	r3, r2, r3
 80097c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097c6:	2b0f      	cmp	r3, #15
 80097c8:	d916      	bls.n	80097f8 <UART_SetConfig+0xb28>
 80097ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097d0:	d212      	bcs.n	80097f8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80097d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d4:	b29b      	uxth	r3, r3
 80097d6:	f023 030f 	bic.w	r3, r3, #15
 80097da:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80097dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097de:	085b      	lsrs	r3, r3, #1
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	f003 0307 	and.w	r3, r3, #7
 80097e6:	b29a      	uxth	r2, r3
 80097e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80097ea:	4313      	orrs	r3, r2
 80097ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80097f4:	60da      	str	r2, [r3, #12]
 80097f6:	e0bc      	b.n	8009972 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80097f8:	2301      	movs	r3, #1
 80097fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80097fe:	e0b8      	b.n	8009972 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009800:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009804:	2b20      	cmp	r3, #32
 8009806:	dc4b      	bgt.n	80098a0 <UART_SetConfig+0xbd0>
 8009808:	2b00      	cmp	r3, #0
 800980a:	f2c0 8087 	blt.w	800991c <UART_SetConfig+0xc4c>
 800980e:	2b20      	cmp	r3, #32
 8009810:	f200 8084 	bhi.w	800991c <UART_SetConfig+0xc4c>
 8009814:	a201      	add	r2, pc, #4	@ (adr r2, 800981c <UART_SetConfig+0xb4c>)
 8009816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800981a:	bf00      	nop
 800981c:	080098a7 	.word	0x080098a7
 8009820:	080098af 	.word	0x080098af
 8009824:	0800991d 	.word	0x0800991d
 8009828:	0800991d 	.word	0x0800991d
 800982c:	080098b7 	.word	0x080098b7
 8009830:	0800991d 	.word	0x0800991d
 8009834:	0800991d 	.word	0x0800991d
 8009838:	0800991d 	.word	0x0800991d
 800983c:	080098c7 	.word	0x080098c7
 8009840:	0800991d 	.word	0x0800991d
 8009844:	0800991d 	.word	0x0800991d
 8009848:	0800991d 	.word	0x0800991d
 800984c:	0800991d 	.word	0x0800991d
 8009850:	0800991d 	.word	0x0800991d
 8009854:	0800991d 	.word	0x0800991d
 8009858:	0800991d 	.word	0x0800991d
 800985c:	080098d7 	.word	0x080098d7
 8009860:	0800991d 	.word	0x0800991d
 8009864:	0800991d 	.word	0x0800991d
 8009868:	0800991d 	.word	0x0800991d
 800986c:	0800991d 	.word	0x0800991d
 8009870:	0800991d 	.word	0x0800991d
 8009874:	0800991d 	.word	0x0800991d
 8009878:	0800991d 	.word	0x0800991d
 800987c:	0800991d 	.word	0x0800991d
 8009880:	0800991d 	.word	0x0800991d
 8009884:	0800991d 	.word	0x0800991d
 8009888:	0800991d 	.word	0x0800991d
 800988c:	0800991d 	.word	0x0800991d
 8009890:	0800991d 	.word	0x0800991d
 8009894:	0800991d 	.word	0x0800991d
 8009898:	0800991d 	.word	0x0800991d
 800989c:	0800990f 	.word	0x0800990f
 80098a0:	2b40      	cmp	r3, #64	@ 0x40
 80098a2:	d037      	beq.n	8009914 <UART_SetConfig+0xc44>
 80098a4:	e03a      	b.n	800991c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80098a6:	f7fc fe07 	bl	80064b8 <HAL_RCC_GetPCLK1Freq>
 80098aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098ac:	e03c      	b.n	8009928 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80098ae:	f7fc fe19 	bl	80064e4 <HAL_RCC_GetPCLK2Freq>
 80098b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098b4:	e038      	b.n	8009928 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7fd fffa 	bl	80078b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80098c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098c4:	e030      	b.n	8009928 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098c6:	f107 0318 	add.w	r3, r7, #24
 80098ca:	4618      	mov	r0, r3
 80098cc:	f7fe f946 	bl	8007b5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098d4:	e028      	b.n	8009928 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098d6:	4b09      	ldr	r3, [pc, #36]	@ (80098fc <UART_SetConfig+0xc2c>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f003 0320 	and.w	r3, r3, #32
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d012      	beq.n	8009908 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80098e2:	4b06      	ldr	r3, [pc, #24]	@ (80098fc <UART_SetConfig+0xc2c>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	08db      	lsrs	r3, r3, #3
 80098e8:	f003 0303 	and.w	r3, r3, #3
 80098ec:	4a04      	ldr	r2, [pc, #16]	@ (8009900 <UART_SetConfig+0xc30>)
 80098ee:	fa22 f303 	lsr.w	r3, r2, r3
 80098f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80098f4:	e018      	b.n	8009928 <UART_SetConfig+0xc58>
 80098f6:	bf00      	nop
 80098f8:	0800dd38 	.word	0x0800dd38
 80098fc:	58024400 	.word	0x58024400
 8009900:	03d09000 	.word	0x03d09000
 8009904:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8009908:	4b24      	ldr	r3, [pc, #144]	@ (800999c <UART_SetConfig+0xccc>)
 800990a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800990c:	e00c      	b.n	8009928 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800990e:	4b24      	ldr	r3, [pc, #144]	@ (80099a0 <UART_SetConfig+0xcd0>)
 8009910:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009912:	e009      	b.n	8009928 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009914:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800991a:	e005      	b.n	8009928 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800991c:	2300      	movs	r3, #0
 800991e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009920:	2301      	movs	r3, #1
 8009922:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009926:	bf00      	nop
    }

    if (pclk != 0U)
 8009928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800992a:	2b00      	cmp	r3, #0
 800992c:	d021      	beq.n	8009972 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009932:	4a1c      	ldr	r2, [pc, #112]	@ (80099a4 <UART_SetConfig+0xcd4>)
 8009934:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009938:	461a      	mov	r2, r3
 800993a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800993c:	fbb3 f2f2 	udiv	r2, r3, r2
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	685b      	ldr	r3, [r3, #4]
 8009944:	085b      	lsrs	r3, r3, #1
 8009946:	441a      	add	r2, r3
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009950:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009954:	2b0f      	cmp	r3, #15
 8009956:	d909      	bls.n	800996c <UART_SetConfig+0xc9c>
 8009958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800995a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800995e:	d205      	bcs.n	800996c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009962:	b29a      	uxth	r2, r3
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	60da      	str	r2, [r3, #12]
 800996a:	e002      	b.n	8009972 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800996c:	2301      	movs	r3, #1
 800996e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	2201      	movs	r2, #1
 8009976:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	2201      	movs	r2, #1
 800997e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	2200      	movs	r2, #0
 8009986:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	2200      	movs	r2, #0
 800998c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800998e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009992:	4618      	mov	r0, r3
 8009994:	3748      	adds	r7, #72	@ 0x48
 8009996:	46bd      	mov	sp, r7
 8009998:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800999c:	03d09000 	.word	0x03d09000
 80099a0:	003d0900 	.word	0x003d0900
 80099a4:	0800dd38 	.word	0x0800dd38

080099a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099b4:	f003 0308 	and.w	r3, r3, #8
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d00a      	beq.n	80099d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	430a      	orrs	r2, r1
 80099d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099d6:	f003 0301 	and.w	r3, r3, #1
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00a      	beq.n	80099f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	430a      	orrs	r2, r1
 80099f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f8:	f003 0302 	and.w	r3, r3, #2
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d00a      	beq.n	8009a16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	430a      	orrs	r2, r1
 8009a14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a1a:	f003 0304 	and.w	r3, r3, #4
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d00a      	beq.n	8009a38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	430a      	orrs	r2, r1
 8009a36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a3c:	f003 0310 	and.w	r3, r3, #16
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d00a      	beq.n	8009a5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	689b      	ldr	r3, [r3, #8]
 8009a4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	430a      	orrs	r2, r1
 8009a58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a5e:	f003 0320 	and.w	r3, r3, #32
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d00a      	beq.n	8009a7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	430a      	orrs	r2, r1
 8009a7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d01a      	beq.n	8009abe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	430a      	orrs	r2, r1
 8009a9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009aa2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009aa6:	d10a      	bne.n	8009abe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	430a      	orrs	r2, r1
 8009abc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d00a      	beq.n	8009ae0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	430a      	orrs	r2, r1
 8009ade:	605a      	str	r2, [r3, #4]
  }
}
 8009ae0:	bf00      	nop
 8009ae2:	370c      	adds	r7, #12
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr

08009aec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b098      	sub	sp, #96	@ 0x60
 8009af0:	af02      	add	r7, sp, #8
 8009af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009afc:	f7f7 fba4 	bl	8001248 <HAL_GetTick>
 8009b00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f003 0308 	and.w	r3, r3, #8
 8009b0c:	2b08      	cmp	r3, #8
 8009b0e:	d12f      	bne.n	8009b70 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b18:	2200      	movs	r2, #0
 8009b1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f000 f88e 	bl	8009c40 <UART_WaitOnFlagUntilTimeout>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d022      	beq.n	8009b70 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b32:	e853 3f00 	ldrex	r3, [r3]
 8009b36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	461a      	mov	r2, r3
 8009b46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b50:	e841 2300 	strex	r3, r2, [r1]
 8009b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d1e6      	bne.n	8009b2a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2220      	movs	r2, #32
 8009b60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2200      	movs	r2, #0
 8009b68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b6c:	2303      	movs	r3, #3
 8009b6e:	e063      	b.n	8009c38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f003 0304 	and.w	r3, r3, #4
 8009b7a:	2b04      	cmp	r3, #4
 8009b7c:	d149      	bne.n	8009c12 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b7e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b82:	9300      	str	r3, [sp, #0]
 8009b84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b86:	2200      	movs	r2, #0
 8009b88:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 f857 	bl	8009c40 <UART_WaitOnFlagUntilTimeout>
 8009b92:	4603      	mov	r3, r0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d03c      	beq.n	8009c12 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba0:	e853 3f00 	ldrex	r3, [r3]
 8009ba4:	623b      	str	r3, [r7, #32]
   return(result);
 8009ba6:	6a3b      	ldr	r3, [r7, #32]
 8009ba8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bbe:	e841 2300 	strex	r3, r2, [r1]
 8009bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d1e6      	bne.n	8009b98 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	3308      	adds	r3, #8
 8009bd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	e853 3f00 	ldrex	r3, [r3]
 8009bd8:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	f023 0301 	bic.w	r3, r3, #1
 8009be0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	3308      	adds	r3, #8
 8009be8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009bea:	61fa      	str	r2, [r7, #28]
 8009bec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bee:	69b9      	ldr	r1, [r7, #24]
 8009bf0:	69fa      	ldr	r2, [r7, #28]
 8009bf2:	e841 2300 	strex	r3, r2, [r1]
 8009bf6:	617b      	str	r3, [r7, #20]
   return(result);
 8009bf8:	697b      	ldr	r3, [r7, #20]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d1e5      	bne.n	8009bca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2220      	movs	r2, #32
 8009c02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c0e:	2303      	movs	r3, #3
 8009c10:	e012      	b.n	8009c38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2220      	movs	r2, #32
 8009c16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2220      	movs	r2, #32
 8009c1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2200      	movs	r2, #0
 8009c26:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2200      	movs	r2, #0
 8009c32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3758      	adds	r7, #88	@ 0x58
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	60f8      	str	r0, [r7, #12]
 8009c48:	60b9      	str	r1, [r7, #8]
 8009c4a:	603b      	str	r3, [r7, #0]
 8009c4c:	4613      	mov	r3, r2
 8009c4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c50:	e04f      	b.n	8009cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c58:	d04b      	beq.n	8009cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c5a:	f7f7 faf5 	bl	8001248 <HAL_GetTick>
 8009c5e:	4602      	mov	r2, r0
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	1ad3      	subs	r3, r2, r3
 8009c64:	69ba      	ldr	r2, [r7, #24]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d302      	bcc.n	8009c70 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c6a:	69bb      	ldr	r3, [r7, #24]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d101      	bne.n	8009c74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009c70:	2303      	movs	r3, #3
 8009c72:	e04e      	b.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f003 0304 	and.w	r3, r3, #4
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d037      	beq.n	8009cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	2b80      	cmp	r3, #128	@ 0x80
 8009c86:	d034      	beq.n	8009cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	2b40      	cmp	r3, #64	@ 0x40
 8009c8c:	d031      	beq.n	8009cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	69db      	ldr	r3, [r3, #28]
 8009c94:	f003 0308 	and.w	r3, r3, #8
 8009c98:	2b08      	cmp	r3, #8
 8009c9a:	d110      	bne.n	8009cbe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2208      	movs	r2, #8
 8009ca2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f000 f839 	bl	8009d1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2208      	movs	r2, #8
 8009cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e029      	b.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	69db      	ldr	r3, [r3, #28]
 8009cc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009cc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ccc:	d111      	bne.n	8009cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009cd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cd8:	68f8      	ldr	r0, [r7, #12]
 8009cda:	f000 f81f 	bl	8009d1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2220      	movs	r2, #32
 8009ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009cee:	2303      	movs	r3, #3
 8009cf0:	e00f      	b.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	69da      	ldr	r2, [r3, #28]
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	4013      	ands	r3, r2
 8009cfc:	68ba      	ldr	r2, [r7, #8]
 8009cfe:	429a      	cmp	r2, r3
 8009d00:	bf0c      	ite	eq
 8009d02:	2301      	moveq	r3, #1
 8009d04:	2300      	movne	r3, #0
 8009d06:	b2db      	uxtb	r3, r3
 8009d08:	461a      	mov	r2, r3
 8009d0a:	79fb      	ldrb	r3, [r7, #7]
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	d0a0      	beq.n	8009c52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d10:	2300      	movs	r3, #0
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3710      	adds	r7, #16
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
	...

08009d1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b095      	sub	sp, #84	@ 0x54
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d2c:	e853 3f00 	ldrex	r3, [r3]
 8009d30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	461a      	mov	r2, r3
 8009d40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d42:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d44:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d4a:	e841 2300 	strex	r3, r2, [r1]
 8009d4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d1e6      	bne.n	8009d24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	3308      	adds	r3, #8
 8009d5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d5e:	6a3b      	ldr	r3, [r7, #32]
 8009d60:	e853 3f00 	ldrex	r3, [r3]
 8009d64:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d66:	69fa      	ldr	r2, [r7, #28]
 8009d68:	4b1e      	ldr	r3, [pc, #120]	@ (8009de4 <UART_EndRxTransfer+0xc8>)
 8009d6a:	4013      	ands	r3, r2
 8009d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	3308      	adds	r3, #8
 8009d74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d7e:	e841 2300 	strex	r3, r2, [r1]
 8009d82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d1e5      	bne.n	8009d56 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	d118      	bne.n	8009dc4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	e853 3f00 	ldrex	r3, [r3]
 8009d9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	f023 0310 	bic.w	r3, r3, #16
 8009da6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	461a      	mov	r2, r3
 8009dae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009db0:	61bb      	str	r3, [r7, #24]
 8009db2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db4:	6979      	ldr	r1, [r7, #20]
 8009db6:	69ba      	ldr	r2, [r7, #24]
 8009db8:	e841 2300 	strex	r3, r2, [r1]
 8009dbc:	613b      	str	r3, [r7, #16]
   return(result);
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1e6      	bne.n	8009d92 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2220      	movs	r2, #32
 8009dc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009dd8:	bf00      	nop
 8009dda:	3754      	adds	r7, #84	@ 0x54
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr
 8009de4:	effffffe 	.word	0xeffffffe

08009de8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009de8:	b084      	sub	sp, #16
 8009dea:	b580      	push	{r7, lr}
 8009dec:	b084      	sub	sp, #16
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	6078      	str	r0, [r7, #4]
 8009df2:	f107 001c 	add.w	r0, r7, #28
 8009df6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009dfa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009dfe:	2b01      	cmp	r3, #1
 8009e00:	d121      	bne.n	8009e46 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e06:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	68da      	ldr	r2, [r3, #12]
 8009e12:	4b2c      	ldr	r3, [pc, #176]	@ (8009ec4 <USB_CoreInit+0xdc>)
 8009e14:	4013      	ands	r3, r2
 8009e16:	687a      	ldr	r2, [r7, #4]
 8009e18:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	68db      	ldr	r3, [r3, #12]
 8009e1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009e26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d105      	bne.n	8009e3a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	68db      	ldr	r3, [r3, #12]
 8009e32:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f001 fafa 	bl	800b434 <USB_CoreReset>
 8009e40:	4603      	mov	r3, r0
 8009e42:	73fb      	strb	r3, [r7, #15]
 8009e44:	e01b      	b.n	8009e7e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f001 faee 	bl	800b434 <USB_CoreReset>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009e5c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d106      	bne.n	8009e72 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e68:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	639a      	str	r2, [r3, #56]	@ 0x38
 8009e70:	e005      	b.n	8009e7e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e76:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009e7e:	7fbb      	ldrb	r3, [r7, #30]
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d116      	bne.n	8009eb2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e88:	b29a      	uxth	r2, r3
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009e92:	4b0d      	ldr	r3, [pc, #52]	@ (8009ec8 <USB_CoreInit+0xe0>)
 8009e94:	4313      	orrs	r3, r2
 8009e96:	687a      	ldr	r2, [r7, #4]
 8009e98:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	f043 0206 	orr.w	r2, r3, #6
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	689b      	ldr	r3, [r3, #8]
 8009eaa:	f043 0220 	orr.w	r2, r3, #32
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3710      	adds	r7, #16
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ebe:	b004      	add	sp, #16
 8009ec0:	4770      	bx	lr
 8009ec2:	bf00      	nop
 8009ec4:	ffbdffbf 	.word	0xffbdffbf
 8009ec8:	03ee0000 	.word	0x03ee0000

08009ecc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b087      	sub	sp, #28
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	60f8      	str	r0, [r7, #12]
 8009ed4:	60b9      	str	r1, [r7, #8]
 8009ed6:	4613      	mov	r3, r2
 8009ed8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009eda:	79fb      	ldrb	r3, [r7, #7]
 8009edc:	2b02      	cmp	r3, #2
 8009ede:	d165      	bne.n	8009fac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	4a41      	ldr	r2, [pc, #260]	@ (8009fe8 <USB_SetTurnaroundTime+0x11c>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d906      	bls.n	8009ef6 <USB_SetTurnaroundTime+0x2a>
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	4a40      	ldr	r2, [pc, #256]	@ (8009fec <USB_SetTurnaroundTime+0x120>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d202      	bcs.n	8009ef6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009ef0:	230f      	movs	r3, #15
 8009ef2:	617b      	str	r3, [r7, #20]
 8009ef4:	e062      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009ef6:	68bb      	ldr	r3, [r7, #8]
 8009ef8:	4a3c      	ldr	r2, [pc, #240]	@ (8009fec <USB_SetTurnaroundTime+0x120>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d306      	bcc.n	8009f0c <USB_SetTurnaroundTime+0x40>
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	4a3b      	ldr	r2, [pc, #236]	@ (8009ff0 <USB_SetTurnaroundTime+0x124>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d202      	bcs.n	8009f0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009f06:	230e      	movs	r3, #14
 8009f08:	617b      	str	r3, [r7, #20]
 8009f0a:	e057      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	4a38      	ldr	r2, [pc, #224]	@ (8009ff0 <USB_SetTurnaroundTime+0x124>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d306      	bcc.n	8009f22 <USB_SetTurnaroundTime+0x56>
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	4a37      	ldr	r2, [pc, #220]	@ (8009ff4 <USB_SetTurnaroundTime+0x128>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d202      	bcs.n	8009f22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009f1c:	230d      	movs	r3, #13
 8009f1e:	617b      	str	r3, [r7, #20]
 8009f20:	e04c      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	4a33      	ldr	r2, [pc, #204]	@ (8009ff4 <USB_SetTurnaroundTime+0x128>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d306      	bcc.n	8009f38 <USB_SetTurnaroundTime+0x6c>
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	4a32      	ldr	r2, [pc, #200]	@ (8009ff8 <USB_SetTurnaroundTime+0x12c>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d802      	bhi.n	8009f38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009f32:	230c      	movs	r3, #12
 8009f34:	617b      	str	r3, [r7, #20]
 8009f36:	e041      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	4a2f      	ldr	r2, [pc, #188]	@ (8009ff8 <USB_SetTurnaroundTime+0x12c>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d906      	bls.n	8009f4e <USB_SetTurnaroundTime+0x82>
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	4a2e      	ldr	r2, [pc, #184]	@ (8009ffc <USB_SetTurnaroundTime+0x130>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d802      	bhi.n	8009f4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009f48:	230b      	movs	r3, #11
 8009f4a:	617b      	str	r3, [r7, #20]
 8009f4c:	e036      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	4a2a      	ldr	r2, [pc, #168]	@ (8009ffc <USB_SetTurnaroundTime+0x130>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d906      	bls.n	8009f64 <USB_SetTurnaroundTime+0x98>
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	4a29      	ldr	r2, [pc, #164]	@ (800a000 <USB_SetTurnaroundTime+0x134>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d802      	bhi.n	8009f64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009f5e:	230a      	movs	r3, #10
 8009f60:	617b      	str	r3, [r7, #20]
 8009f62:	e02b      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	4a26      	ldr	r2, [pc, #152]	@ (800a000 <USB_SetTurnaroundTime+0x134>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d906      	bls.n	8009f7a <USB_SetTurnaroundTime+0xae>
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	4a25      	ldr	r2, [pc, #148]	@ (800a004 <USB_SetTurnaroundTime+0x138>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d202      	bcs.n	8009f7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009f74:	2309      	movs	r3, #9
 8009f76:	617b      	str	r3, [r7, #20]
 8009f78:	e020      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	4a21      	ldr	r2, [pc, #132]	@ (800a004 <USB_SetTurnaroundTime+0x138>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d306      	bcc.n	8009f90 <USB_SetTurnaroundTime+0xc4>
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	4a20      	ldr	r2, [pc, #128]	@ (800a008 <USB_SetTurnaroundTime+0x13c>)
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d802      	bhi.n	8009f90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009f8a:	2308      	movs	r3, #8
 8009f8c:	617b      	str	r3, [r7, #20]
 8009f8e:	e015      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	4a1d      	ldr	r2, [pc, #116]	@ (800a008 <USB_SetTurnaroundTime+0x13c>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d906      	bls.n	8009fa6 <USB_SetTurnaroundTime+0xda>
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	4a1c      	ldr	r2, [pc, #112]	@ (800a00c <USB_SetTurnaroundTime+0x140>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d202      	bcs.n	8009fa6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009fa0:	2307      	movs	r3, #7
 8009fa2:	617b      	str	r3, [r7, #20]
 8009fa4:	e00a      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009fa6:	2306      	movs	r3, #6
 8009fa8:	617b      	str	r3, [r7, #20]
 8009faa:	e007      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009fac:	79fb      	ldrb	r3, [r7, #7]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d102      	bne.n	8009fb8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009fb2:	2309      	movs	r3, #9
 8009fb4:	617b      	str	r3, [r7, #20]
 8009fb6:	e001      	b.n	8009fbc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009fb8:	2309      	movs	r3, #9
 8009fba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	68db      	ldr	r3, [r3, #12]
 8009fc0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	68da      	ldr	r2, [r3, #12]
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	029b      	lsls	r3, r3, #10
 8009fd0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009fd4:	431a      	orrs	r2, r3
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009fda:	2300      	movs	r3, #0
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	371c      	adds	r7, #28
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr
 8009fe8:	00d8acbf 	.word	0x00d8acbf
 8009fec:	00e4e1c0 	.word	0x00e4e1c0
 8009ff0:	00f42400 	.word	0x00f42400
 8009ff4:	01067380 	.word	0x01067380
 8009ff8:	011a499f 	.word	0x011a499f
 8009ffc:	01312cff 	.word	0x01312cff
 800a000:	014ca43f 	.word	0x014ca43f
 800a004:	016e3600 	.word	0x016e3600
 800a008:	01a6ab1f 	.word	0x01a6ab1f
 800a00c:	01e84800 	.word	0x01e84800

0800a010 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a010:	b480      	push	{r7}
 800a012:	b083      	sub	sp, #12
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	689b      	ldr	r3, [r3, #8]
 800a01c:	f043 0201 	orr.w	r2, r3, #1
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	370c      	adds	r7, #12
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr

0800a032 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a032:	b480      	push	{r7}
 800a034:	b083      	sub	sp, #12
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	689b      	ldr	r3, [r3, #8]
 800a03e:	f023 0201 	bic.w	r2, r3, #1
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	4618      	mov	r0, r3
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b084      	sub	sp, #16
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	460b      	mov	r3, r1
 800a05e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a060:	2300      	movs	r3, #0
 800a062:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	68db      	ldr	r3, [r3, #12]
 800a068:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a070:	78fb      	ldrb	r3, [r7, #3]
 800a072:	2b01      	cmp	r3, #1
 800a074:	d115      	bne.n	800a0a2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	68db      	ldr	r3, [r3, #12]
 800a07a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a082:	200a      	movs	r0, #10
 800a084:	f7f7 f8ec 	bl	8001260 <HAL_Delay>
      ms += 10U;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	330a      	adds	r3, #10
 800a08c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f001 f93f 	bl	800b312 <USB_GetMode>
 800a094:	4603      	mov	r3, r0
 800a096:	2b01      	cmp	r3, #1
 800a098:	d01e      	beq.n	800a0d8 <USB_SetCurrentMode+0x84>
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2bc7      	cmp	r3, #199	@ 0xc7
 800a09e:	d9f0      	bls.n	800a082 <USB_SetCurrentMode+0x2e>
 800a0a0:	e01a      	b.n	800a0d8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a0a2:	78fb      	ldrb	r3, [r7, #3]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d115      	bne.n	800a0d4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a0b4:	200a      	movs	r0, #10
 800a0b6:	f7f7 f8d3 	bl	8001260 <HAL_Delay>
      ms += 10U;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	330a      	adds	r3, #10
 800a0be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f001 f926 	bl	800b312 <USB_GetMode>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d005      	beq.n	800a0d8 <USB_SetCurrentMode+0x84>
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2bc7      	cmp	r3, #199	@ 0xc7
 800a0d0:	d9f0      	bls.n	800a0b4 <USB_SetCurrentMode+0x60>
 800a0d2:	e001      	b.n	800a0d8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	e005      	b.n	800a0e4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2bc8      	cmp	r3, #200	@ 0xc8
 800a0dc:	d101      	bne.n	800a0e2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a0de:	2301      	movs	r3, #1
 800a0e0:	e000      	b.n	800a0e4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a0e2:	2300      	movs	r3, #0
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3710      	adds	r7, #16
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	bd80      	pop	{r7, pc}

0800a0ec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a0ec:	b084      	sub	sp, #16
 800a0ee:	b580      	push	{r7, lr}
 800a0f0:	b086      	sub	sp, #24
 800a0f2:	af00      	add	r7, sp, #0
 800a0f4:	6078      	str	r0, [r7, #4]
 800a0f6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a0fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a0fe:	2300      	movs	r3, #0
 800a100:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a106:	2300      	movs	r3, #0
 800a108:	613b      	str	r3, [r7, #16]
 800a10a:	e009      	b.n	800a120 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	3340      	adds	r3, #64	@ 0x40
 800a112:	009b      	lsls	r3, r3, #2
 800a114:	4413      	add	r3, r2
 800a116:	2200      	movs	r2, #0
 800a118:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	3301      	adds	r3, #1
 800a11e:	613b      	str	r3, [r7, #16]
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	2b0e      	cmp	r3, #14
 800a124:	d9f2      	bls.n	800a10c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a126:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d11c      	bne.n	800a168 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a134:	685b      	ldr	r3, [r3, #4]
 800a136:	68fa      	ldr	r2, [r7, #12]
 800a138:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a13c:	f043 0302 	orr.w	r3, r3, #2
 800a140:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a146:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	601a      	str	r2, [r3, #0]
 800a166:	e005      	b.n	800a174 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a16c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a17a:	461a      	mov	r2, r3
 800a17c:	2300      	movs	r3, #0
 800a17e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a180:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a184:	2b01      	cmp	r3, #1
 800a186:	d10d      	bne.n	800a1a4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a188:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d104      	bne.n	800a19a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a190:	2100      	movs	r1, #0
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 f968 	bl	800a468 <USB_SetDevSpeed>
 800a198:	e008      	b.n	800a1ac <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a19a:	2101      	movs	r1, #1
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f000 f963 	bl	800a468 <USB_SetDevSpeed>
 800a1a2:	e003      	b.n	800a1ac <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a1a4:	2103      	movs	r1, #3
 800a1a6:	6878      	ldr	r0, [r7, #4]
 800a1a8:	f000 f95e 	bl	800a468 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a1ac:	2110      	movs	r1, #16
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 f8fa 	bl	800a3a8 <USB_FlushTxFifo>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d001      	beq.n	800a1be <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 f924 	bl	800a40c <USB_FlushRxFifo>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d001      	beq.n	800a1ce <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1d4:	461a      	mov	r2, r3
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	613b      	str	r3, [r7, #16]
 800a1f6:	e043      	b.n	800a280 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a1f8:	693b      	ldr	r3, [r7, #16]
 800a1fa:	015a      	lsls	r2, r3, #5
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	4413      	add	r3, r2
 800a200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a20a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a20e:	d118      	bne.n	800a242 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800a210:	693b      	ldr	r3, [r7, #16]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d10a      	bne.n	800a22c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	015a      	lsls	r2, r3, #5
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	4413      	add	r3, r2
 800a21e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a222:	461a      	mov	r2, r3
 800a224:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a228:	6013      	str	r3, [r2, #0]
 800a22a:	e013      	b.n	800a254 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	015a      	lsls	r2, r3, #5
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	4413      	add	r3, r2
 800a234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a238:	461a      	mov	r2, r3
 800a23a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a23e:	6013      	str	r3, [r2, #0]
 800a240:	e008      	b.n	800a254 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	015a      	lsls	r2, r3, #5
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	4413      	add	r3, r2
 800a24a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a24e:	461a      	mov	r2, r3
 800a250:	2300      	movs	r3, #0
 800a252:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	015a      	lsls	r2, r3, #5
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	4413      	add	r3, r2
 800a25c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a260:	461a      	mov	r2, r3
 800a262:	2300      	movs	r3, #0
 800a264:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	015a      	lsls	r2, r3, #5
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	4413      	add	r3, r2
 800a26e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a272:	461a      	mov	r2, r3
 800a274:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a278:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	3301      	adds	r3, #1
 800a27e:	613b      	str	r3, [r7, #16]
 800a280:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a284:	461a      	mov	r2, r3
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	4293      	cmp	r3, r2
 800a28a:	d3b5      	bcc.n	800a1f8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a28c:	2300      	movs	r3, #0
 800a28e:	613b      	str	r3, [r7, #16]
 800a290:	e043      	b.n	800a31a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	015a      	lsls	r2, r3, #5
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	4413      	add	r3, r2
 800a29a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2a8:	d118      	bne.n	800a2dc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d10a      	bne.n	800a2c6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	015a      	lsls	r2, r3, #5
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	4413      	add	r3, r2
 800a2b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2bc:	461a      	mov	r2, r3
 800a2be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a2c2:	6013      	str	r3, [r2, #0]
 800a2c4:	e013      	b.n	800a2ee <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a2c6:	693b      	ldr	r3, [r7, #16]
 800a2c8:	015a      	lsls	r2, r3, #5
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	4413      	add	r3, r2
 800a2ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a2d8:	6013      	str	r3, [r2, #0]
 800a2da:	e008      	b.n	800a2ee <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	015a      	lsls	r2, r3, #5
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	4413      	add	r3, r2
 800a2e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	015a      	lsls	r2, r3, #5
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	4413      	add	r3, r2
 800a2f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	015a      	lsls	r2, r3, #5
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	4413      	add	r3, r2
 800a308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a30c:	461a      	mov	r2, r3
 800a30e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a312:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	3301      	adds	r3, #1
 800a318:	613b      	str	r3, [r7, #16]
 800a31a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a31e:	461a      	mov	r2, r3
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	4293      	cmp	r3, r2
 800a324:	d3b5      	bcc.n	800a292 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a32c:	691b      	ldr	r3, [r3, #16]
 800a32e:	68fa      	ldr	r2, [r7, #12]
 800a330:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a334:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a338:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2200      	movs	r2, #0
 800a33e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a346:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a348:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d105      	bne.n	800a35c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	699b      	ldr	r3, [r3, #24]
 800a354:	f043 0210 	orr.w	r2, r3, #16
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	699a      	ldr	r2, [r3, #24]
 800a360:	4b0f      	ldr	r3, [pc, #60]	@ (800a3a0 <USB_DevInit+0x2b4>)
 800a362:	4313      	orrs	r3, r2
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a368:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d005      	beq.n	800a37c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	699b      	ldr	r3, [r3, #24]
 800a374:	f043 0208 	orr.w	r2, r3, #8
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a37c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a380:	2b01      	cmp	r3, #1
 800a382:	d105      	bne.n	800a390 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	699a      	ldr	r2, [r3, #24]
 800a388:	4b06      	ldr	r3, [pc, #24]	@ (800a3a4 <USB_DevInit+0x2b8>)
 800a38a:	4313      	orrs	r3, r2
 800a38c:	687a      	ldr	r2, [r7, #4]
 800a38e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a390:	7dfb      	ldrb	r3, [r7, #23]
}
 800a392:	4618      	mov	r0, r3
 800a394:	3718      	adds	r7, #24
 800a396:	46bd      	mov	sp, r7
 800a398:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a39c:	b004      	add	sp, #16
 800a39e:	4770      	bx	lr
 800a3a0:	803c3800 	.word	0x803c3800
 800a3a4:	40000004 	.word	0x40000004

0800a3a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	3301      	adds	r3, #1
 800a3ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a3c2:	d901      	bls.n	800a3c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a3c4:	2303      	movs	r3, #3
 800a3c6:	e01b      	b.n	800a400 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	691b      	ldr	r3, [r3, #16]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	daf2      	bge.n	800a3b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	019b      	lsls	r3, r3, #6
 800a3d8:	f043 0220 	orr.w	r2, r3, #32
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	3301      	adds	r3, #1
 800a3e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a3ec:	d901      	bls.n	800a3f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a3ee:	2303      	movs	r3, #3
 800a3f0:	e006      	b.n	800a400 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	f003 0320 	and.w	r3, r3, #32
 800a3fa:	2b20      	cmp	r3, #32
 800a3fc:	d0f0      	beq.n	800a3e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a3fe:	2300      	movs	r3, #0
}
 800a400:	4618      	mov	r0, r3
 800a402:	3714      	adds	r7, #20
 800a404:	46bd      	mov	sp, r7
 800a406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40a:	4770      	bx	lr

0800a40c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b085      	sub	sp, #20
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a414:	2300      	movs	r3, #0
 800a416:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	3301      	adds	r3, #1
 800a41c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a424:	d901      	bls.n	800a42a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a426:	2303      	movs	r3, #3
 800a428:	e018      	b.n	800a45c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	691b      	ldr	r3, [r3, #16]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	daf2      	bge.n	800a418 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a432:	2300      	movs	r3, #0
 800a434:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2210      	movs	r2, #16
 800a43a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	3301      	adds	r3, #1
 800a440:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a448:	d901      	bls.n	800a44e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a44a:	2303      	movs	r3, #3
 800a44c:	e006      	b.n	800a45c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	691b      	ldr	r3, [r3, #16]
 800a452:	f003 0310 	and.w	r3, r3, #16
 800a456:	2b10      	cmp	r3, #16
 800a458:	d0f0      	beq.n	800a43c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a45a:	2300      	movs	r3, #0
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3714      	adds	r7, #20
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr

0800a468 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a468:	b480      	push	{r7}
 800a46a:	b085      	sub	sp, #20
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	460b      	mov	r3, r1
 800a472:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a47e:	681a      	ldr	r2, [r3, #0]
 800a480:	78fb      	ldrb	r3, [r7, #3]
 800a482:	68f9      	ldr	r1, [r7, #12]
 800a484:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a488:	4313      	orrs	r3, r2
 800a48a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a48c:	2300      	movs	r3, #0
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3714      	adds	r7, #20
 800a492:	46bd      	mov	sp, r7
 800a494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a498:	4770      	bx	lr

0800a49a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a49a:	b480      	push	{r7}
 800a49c:	b087      	sub	sp, #28
 800a49e:	af00      	add	r7, sp, #0
 800a4a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4ac:	689b      	ldr	r3, [r3, #8]
 800a4ae:	f003 0306 	and.w	r3, r3, #6
 800a4b2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d102      	bne.n	800a4c0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	75fb      	strb	r3, [r7, #23]
 800a4be:	e00a      	b.n	800a4d6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	2b02      	cmp	r3, #2
 800a4c4:	d002      	beq.n	800a4cc <USB_GetDevSpeed+0x32>
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	2b06      	cmp	r3, #6
 800a4ca:	d102      	bne.n	800a4d2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a4cc:	2302      	movs	r3, #2
 800a4ce:	75fb      	strb	r3, [r7, #23]
 800a4d0:	e001      	b.n	800a4d6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a4d2:	230f      	movs	r3, #15
 800a4d4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a4d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	371c      	adds	r7, #28
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	781b      	ldrb	r3, [r3, #0]
 800a4f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	785b      	ldrb	r3, [r3, #1]
 800a4fc:	2b01      	cmp	r3, #1
 800a4fe:	d139      	bne.n	800a574 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a506:	69da      	ldr	r2, [r3, #28]
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	f003 030f 	and.w	r3, r3, #15
 800a510:	2101      	movs	r1, #1
 800a512:	fa01 f303 	lsl.w	r3, r1, r3
 800a516:	b29b      	uxth	r3, r3
 800a518:	68f9      	ldr	r1, [r7, #12]
 800a51a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a51e:	4313      	orrs	r3, r2
 800a520:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	015a      	lsls	r2, r3, #5
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	4413      	add	r3, r2
 800a52a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a534:	2b00      	cmp	r3, #0
 800a536:	d153      	bne.n	800a5e0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	015a      	lsls	r2, r3, #5
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	4413      	add	r3, r2
 800a540:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a544:	681a      	ldr	r2, [r3, #0]
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	689b      	ldr	r3, [r3, #8]
 800a54a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	791b      	ldrb	r3, [r3, #4]
 800a552:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a554:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	059b      	lsls	r3, r3, #22
 800a55a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a55c:	431a      	orrs	r2, r3
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	0159      	lsls	r1, r3, #5
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	440b      	add	r3, r1
 800a566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a56a:	4619      	mov	r1, r3
 800a56c:	4b20      	ldr	r3, [pc, #128]	@ (800a5f0 <USB_ActivateEndpoint+0x10c>)
 800a56e:	4313      	orrs	r3, r2
 800a570:	600b      	str	r3, [r1, #0]
 800a572:	e035      	b.n	800a5e0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a57a:	69da      	ldr	r2, [r3, #28]
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	f003 030f 	and.w	r3, r3, #15
 800a584:	2101      	movs	r1, #1
 800a586:	fa01 f303 	lsl.w	r3, r1, r3
 800a58a:	041b      	lsls	r3, r3, #16
 800a58c:	68f9      	ldr	r1, [r7, #12]
 800a58e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a592:	4313      	orrs	r3, r2
 800a594:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	015a      	lsls	r2, r3, #5
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	4413      	add	r3, r2
 800a59e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d119      	bne.n	800a5e0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	015a      	lsls	r2, r3, #5
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	4413      	add	r3, r2
 800a5b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5b8:	681a      	ldr	r2, [r3, #0]
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	689b      	ldr	r3, [r3, #8]
 800a5be:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	791b      	ldrb	r3, [r3, #4]
 800a5c6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a5c8:	430b      	orrs	r3, r1
 800a5ca:	431a      	orrs	r2, r3
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	0159      	lsls	r1, r3, #5
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	440b      	add	r3, r1
 800a5d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5d8:	4619      	mov	r1, r3
 800a5da:	4b05      	ldr	r3, [pc, #20]	@ (800a5f0 <USB_ActivateEndpoint+0x10c>)
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a5e0:	2300      	movs	r3, #0
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3714      	adds	r7, #20
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop
 800a5f0:	10008000 	.word	0x10008000

0800a5f4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b085      	sub	sp, #20
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
 800a5fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	785b      	ldrb	r3, [r3, #1]
 800a60c:	2b01      	cmp	r3, #1
 800a60e:	d161      	bne.n	800a6d4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	015a      	lsls	r2, r3, #5
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	4413      	add	r3, r2
 800a618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a622:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a626:	d11f      	bne.n	800a668 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	015a      	lsls	r2, r3, #5
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	4413      	add	r3, r2
 800a630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	68ba      	ldr	r2, [r7, #8]
 800a638:	0151      	lsls	r1, r2, #5
 800a63a:	68fa      	ldr	r2, [r7, #12]
 800a63c:	440a      	add	r2, r1
 800a63e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a642:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a646:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	015a      	lsls	r2, r3, #5
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	4413      	add	r3, r2
 800a650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	68ba      	ldr	r2, [r7, #8]
 800a658:	0151      	lsls	r1, r2, #5
 800a65a:	68fa      	ldr	r2, [r7, #12]
 800a65c:	440a      	add	r2, r1
 800a65e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a662:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a666:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a66e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	f003 030f 	and.w	r3, r3, #15
 800a678:	2101      	movs	r1, #1
 800a67a:	fa01 f303 	lsl.w	r3, r1, r3
 800a67e:	b29b      	uxth	r3, r3
 800a680:	43db      	mvns	r3, r3
 800a682:	68f9      	ldr	r1, [r7, #12]
 800a684:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a688:	4013      	ands	r3, r2
 800a68a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a692:	69da      	ldr	r2, [r3, #28]
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	781b      	ldrb	r3, [r3, #0]
 800a698:	f003 030f 	and.w	r3, r3, #15
 800a69c:	2101      	movs	r1, #1
 800a69e:	fa01 f303 	lsl.w	r3, r1, r3
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	43db      	mvns	r3, r3
 800a6a6:	68f9      	ldr	r1, [r7, #12]
 800a6a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6ac:	4013      	ands	r3, r2
 800a6ae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	015a      	lsls	r2, r3, #5
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	4413      	add	r3, r2
 800a6b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	0159      	lsls	r1, r3, #5
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	440b      	add	r3, r1
 800a6c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6ca:	4619      	mov	r1, r3
 800a6cc:	4b35      	ldr	r3, [pc, #212]	@ (800a7a4 <USB_DeactivateEndpoint+0x1b0>)
 800a6ce:	4013      	ands	r3, r2
 800a6d0:	600b      	str	r3, [r1, #0]
 800a6d2:	e060      	b.n	800a796 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	015a      	lsls	r2, r3, #5
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	4413      	add	r3, r2
 800a6dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a6e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a6ea:	d11f      	bne.n	800a72c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	015a      	lsls	r2, r3, #5
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	68ba      	ldr	r2, [r7, #8]
 800a6fc:	0151      	lsls	r1, r2, #5
 800a6fe:	68fa      	ldr	r2, [r7, #12]
 800a700:	440a      	add	r2, r1
 800a702:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a706:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a70a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a70c:	68bb      	ldr	r3, [r7, #8]
 800a70e:	015a      	lsls	r2, r3, #5
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	4413      	add	r3, r2
 800a714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	68ba      	ldr	r2, [r7, #8]
 800a71c:	0151      	lsls	r1, r2, #5
 800a71e:	68fa      	ldr	r2, [r7, #12]
 800a720:	440a      	add	r2, r1
 800a722:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a726:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a72a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a732:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	f003 030f 	and.w	r3, r3, #15
 800a73c:	2101      	movs	r1, #1
 800a73e:	fa01 f303 	lsl.w	r3, r1, r3
 800a742:	041b      	lsls	r3, r3, #16
 800a744:	43db      	mvns	r3, r3
 800a746:	68f9      	ldr	r1, [r7, #12]
 800a748:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a74c:	4013      	ands	r3, r2
 800a74e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a756:	69da      	ldr	r2, [r3, #28]
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	781b      	ldrb	r3, [r3, #0]
 800a75c:	f003 030f 	and.w	r3, r3, #15
 800a760:	2101      	movs	r1, #1
 800a762:	fa01 f303 	lsl.w	r3, r1, r3
 800a766:	041b      	lsls	r3, r3, #16
 800a768:	43db      	mvns	r3, r3
 800a76a:	68f9      	ldr	r1, [r7, #12]
 800a76c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a770:	4013      	ands	r3, r2
 800a772:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	015a      	lsls	r2, r3, #5
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	4413      	add	r3, r2
 800a77c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	0159      	lsls	r1, r3, #5
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	440b      	add	r3, r1
 800a78a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a78e:	4619      	mov	r1, r3
 800a790:	4b05      	ldr	r3, [pc, #20]	@ (800a7a8 <USB_DeactivateEndpoint+0x1b4>)
 800a792:	4013      	ands	r3, r2
 800a794:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a796:	2300      	movs	r3, #0
}
 800a798:	4618      	mov	r0, r3
 800a79a:	3714      	adds	r7, #20
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr
 800a7a4:	ec337800 	.word	0xec337800
 800a7a8:	eff37800 	.word	0xeff37800

0800a7ac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b08a      	sub	sp, #40	@ 0x28
 800a7b0:	af02      	add	r7, sp, #8
 800a7b2:	60f8      	str	r0, [r7, #12]
 800a7b4:	60b9      	str	r1, [r7, #8]
 800a7b6:	4613      	mov	r3, r2
 800a7b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	785b      	ldrb	r3, [r3, #1]
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	f040 8185 	bne.w	800aad8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	691b      	ldr	r3, [r3, #16]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d132      	bne.n	800a83c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a7d6:	69bb      	ldr	r3, [r7, #24]
 800a7d8:	015a      	lsls	r2, r3, #5
 800a7da:	69fb      	ldr	r3, [r7, #28]
 800a7dc:	4413      	add	r3, r2
 800a7de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7e2:	691a      	ldr	r2, [r3, #16]
 800a7e4:	69bb      	ldr	r3, [r7, #24]
 800a7e6:	0159      	lsls	r1, r3, #5
 800a7e8:	69fb      	ldr	r3, [r7, #28]
 800a7ea:	440b      	add	r3, r1
 800a7ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	4ba7      	ldr	r3, [pc, #668]	@ (800aa90 <USB_EPStartXfer+0x2e4>)
 800a7f4:	4013      	ands	r3, r2
 800a7f6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	015a      	lsls	r2, r3, #5
 800a7fc:	69fb      	ldr	r3, [r7, #28]
 800a7fe:	4413      	add	r3, r2
 800a800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a804:	691b      	ldr	r3, [r3, #16]
 800a806:	69ba      	ldr	r2, [r7, #24]
 800a808:	0151      	lsls	r1, r2, #5
 800a80a:	69fa      	ldr	r2, [r7, #28]
 800a80c:	440a      	add	r2, r1
 800a80e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a812:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a816:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a818:	69bb      	ldr	r3, [r7, #24]
 800a81a:	015a      	lsls	r2, r3, #5
 800a81c:	69fb      	ldr	r3, [r7, #28]
 800a81e:	4413      	add	r3, r2
 800a820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a824:	691a      	ldr	r2, [r3, #16]
 800a826:	69bb      	ldr	r3, [r7, #24]
 800a828:	0159      	lsls	r1, r3, #5
 800a82a:	69fb      	ldr	r3, [r7, #28]
 800a82c:	440b      	add	r3, r1
 800a82e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a832:	4619      	mov	r1, r3
 800a834:	4b97      	ldr	r3, [pc, #604]	@ (800aa94 <USB_EPStartXfer+0x2e8>)
 800a836:	4013      	ands	r3, r2
 800a838:	610b      	str	r3, [r1, #16]
 800a83a:	e097      	b.n	800a96c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a83c:	69bb      	ldr	r3, [r7, #24]
 800a83e:	015a      	lsls	r2, r3, #5
 800a840:	69fb      	ldr	r3, [r7, #28]
 800a842:	4413      	add	r3, r2
 800a844:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a848:	691a      	ldr	r2, [r3, #16]
 800a84a:	69bb      	ldr	r3, [r7, #24]
 800a84c:	0159      	lsls	r1, r3, #5
 800a84e:	69fb      	ldr	r3, [r7, #28]
 800a850:	440b      	add	r3, r1
 800a852:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a856:	4619      	mov	r1, r3
 800a858:	4b8e      	ldr	r3, [pc, #568]	@ (800aa94 <USB_EPStartXfer+0x2e8>)
 800a85a:	4013      	ands	r3, r2
 800a85c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a85e:	69bb      	ldr	r3, [r7, #24]
 800a860:	015a      	lsls	r2, r3, #5
 800a862:	69fb      	ldr	r3, [r7, #28]
 800a864:	4413      	add	r3, r2
 800a866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a86a:	691a      	ldr	r2, [r3, #16]
 800a86c:	69bb      	ldr	r3, [r7, #24]
 800a86e:	0159      	lsls	r1, r3, #5
 800a870:	69fb      	ldr	r3, [r7, #28]
 800a872:	440b      	add	r3, r1
 800a874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a878:	4619      	mov	r1, r3
 800a87a:	4b85      	ldr	r3, [pc, #532]	@ (800aa90 <USB_EPStartXfer+0x2e4>)
 800a87c:	4013      	ands	r3, r2
 800a87e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800a880:	69bb      	ldr	r3, [r7, #24]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d11a      	bne.n	800a8bc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	691a      	ldr	r2, [r3, #16]
 800a88a:	68bb      	ldr	r3, [r7, #8]
 800a88c:	689b      	ldr	r3, [r3, #8]
 800a88e:	429a      	cmp	r2, r3
 800a890:	d903      	bls.n	800a89a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	689a      	ldr	r2, [r3, #8]
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	015a      	lsls	r2, r3, #5
 800a89e:	69fb      	ldr	r3, [r7, #28]
 800a8a0:	4413      	add	r3, r2
 800a8a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8a6:	691b      	ldr	r3, [r3, #16]
 800a8a8:	69ba      	ldr	r2, [r7, #24]
 800a8aa:	0151      	lsls	r1, r2, #5
 800a8ac:	69fa      	ldr	r2, [r7, #28]
 800a8ae:	440a      	add	r2, r1
 800a8b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a8b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a8b8:	6113      	str	r3, [r2, #16]
 800a8ba:	e044      	b.n	800a946 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	691a      	ldr	r2, [r3, #16]
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	689b      	ldr	r3, [r3, #8]
 800a8c4:	4413      	add	r3, r2
 800a8c6:	1e5a      	subs	r2, r3, #1
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	689b      	ldr	r3, [r3, #8]
 800a8cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8d0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800a8d2:	69bb      	ldr	r3, [r7, #24]
 800a8d4:	015a      	lsls	r2, r3, #5
 800a8d6:	69fb      	ldr	r3, [r7, #28]
 800a8d8:	4413      	add	r3, r2
 800a8da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8de:	691a      	ldr	r2, [r3, #16]
 800a8e0:	8afb      	ldrh	r3, [r7, #22]
 800a8e2:	04d9      	lsls	r1, r3, #19
 800a8e4:	4b6c      	ldr	r3, [pc, #432]	@ (800aa98 <USB_EPStartXfer+0x2ec>)
 800a8e6:	400b      	ands	r3, r1
 800a8e8:	69b9      	ldr	r1, [r7, #24]
 800a8ea:	0148      	lsls	r0, r1, #5
 800a8ec:	69f9      	ldr	r1, [r7, #28]
 800a8ee:	4401      	add	r1, r0
 800a8f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	791b      	ldrb	r3, [r3, #4]
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d122      	bne.n	800a946 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a900:	69bb      	ldr	r3, [r7, #24]
 800a902:	015a      	lsls	r2, r3, #5
 800a904:	69fb      	ldr	r3, [r7, #28]
 800a906:	4413      	add	r3, r2
 800a908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a90c:	691b      	ldr	r3, [r3, #16]
 800a90e:	69ba      	ldr	r2, [r7, #24]
 800a910:	0151      	lsls	r1, r2, #5
 800a912:	69fa      	ldr	r2, [r7, #28]
 800a914:	440a      	add	r2, r1
 800a916:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a91a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a91e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800a920:	69bb      	ldr	r3, [r7, #24]
 800a922:	015a      	lsls	r2, r3, #5
 800a924:	69fb      	ldr	r3, [r7, #28]
 800a926:	4413      	add	r3, r2
 800a928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a92c:	691a      	ldr	r2, [r3, #16]
 800a92e:	8afb      	ldrh	r3, [r7, #22]
 800a930:	075b      	lsls	r3, r3, #29
 800a932:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800a936:	69b9      	ldr	r1, [r7, #24]
 800a938:	0148      	lsls	r0, r1, #5
 800a93a:	69f9      	ldr	r1, [r7, #28]
 800a93c:	4401      	add	r1, r0
 800a93e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a942:	4313      	orrs	r3, r2
 800a944:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a946:	69bb      	ldr	r3, [r7, #24]
 800a948:	015a      	lsls	r2, r3, #5
 800a94a:	69fb      	ldr	r3, [r7, #28]
 800a94c:	4413      	add	r3, r2
 800a94e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a952:	691a      	ldr	r2, [r3, #16]
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	691b      	ldr	r3, [r3, #16]
 800a958:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a95c:	69b9      	ldr	r1, [r7, #24]
 800a95e:	0148      	lsls	r0, r1, #5
 800a960:	69f9      	ldr	r1, [r7, #28]
 800a962:	4401      	add	r1, r0
 800a964:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a968:	4313      	orrs	r3, r2
 800a96a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a96c:	79fb      	ldrb	r3, [r7, #7]
 800a96e:	2b01      	cmp	r3, #1
 800a970:	d14b      	bne.n	800aa0a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	69db      	ldr	r3, [r3, #28]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d009      	beq.n	800a98e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a97a:	69bb      	ldr	r3, [r7, #24]
 800a97c:	015a      	lsls	r2, r3, #5
 800a97e:	69fb      	ldr	r3, [r7, #28]
 800a980:	4413      	add	r3, r2
 800a982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a986:	461a      	mov	r2, r3
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	69db      	ldr	r3, [r3, #28]
 800a98c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	791b      	ldrb	r3, [r3, #4]
 800a992:	2b01      	cmp	r3, #1
 800a994:	d128      	bne.n	800a9e8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a996:	69fb      	ldr	r3, [r7, #28]
 800a998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a99c:	689b      	ldr	r3, [r3, #8]
 800a99e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d110      	bne.n	800a9c8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a9a6:	69bb      	ldr	r3, [r7, #24]
 800a9a8:	015a      	lsls	r2, r3, #5
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	4413      	add	r3, r2
 800a9ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	69ba      	ldr	r2, [r7, #24]
 800a9b6:	0151      	lsls	r1, r2, #5
 800a9b8:	69fa      	ldr	r2, [r7, #28]
 800a9ba:	440a      	add	r2, r1
 800a9bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a9c4:	6013      	str	r3, [r2, #0]
 800a9c6:	e00f      	b.n	800a9e8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	015a      	lsls	r2, r3, #5
 800a9cc:	69fb      	ldr	r3, [r7, #28]
 800a9ce:	4413      	add	r3, r2
 800a9d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	69ba      	ldr	r2, [r7, #24]
 800a9d8:	0151      	lsls	r1, r2, #5
 800a9da:	69fa      	ldr	r2, [r7, #28]
 800a9dc:	440a      	add	r2, r1
 800a9de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a9e6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a9e8:	69bb      	ldr	r3, [r7, #24]
 800a9ea:	015a      	lsls	r2, r3, #5
 800a9ec:	69fb      	ldr	r3, [r7, #28]
 800a9ee:	4413      	add	r3, r2
 800a9f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	69ba      	ldr	r2, [r7, #24]
 800a9f8:	0151      	lsls	r1, r2, #5
 800a9fa:	69fa      	ldr	r2, [r7, #28]
 800a9fc:	440a      	add	r2, r1
 800a9fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa02:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aa06:	6013      	str	r3, [r2, #0]
 800aa08:	e169      	b.n	800acde <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aa0a:	69bb      	ldr	r3, [r7, #24]
 800aa0c:	015a      	lsls	r2, r3, #5
 800aa0e:	69fb      	ldr	r3, [r7, #28]
 800aa10:	4413      	add	r3, r2
 800aa12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	69ba      	ldr	r2, [r7, #24]
 800aa1a:	0151      	lsls	r1, r2, #5
 800aa1c:	69fa      	ldr	r2, [r7, #28]
 800aa1e:	440a      	add	r2, r1
 800aa20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa24:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aa28:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	791b      	ldrb	r3, [r3, #4]
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d015      	beq.n	800aa5e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	691b      	ldr	r3, [r3, #16]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	f000 8151 	beq.w	800acde <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	f003 030f 	and.w	r3, r3, #15
 800aa4c:	2101      	movs	r1, #1
 800aa4e:	fa01 f303 	lsl.w	r3, r1, r3
 800aa52:	69f9      	ldr	r1, [r7, #28]
 800aa54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	634b      	str	r3, [r1, #52]	@ 0x34
 800aa5c:	e13f      	b.n	800acde <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa64:	689b      	ldr	r3, [r3, #8]
 800aa66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d116      	bne.n	800aa9c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aa6e:	69bb      	ldr	r3, [r7, #24]
 800aa70:	015a      	lsls	r2, r3, #5
 800aa72:	69fb      	ldr	r3, [r7, #28]
 800aa74:	4413      	add	r3, r2
 800aa76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	69ba      	ldr	r2, [r7, #24]
 800aa7e:	0151      	lsls	r1, r2, #5
 800aa80:	69fa      	ldr	r2, [r7, #28]
 800aa82:	440a      	add	r2, r1
 800aa84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa88:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aa8c:	6013      	str	r3, [r2, #0]
 800aa8e:	e015      	b.n	800aabc <USB_EPStartXfer+0x310>
 800aa90:	e007ffff 	.word	0xe007ffff
 800aa94:	fff80000 	.word	0xfff80000
 800aa98:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aa9c:	69bb      	ldr	r3, [r7, #24]
 800aa9e:	015a      	lsls	r2, r3, #5
 800aaa0:	69fb      	ldr	r3, [r7, #28]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	69ba      	ldr	r2, [r7, #24]
 800aaac:	0151      	lsls	r1, r2, #5
 800aaae:	69fa      	ldr	r2, [r7, #28]
 800aab0:	440a      	add	r2, r1
 800aab2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aab6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aaba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	68d9      	ldr	r1, [r3, #12]
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	781a      	ldrb	r2, [r3, #0]
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	691b      	ldr	r3, [r3, #16]
 800aac8:	b298      	uxth	r0, r3
 800aaca:	79fb      	ldrb	r3, [r7, #7]
 800aacc:	9300      	str	r3, [sp, #0]
 800aace:	4603      	mov	r3, r0
 800aad0:	68f8      	ldr	r0, [r7, #12]
 800aad2:	f000 f9b9 	bl	800ae48 <USB_WritePacket>
 800aad6:	e102      	b.n	800acde <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800aad8:	69bb      	ldr	r3, [r7, #24]
 800aada:	015a      	lsls	r2, r3, #5
 800aadc:	69fb      	ldr	r3, [r7, #28]
 800aade:	4413      	add	r3, r2
 800aae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aae4:	691a      	ldr	r2, [r3, #16]
 800aae6:	69bb      	ldr	r3, [r7, #24]
 800aae8:	0159      	lsls	r1, r3, #5
 800aaea:	69fb      	ldr	r3, [r7, #28]
 800aaec:	440b      	add	r3, r1
 800aaee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	4b7c      	ldr	r3, [pc, #496]	@ (800ace8 <USB_EPStartXfer+0x53c>)
 800aaf6:	4013      	ands	r3, r2
 800aaf8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800aafa:	69bb      	ldr	r3, [r7, #24]
 800aafc:	015a      	lsls	r2, r3, #5
 800aafe:	69fb      	ldr	r3, [r7, #28]
 800ab00:	4413      	add	r3, r2
 800ab02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab06:	691a      	ldr	r2, [r3, #16]
 800ab08:	69bb      	ldr	r3, [r7, #24]
 800ab0a:	0159      	lsls	r1, r3, #5
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	440b      	add	r3, r1
 800ab10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab14:	4619      	mov	r1, r3
 800ab16:	4b75      	ldr	r3, [pc, #468]	@ (800acec <USB_EPStartXfer+0x540>)
 800ab18:	4013      	ands	r3, r2
 800ab1a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800ab1c:	69bb      	ldr	r3, [r7, #24]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d12f      	bne.n	800ab82 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	691b      	ldr	r3, [r3, #16]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d003      	beq.n	800ab32 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	689a      	ldr	r2, [r3, #8]
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800ab32:	68bb      	ldr	r3, [r7, #8]
 800ab34:	689a      	ldr	r2, [r3, #8]
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ab3a:	69bb      	ldr	r3, [r7, #24]
 800ab3c:	015a      	lsls	r2, r3, #5
 800ab3e:	69fb      	ldr	r3, [r7, #28]
 800ab40:	4413      	add	r3, r2
 800ab42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab46:	691a      	ldr	r2, [r3, #16]
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	6a1b      	ldr	r3, [r3, #32]
 800ab4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ab50:	69b9      	ldr	r1, [r7, #24]
 800ab52:	0148      	lsls	r0, r1, #5
 800ab54:	69f9      	ldr	r1, [r7, #28]
 800ab56:	4401      	add	r1, r0
 800ab58:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ab5c:	4313      	orrs	r3, r2
 800ab5e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ab60:	69bb      	ldr	r3, [r7, #24]
 800ab62:	015a      	lsls	r2, r3, #5
 800ab64:	69fb      	ldr	r3, [r7, #28]
 800ab66:	4413      	add	r3, r2
 800ab68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab6c:	691b      	ldr	r3, [r3, #16]
 800ab6e:	69ba      	ldr	r2, [r7, #24]
 800ab70:	0151      	lsls	r1, r2, #5
 800ab72:	69fa      	ldr	r2, [r7, #28]
 800ab74:	440a      	add	r2, r1
 800ab76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ab7e:	6113      	str	r3, [r2, #16]
 800ab80:	e05f      	b.n	800ac42 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	691b      	ldr	r3, [r3, #16]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d123      	bne.n	800abd2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ab8a:	69bb      	ldr	r3, [r7, #24]
 800ab8c:	015a      	lsls	r2, r3, #5
 800ab8e:	69fb      	ldr	r3, [r7, #28]
 800ab90:	4413      	add	r3, r2
 800ab92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab96:	691a      	ldr	r2, [r3, #16]
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aba0:	69b9      	ldr	r1, [r7, #24]
 800aba2:	0148      	lsls	r0, r1, #5
 800aba4:	69f9      	ldr	r1, [r7, #28]
 800aba6:	4401      	add	r1, r0
 800aba8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800abac:	4313      	orrs	r3, r2
 800abae:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800abb0:	69bb      	ldr	r3, [r7, #24]
 800abb2:	015a      	lsls	r2, r3, #5
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	4413      	add	r3, r2
 800abb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abbc:	691b      	ldr	r3, [r3, #16]
 800abbe:	69ba      	ldr	r2, [r7, #24]
 800abc0:	0151      	lsls	r1, r2, #5
 800abc2:	69fa      	ldr	r2, [r7, #28]
 800abc4:	440a      	add	r2, r1
 800abc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800abce:	6113      	str	r3, [r2, #16]
 800abd0:	e037      	b.n	800ac42 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	691a      	ldr	r2, [r3, #16]
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	689b      	ldr	r3, [r3, #8]
 800abda:	4413      	add	r3, r2
 800abdc:	1e5a      	subs	r2, r3, #1
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	fbb2 f3f3 	udiv	r3, r2, r3
 800abe6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	689b      	ldr	r3, [r3, #8]
 800abec:	8afa      	ldrh	r2, [r7, #22]
 800abee:	fb03 f202 	mul.w	r2, r3, r2
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	015a      	lsls	r2, r3, #5
 800abfa:	69fb      	ldr	r3, [r7, #28]
 800abfc:	4413      	add	r3, r2
 800abfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac02:	691a      	ldr	r2, [r3, #16]
 800ac04:	8afb      	ldrh	r3, [r7, #22]
 800ac06:	04d9      	lsls	r1, r3, #19
 800ac08:	4b39      	ldr	r3, [pc, #228]	@ (800acf0 <USB_EPStartXfer+0x544>)
 800ac0a:	400b      	ands	r3, r1
 800ac0c:	69b9      	ldr	r1, [r7, #24]
 800ac0e:	0148      	lsls	r0, r1, #5
 800ac10:	69f9      	ldr	r1, [r7, #28]
 800ac12:	4401      	add	r1, r0
 800ac14:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ac1c:	69bb      	ldr	r3, [r7, #24]
 800ac1e:	015a      	lsls	r2, r3, #5
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	4413      	add	r3, r2
 800ac24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac28:	691a      	ldr	r2, [r3, #16]
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	6a1b      	ldr	r3, [r3, #32]
 800ac2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac32:	69b9      	ldr	r1, [r7, #24]
 800ac34:	0148      	lsls	r0, r1, #5
 800ac36:	69f9      	ldr	r1, [r7, #28]
 800ac38:	4401      	add	r1, r0
 800ac3a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800ac42:	79fb      	ldrb	r3, [r7, #7]
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	d10d      	bne.n	800ac64 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	68db      	ldr	r3, [r3, #12]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d009      	beq.n	800ac64 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	68d9      	ldr	r1, [r3, #12]
 800ac54:	69bb      	ldr	r3, [r7, #24]
 800ac56:	015a      	lsls	r2, r3, #5
 800ac58:	69fb      	ldr	r3, [r7, #28]
 800ac5a:	4413      	add	r3, r2
 800ac5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac60:	460a      	mov	r2, r1
 800ac62:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	791b      	ldrb	r3, [r3, #4]
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d128      	bne.n	800acbe <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ac6c:	69fb      	ldr	r3, [r7, #28]
 800ac6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac72:	689b      	ldr	r3, [r3, #8]
 800ac74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d110      	bne.n	800ac9e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ac7c:	69bb      	ldr	r3, [r7, #24]
 800ac7e:	015a      	lsls	r2, r3, #5
 800ac80:	69fb      	ldr	r3, [r7, #28]
 800ac82:	4413      	add	r3, r2
 800ac84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	69ba      	ldr	r2, [r7, #24]
 800ac8c:	0151      	lsls	r1, r2, #5
 800ac8e:	69fa      	ldr	r2, [r7, #28]
 800ac90:	440a      	add	r2, r1
 800ac92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac96:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ac9a:	6013      	str	r3, [r2, #0]
 800ac9c:	e00f      	b.n	800acbe <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ac9e:	69bb      	ldr	r3, [r7, #24]
 800aca0:	015a      	lsls	r2, r3, #5
 800aca2:	69fb      	ldr	r3, [r7, #28]
 800aca4:	4413      	add	r3, r2
 800aca6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	69ba      	ldr	r2, [r7, #24]
 800acae:	0151      	lsls	r1, r2, #5
 800acb0:	69fa      	ldr	r2, [r7, #28]
 800acb2:	440a      	add	r2, r1
 800acb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800acb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800acbc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800acbe:	69bb      	ldr	r3, [r7, #24]
 800acc0:	015a      	lsls	r2, r3, #5
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	4413      	add	r3, r2
 800acc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	69ba      	ldr	r2, [r7, #24]
 800acce:	0151      	lsls	r1, r2, #5
 800acd0:	69fa      	ldr	r2, [r7, #28]
 800acd2:	440a      	add	r2, r1
 800acd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800acd8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800acdc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800acde:	2300      	movs	r3, #0
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	3720      	adds	r7, #32
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}
 800ace8:	fff80000 	.word	0xfff80000
 800acec:	e007ffff 	.word	0xe007ffff
 800acf0:	1ff80000 	.word	0x1ff80000

0800acf4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b087      	sub	sp, #28
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800acfe:	2300      	movs	r3, #0
 800ad00:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad02:	2300      	movs	r3, #0
 800ad04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	785b      	ldrb	r3, [r3, #1]
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d14a      	bne.n	800ada8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	015a      	lsls	r2, r3, #5
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ad26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad2a:	f040 8086 	bne.w	800ae3a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	781b      	ldrb	r3, [r3, #0]
 800ad32:	015a      	lsls	r2, r3, #5
 800ad34:	693b      	ldr	r3, [r7, #16]
 800ad36:	4413      	add	r3, r2
 800ad38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	683a      	ldr	r2, [r7, #0]
 800ad40:	7812      	ldrb	r2, [r2, #0]
 800ad42:	0151      	lsls	r1, r2, #5
 800ad44:	693a      	ldr	r2, [r7, #16]
 800ad46:	440a      	add	r2, r1
 800ad48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ad50:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ad52:	683b      	ldr	r3, [r7, #0]
 800ad54:	781b      	ldrb	r3, [r3, #0]
 800ad56:	015a      	lsls	r2, r3, #5
 800ad58:	693b      	ldr	r3, [r7, #16]
 800ad5a:	4413      	add	r3, r2
 800ad5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	683a      	ldr	r2, [r7, #0]
 800ad64:	7812      	ldrb	r2, [r2, #0]
 800ad66:	0151      	lsls	r1, r2, #5
 800ad68:	693a      	ldr	r2, [r7, #16]
 800ad6a:	440a      	add	r2, r1
 800ad6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ad74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	3301      	adds	r3, #1
 800ad7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d902      	bls.n	800ad8c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ad86:	2301      	movs	r3, #1
 800ad88:	75fb      	strb	r3, [r7, #23]
          break;
 800ad8a:	e056      	b.n	800ae3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	015a      	lsls	r2, r3, #5
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	4413      	add	r3, r2
 800ad96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ada0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ada4:	d0e7      	beq.n	800ad76 <USB_EPStopXfer+0x82>
 800ada6:	e048      	b.n	800ae3a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	781b      	ldrb	r3, [r3, #0]
 800adac:	015a      	lsls	r2, r3, #5
 800adae:	693b      	ldr	r3, [r7, #16]
 800adb0:	4413      	add	r3, r2
 800adb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800adbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800adc0:	d13b      	bne.n	800ae3a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800adc2:	683b      	ldr	r3, [r7, #0]
 800adc4:	781b      	ldrb	r3, [r3, #0]
 800adc6:	015a      	lsls	r2, r3, #5
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	4413      	add	r3, r2
 800adcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	683a      	ldr	r2, [r7, #0]
 800add4:	7812      	ldrb	r2, [r2, #0]
 800add6:	0151      	lsls	r1, r2, #5
 800add8:	693a      	ldr	r2, [r7, #16]
 800adda:	440a      	add	r2, r1
 800addc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ade0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ade4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	781b      	ldrb	r3, [r3, #0]
 800adea:	015a      	lsls	r2, r3, #5
 800adec:	693b      	ldr	r3, [r7, #16]
 800adee:	4413      	add	r3, r2
 800adf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	683a      	ldr	r2, [r7, #0]
 800adf8:	7812      	ldrb	r2, [r2, #0]
 800adfa:	0151      	lsls	r1, r2, #5
 800adfc:	693a      	ldr	r2, [r7, #16]
 800adfe:	440a      	add	r2, r1
 800ae00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ae08:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	3301      	adds	r3, #1
 800ae0e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d902      	bls.n	800ae20 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	75fb      	strb	r3, [r7, #23]
          break;
 800ae1e:	e00c      	b.n	800ae3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	781b      	ldrb	r3, [r3, #0]
 800ae24:	015a      	lsls	r2, r3, #5
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	4413      	add	r3, r2
 800ae2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae38:	d0e7      	beq.n	800ae0a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ae3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	371c      	adds	r7, #28
 800ae40:	46bd      	mov	sp, r7
 800ae42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae46:	4770      	bx	lr

0800ae48 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ae48:	b480      	push	{r7}
 800ae4a:	b089      	sub	sp, #36	@ 0x24
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	60f8      	str	r0, [r7, #12]
 800ae50:	60b9      	str	r1, [r7, #8]
 800ae52:	4611      	mov	r1, r2
 800ae54:	461a      	mov	r2, r3
 800ae56:	460b      	mov	r3, r1
 800ae58:	71fb      	strb	r3, [r7, #7]
 800ae5a:	4613      	mov	r3, r2
 800ae5c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ae66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d123      	bne.n	800aeb6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ae6e:	88bb      	ldrh	r3, [r7, #4]
 800ae70:	3303      	adds	r3, #3
 800ae72:	089b      	lsrs	r3, r3, #2
 800ae74:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ae76:	2300      	movs	r3, #0
 800ae78:	61bb      	str	r3, [r7, #24]
 800ae7a:	e018      	b.n	800aeae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ae7c:	79fb      	ldrb	r3, [r7, #7]
 800ae7e:	031a      	lsls	r2, r3, #12
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	4413      	add	r3, r2
 800ae84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ae88:	461a      	mov	r2, r3
 800ae8a:	69fb      	ldr	r3, [r7, #28]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ae90:	69fb      	ldr	r3, [r7, #28]
 800ae92:	3301      	adds	r3, #1
 800ae94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ae96:	69fb      	ldr	r3, [r7, #28]
 800ae98:	3301      	adds	r3, #1
 800ae9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ae9c:	69fb      	ldr	r3, [r7, #28]
 800ae9e:	3301      	adds	r3, #1
 800aea0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	3301      	adds	r3, #1
 800aea6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800aea8:	69bb      	ldr	r3, [r7, #24]
 800aeaa:	3301      	adds	r3, #1
 800aeac:	61bb      	str	r3, [r7, #24]
 800aeae:	69ba      	ldr	r2, [r7, #24]
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d3e2      	bcc.n	800ae7c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800aeb6:	2300      	movs	r3, #0
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3724      	adds	r7, #36	@ 0x24
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr

0800aec4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800aec4:	b480      	push	{r7}
 800aec6:	b08b      	sub	sp, #44	@ 0x2c
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	60f8      	str	r0, [r7, #12]
 800aecc:	60b9      	str	r1, [r7, #8]
 800aece:	4613      	mov	r3, r2
 800aed0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800aeda:	88fb      	ldrh	r3, [r7, #6]
 800aedc:	089b      	lsrs	r3, r3, #2
 800aede:	b29b      	uxth	r3, r3
 800aee0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800aee2:	88fb      	ldrh	r3, [r7, #6]
 800aee4:	f003 0303 	and.w	r3, r3, #3
 800aee8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800aeea:	2300      	movs	r3, #0
 800aeec:	623b      	str	r3, [r7, #32]
 800aeee:	e014      	b.n	800af1a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800aef0:	69bb      	ldr	r3, [r7, #24]
 800aef2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aef6:	681a      	ldr	r2, [r3, #0]
 800aef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aefa:	601a      	str	r2, [r3, #0]
    pDest++;
 800aefc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aefe:	3301      	adds	r3, #1
 800af00:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800af02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af04:	3301      	adds	r3, #1
 800af06:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800af08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af0a:	3301      	adds	r3, #1
 800af0c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800af0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af10:	3301      	adds	r3, #1
 800af12:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800af14:	6a3b      	ldr	r3, [r7, #32]
 800af16:	3301      	adds	r3, #1
 800af18:	623b      	str	r3, [r7, #32]
 800af1a:	6a3a      	ldr	r2, [r7, #32]
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	429a      	cmp	r2, r3
 800af20:	d3e6      	bcc.n	800aef0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800af22:	8bfb      	ldrh	r3, [r7, #30]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d01e      	beq.n	800af66 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800af28:	2300      	movs	r3, #0
 800af2a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800af2c:	69bb      	ldr	r3, [r7, #24]
 800af2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af32:	461a      	mov	r2, r3
 800af34:	f107 0310 	add.w	r3, r7, #16
 800af38:	6812      	ldr	r2, [r2, #0]
 800af3a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800af3c:	693a      	ldr	r2, [r7, #16]
 800af3e:	6a3b      	ldr	r3, [r7, #32]
 800af40:	b2db      	uxtb	r3, r3
 800af42:	00db      	lsls	r3, r3, #3
 800af44:	fa22 f303 	lsr.w	r3, r2, r3
 800af48:	b2da      	uxtb	r2, r3
 800af4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af4c:	701a      	strb	r2, [r3, #0]
      i++;
 800af4e:	6a3b      	ldr	r3, [r7, #32]
 800af50:	3301      	adds	r3, #1
 800af52:	623b      	str	r3, [r7, #32]
      pDest++;
 800af54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af56:	3301      	adds	r3, #1
 800af58:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800af5a:	8bfb      	ldrh	r3, [r7, #30]
 800af5c:	3b01      	subs	r3, #1
 800af5e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800af60:	8bfb      	ldrh	r3, [r7, #30]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d1ea      	bne.n	800af3c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800af66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800af68:	4618      	mov	r0, r3
 800af6a:	372c      	adds	r7, #44	@ 0x2c
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr

0800af74 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800af74:	b480      	push	{r7}
 800af76:	b085      	sub	sp, #20
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	781b      	ldrb	r3, [r3, #0]
 800af86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	785b      	ldrb	r3, [r3, #1]
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	d12c      	bne.n	800afea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	015a      	lsls	r2, r3, #5
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	4413      	add	r3, r2
 800af98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	db12      	blt.n	800afc8 <USB_EPSetStall+0x54>
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d00f      	beq.n	800afc8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	015a      	lsls	r2, r3, #5
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	4413      	add	r3, r2
 800afb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	68ba      	ldr	r2, [r7, #8]
 800afb8:	0151      	lsls	r1, r2, #5
 800afba:	68fa      	ldr	r2, [r7, #12]
 800afbc:	440a      	add	r2, r1
 800afbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800afc2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800afc6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	015a      	lsls	r2, r3, #5
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	4413      	add	r3, r2
 800afd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	68ba      	ldr	r2, [r7, #8]
 800afd8:	0151      	lsls	r1, r2, #5
 800afda:	68fa      	ldr	r2, [r7, #12]
 800afdc:	440a      	add	r2, r1
 800afde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800afe2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800afe6:	6013      	str	r3, [r2, #0]
 800afe8:	e02b      	b.n	800b042 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	015a      	lsls	r2, r3, #5
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	4413      	add	r3, r2
 800aff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	db12      	blt.n	800b022 <USB_EPSetStall+0xae>
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d00f      	beq.n	800b022 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	015a      	lsls	r2, r3, #5
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	4413      	add	r3, r2
 800b00a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	68ba      	ldr	r2, [r7, #8]
 800b012:	0151      	lsls	r1, r2, #5
 800b014:	68fa      	ldr	r2, [r7, #12]
 800b016:	440a      	add	r2, r1
 800b018:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b01c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b020:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	015a      	lsls	r2, r3, #5
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	4413      	add	r3, r2
 800b02a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	68ba      	ldr	r2, [r7, #8]
 800b032:	0151      	lsls	r1, r2, #5
 800b034:	68fa      	ldr	r2, [r7, #12]
 800b036:	440a      	add	r2, r1
 800b038:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b03c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b040:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b042:	2300      	movs	r3, #0
}
 800b044:	4618      	mov	r0, r3
 800b046:	3714      	adds	r7, #20
 800b048:	46bd      	mov	sp, r7
 800b04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04e:	4770      	bx	lr

0800b050 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b050:	b480      	push	{r7}
 800b052:	b085      	sub	sp, #20
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
 800b058:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	785b      	ldrb	r3, [r3, #1]
 800b068:	2b01      	cmp	r3, #1
 800b06a:	d128      	bne.n	800b0be <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	015a      	lsls	r2, r3, #5
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	4413      	add	r3, r2
 800b074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	68ba      	ldr	r2, [r7, #8]
 800b07c:	0151      	lsls	r1, r2, #5
 800b07e:	68fa      	ldr	r2, [r7, #12]
 800b080:	440a      	add	r2, r1
 800b082:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b086:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b08a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	791b      	ldrb	r3, [r3, #4]
 800b090:	2b03      	cmp	r3, #3
 800b092:	d003      	beq.n	800b09c <USB_EPClearStall+0x4c>
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	791b      	ldrb	r3, [r3, #4]
 800b098:	2b02      	cmp	r3, #2
 800b09a:	d138      	bne.n	800b10e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	015a      	lsls	r2, r3, #5
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	4413      	add	r3, r2
 800b0a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	68ba      	ldr	r2, [r7, #8]
 800b0ac:	0151      	lsls	r1, r2, #5
 800b0ae:	68fa      	ldr	r2, [r7, #12]
 800b0b0:	440a      	add	r2, r1
 800b0b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b0ba:	6013      	str	r3, [r2, #0]
 800b0bc:	e027      	b.n	800b10e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	015a      	lsls	r2, r3, #5
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	4413      	add	r3, r2
 800b0c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	68ba      	ldr	r2, [r7, #8]
 800b0ce:	0151      	lsls	r1, r2, #5
 800b0d0:	68fa      	ldr	r2, [r7, #12]
 800b0d2:	440a      	add	r2, r1
 800b0d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b0d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b0dc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	791b      	ldrb	r3, [r3, #4]
 800b0e2:	2b03      	cmp	r3, #3
 800b0e4:	d003      	beq.n	800b0ee <USB_EPClearStall+0x9e>
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	791b      	ldrb	r3, [r3, #4]
 800b0ea:	2b02      	cmp	r3, #2
 800b0ec:	d10f      	bne.n	800b10e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	015a      	lsls	r2, r3, #5
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	4413      	add	r3, r2
 800b0f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	68ba      	ldr	r2, [r7, #8]
 800b0fe:	0151      	lsls	r1, r2, #5
 800b100:	68fa      	ldr	r2, [r7, #12]
 800b102:	440a      	add	r2, r1
 800b104:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b108:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b10c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b10e:	2300      	movs	r3, #0
}
 800b110:	4618      	mov	r0, r3
 800b112:	3714      	adds	r7, #20
 800b114:	46bd      	mov	sp, r7
 800b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11a:	4770      	bx	lr

0800b11c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b11c:	b480      	push	{r7}
 800b11e:	b085      	sub	sp, #20
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	460b      	mov	r3, r1
 800b126:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	68fa      	ldr	r2, [r7, #12]
 800b136:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b13a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b13e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b146:	681a      	ldr	r2, [r3, #0]
 800b148:	78fb      	ldrb	r3, [r7, #3]
 800b14a:	011b      	lsls	r3, r3, #4
 800b14c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b150:	68f9      	ldr	r1, [r7, #12]
 800b152:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b156:	4313      	orrs	r3, r2
 800b158:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b15a:	2300      	movs	r3, #0
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	3714      	adds	r7, #20
 800b160:	46bd      	mov	sp, r7
 800b162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b166:	4770      	bx	lr

0800b168 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b168:	b480      	push	{r7}
 800b16a:	b085      	sub	sp, #20
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	68fa      	ldr	r2, [r7, #12]
 800b17e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b182:	f023 0303 	bic.w	r3, r3, #3
 800b186:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	68fa      	ldr	r2, [r7, #12]
 800b192:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b196:	f023 0302 	bic.w	r3, r3, #2
 800b19a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b19c:	2300      	movs	r3, #0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3714      	adds	r7, #20
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr

0800b1aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b1aa:	b480      	push	{r7}
 800b1ac:	b085      	sub	sp, #20
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	68fa      	ldr	r2, [r7, #12]
 800b1c0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b1c4:	f023 0303 	bic.w	r3, r3, #3
 800b1c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1d0:	685b      	ldr	r3, [r3, #4]
 800b1d2:	68fa      	ldr	r2, [r7, #12]
 800b1d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b1d8:	f043 0302 	orr.w	r3, r3, #2
 800b1dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b1de:	2300      	movs	r3, #0
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3714      	adds	r7, #20
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr

0800b1ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b085      	sub	sp, #20
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	695b      	ldr	r3, [r3, #20]
 800b1f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	699b      	ldr	r3, [r3, #24]
 800b1fe:	68fa      	ldr	r2, [r7, #12]
 800b200:	4013      	ands	r3, r2
 800b202:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b204:	68fb      	ldr	r3, [r7, #12]
}
 800b206:	4618      	mov	r0, r3
 800b208:	3714      	adds	r7, #20
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr

0800b212 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b212:	b480      	push	{r7}
 800b214:	b085      	sub	sp, #20
 800b216:	af00      	add	r7, sp, #0
 800b218:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b224:	699b      	ldr	r3, [r3, #24]
 800b226:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b22e:	69db      	ldr	r3, [r3, #28]
 800b230:	68ba      	ldr	r2, [r7, #8]
 800b232:	4013      	ands	r3, r2
 800b234:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	0c1b      	lsrs	r3, r3, #16
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3714      	adds	r7, #20
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr

0800b246 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b246:	b480      	push	{r7}
 800b248:	b085      	sub	sp, #20
 800b24a:	af00      	add	r7, sp, #0
 800b24c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b258:	699b      	ldr	r3, [r3, #24]
 800b25a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b262:	69db      	ldr	r3, [r3, #28]
 800b264:	68ba      	ldr	r2, [r7, #8]
 800b266:	4013      	ands	r3, r2
 800b268:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	b29b      	uxth	r3, r3
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3714      	adds	r7, #20
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr

0800b27a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b27a:	b480      	push	{r7}
 800b27c:	b085      	sub	sp, #20
 800b27e:	af00      	add	r7, sp, #0
 800b280:	6078      	str	r0, [r7, #4]
 800b282:	460b      	mov	r3, r1
 800b284:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b28a:	78fb      	ldrb	r3, [r7, #3]
 800b28c:	015a      	lsls	r2, r3, #5
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	4413      	add	r3, r2
 800b292:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2a0:	695b      	ldr	r3, [r3, #20]
 800b2a2:	68ba      	ldr	r2, [r7, #8]
 800b2a4:	4013      	ands	r3, r2
 800b2a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b2a8:	68bb      	ldr	r3, [r7, #8]
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	3714      	adds	r7, #20
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b4:	4770      	bx	lr

0800b2b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b2b6:	b480      	push	{r7}
 800b2b8:	b087      	sub	sp, #28
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	6078      	str	r0, [r7, #4]
 800b2be:	460b      	mov	r3, r1
 800b2c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2cc:	691b      	ldr	r3, [r3, #16]
 800b2ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b2da:	78fb      	ldrb	r3, [r7, #3]
 800b2dc:	f003 030f 	and.w	r3, r3, #15
 800b2e0:	68fa      	ldr	r2, [r7, #12]
 800b2e2:	fa22 f303 	lsr.w	r3, r2, r3
 800b2e6:	01db      	lsls	r3, r3, #7
 800b2e8:	b2db      	uxtb	r3, r3
 800b2ea:	693a      	ldr	r2, [r7, #16]
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b2f0:	78fb      	ldrb	r3, [r7, #3]
 800b2f2:	015a      	lsls	r2, r3, #5
 800b2f4:	697b      	ldr	r3, [r7, #20]
 800b2f6:	4413      	add	r3, r2
 800b2f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2fc:	689b      	ldr	r3, [r3, #8]
 800b2fe:	693a      	ldr	r2, [r7, #16]
 800b300:	4013      	ands	r3, r2
 800b302:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b304:	68bb      	ldr	r3, [r7, #8]
}
 800b306:	4618      	mov	r0, r3
 800b308:	371c      	adds	r7, #28
 800b30a:	46bd      	mov	sp, r7
 800b30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b310:	4770      	bx	lr

0800b312 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b312:	b480      	push	{r7}
 800b314:	b083      	sub	sp, #12
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	695b      	ldr	r3, [r3, #20]
 800b31e:	f003 0301 	and.w	r3, r3, #1
}
 800b322:	4618      	mov	r0, r3
 800b324:	370c      	adds	r7, #12
 800b326:	46bd      	mov	sp, r7
 800b328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32c:	4770      	bx	lr
	...

0800b330 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b342:	681a      	ldr	r2, [r3, #0]
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b34a:	4619      	mov	r1, r3
 800b34c:	4b09      	ldr	r3, [pc, #36]	@ (800b374 <USB_ActivateSetup+0x44>)
 800b34e:	4013      	ands	r3, r2
 800b350:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b358:	685b      	ldr	r3, [r3, #4]
 800b35a:	68fa      	ldr	r2, [r7, #12]
 800b35c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b364:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b366:	2300      	movs	r3, #0
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3714      	adds	r7, #20
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr
 800b374:	fffff800 	.word	0xfffff800

0800b378 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b378:	b480      	push	{r7}
 800b37a:	b087      	sub	sp, #28
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	60f8      	str	r0, [r7, #12]
 800b380:	460b      	mov	r3, r1
 800b382:	607a      	str	r2, [r7, #4]
 800b384:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	333c      	adds	r3, #60	@ 0x3c
 800b38e:	3304      	adds	r3, #4
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b394:	693b      	ldr	r3, [r7, #16]
 800b396:	4a26      	ldr	r2, [pc, #152]	@ (800b430 <USB_EP0_OutStart+0xb8>)
 800b398:	4293      	cmp	r3, r2
 800b39a:	d90a      	bls.n	800b3b2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b3a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b3ac:	d101      	bne.n	800b3b2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	e037      	b.n	800b422 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b3b2:	697b      	ldr	r3, [r7, #20]
 800b3b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3b8:	461a      	mov	r2, r3
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b3be:	697b      	ldr	r3, [r7, #20]
 800b3c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3c4:	691b      	ldr	r3, [r3, #16]
 800b3c6:	697a      	ldr	r2, [r7, #20]
 800b3c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b3d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3d8:	691b      	ldr	r3, [r3, #16]
 800b3da:	697a      	ldr	r2, [r7, #20]
 800b3dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3e0:	f043 0318 	orr.w	r3, r3, #24
 800b3e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3ec:	691b      	ldr	r3, [r3, #16]
 800b3ee:	697a      	ldr	r2, [r7, #20]
 800b3f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3f4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b3f8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b3fa:	7afb      	ldrb	r3, [r7, #11]
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d10f      	bne.n	800b420 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b400:	697b      	ldr	r3, [r7, #20]
 800b402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b406:	461a      	mov	r2, r3
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b40c:	697b      	ldr	r3, [r7, #20]
 800b40e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	697a      	ldr	r2, [r7, #20]
 800b416:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b41a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b41e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b420:	2300      	movs	r3, #0
}
 800b422:	4618      	mov	r0, r3
 800b424:	371c      	adds	r7, #28
 800b426:	46bd      	mov	sp, r7
 800b428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42c:	4770      	bx	lr
 800b42e:	bf00      	nop
 800b430:	4f54300a 	.word	0x4f54300a

0800b434 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b434:	b480      	push	{r7}
 800b436:	b085      	sub	sp, #20
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b43c:	2300      	movs	r3, #0
 800b43e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	3301      	adds	r3, #1
 800b444:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b44c:	d901      	bls.n	800b452 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b44e:	2303      	movs	r3, #3
 800b450:	e01b      	b.n	800b48a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	691b      	ldr	r3, [r3, #16]
 800b456:	2b00      	cmp	r3, #0
 800b458:	daf2      	bge.n	800b440 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b45a:	2300      	movs	r3, #0
 800b45c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	691b      	ldr	r3, [r3, #16]
 800b462:	f043 0201 	orr.w	r2, r3, #1
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	3301      	adds	r3, #1
 800b46e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b476:	d901      	bls.n	800b47c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b478:	2303      	movs	r3, #3
 800b47a:	e006      	b.n	800b48a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	691b      	ldr	r3, [r3, #16]
 800b480:	f003 0301 	and.w	r3, r3, #1
 800b484:	2b01      	cmp	r3, #1
 800b486:	d0f0      	beq.n	800b46a <USB_CoreReset+0x36>

  return HAL_OK;
 800b488:	2300      	movs	r3, #0
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3714      	adds	r7, #20
 800b48e:	46bd      	mov	sp, r7
 800b490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b494:	4770      	bx	lr
	...

0800b498 <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b084      	sub	sp, #16
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 800b4a4:	2018      	movs	r0, #24
 800b4a6:	f002 fb89 	bl	800dbbc <USBD_static_malloc>
 800b4aa:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d109      	bne.n	800b4c6 <USBD_CUSTOM_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	32b0      	adds	r2, #176	@ 0xb0
 800b4bc:	2100      	movs	r1, #0
 800b4be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b4c2:	2302      	movs	r3, #2
 800b4c4:	e08b      	b.n	800b5de <USBD_CUSTOM_HID_Init+0x146>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	32b0      	adds	r2, #176	@ 0xb0
 800b4d0:	68f9      	ldr	r1, [r7, #12]
 800b4d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	32b0      	adds	r2, #176	@ 0xb0
 800b4e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	7c1b      	ldrb	r3, [r3, #16]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d11b      	bne.n	800b52a <USBD_CUSTOM_HID_Init+0x92>
  {
    pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800b4f2:	4b3d      	ldr	r3, [pc, #244]	@ (800b5e8 <USBD_CUSTOM_HID_Init+0x150>)
 800b4f4:	781b      	ldrb	r3, [r3, #0]
 800b4f6:	f003 020f 	and.w	r2, r3, #15
 800b4fa:	6879      	ldr	r1, [r7, #4]
 800b4fc:	4613      	mov	r3, r2
 800b4fe:	009b      	lsls	r3, r3, #2
 800b500:	4413      	add	r3, r2
 800b502:	009b      	lsls	r3, r3, #2
 800b504:	440b      	add	r3, r1
 800b506:	3326      	adds	r3, #38	@ 0x26
 800b508:	2205      	movs	r2, #5
 800b50a:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800b50c:	4b37      	ldr	r3, [pc, #220]	@ (800b5ec <USBD_CUSTOM_HID_Init+0x154>)
 800b50e:	781b      	ldrb	r3, [r3, #0]
 800b510:	f003 020f 	and.w	r2, r3, #15
 800b514:	6879      	ldr	r1, [r7, #4]
 800b516:	4613      	mov	r3, r2
 800b518:	009b      	lsls	r3, r3, #2
 800b51a:	4413      	add	r3, r2
 800b51c:	009b      	lsls	r3, r3, #2
 800b51e:	440b      	add	r3, r1
 800b520:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800b524:	2205      	movs	r2, #5
 800b526:	801a      	strh	r2, [r3, #0]
 800b528:	e01a      	b.n	800b560 <USBD_CUSTOM_HID_Init+0xc8>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800b52a:	4b2f      	ldr	r3, [pc, #188]	@ (800b5e8 <USBD_CUSTOM_HID_Init+0x150>)
 800b52c:	781b      	ldrb	r3, [r3, #0]
 800b52e:	f003 020f 	and.w	r2, r3, #15
 800b532:	6879      	ldr	r1, [r7, #4]
 800b534:	4613      	mov	r3, r2
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	4413      	add	r3, r2
 800b53a:	009b      	lsls	r3, r3, #2
 800b53c:	440b      	add	r3, r1
 800b53e:	3326      	adds	r3, #38	@ 0x26
 800b540:	2205      	movs	r2, #5
 800b542:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800b544:	4b29      	ldr	r3, [pc, #164]	@ (800b5ec <USBD_CUSTOM_HID_Init+0x154>)
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	f003 020f 	and.w	r2, r3, #15
 800b54c:	6879      	ldr	r1, [r7, #4]
 800b54e:	4613      	mov	r3, r2
 800b550:	009b      	lsls	r3, r3, #2
 800b552:	4413      	add	r3, r2
 800b554:	009b      	lsls	r3, r3, #2
 800b556:	440b      	add	r3, r1
 800b558:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800b55c:	2205      	movs	r2, #5
 800b55e:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOMHIDInEpAdd, USBD_EP_TYPE_INTR,
 800b560:	4b21      	ldr	r3, [pc, #132]	@ (800b5e8 <USBD_CUSTOM_HID_Init+0x150>)
 800b562:	7819      	ldrb	r1, [r3, #0]
 800b564:	2302      	movs	r3, #2
 800b566:	2203      	movs	r2, #3
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f002 fa04 	bl	800d976 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].is_used = 1U;
 800b56e:	4b1e      	ldr	r3, [pc, #120]	@ (800b5e8 <USBD_CUSTOM_HID_Init+0x150>)
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	f003 020f 	and.w	r2, r3, #15
 800b576:	6879      	ldr	r1, [r7, #4]
 800b578:	4613      	mov	r3, r2
 800b57a:	009b      	lsls	r3, r3, #2
 800b57c:	4413      	add	r3, r2
 800b57e:	009b      	lsls	r3, r3, #2
 800b580:	440b      	add	r3, r1
 800b582:	3324      	adds	r3, #36	@ 0x24
 800b584:	2201      	movs	r2, #1
 800b586:	801a      	strh	r2, [r3, #0]

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOMHIDOutEpAdd, USBD_EP_TYPE_BULK,
 800b588:	4b18      	ldr	r3, [pc, #96]	@ (800b5ec <USBD_CUSTOM_HID_Init+0x154>)
 800b58a:	7819      	ldrb	r1, [r3, #0]
 800b58c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b590:	2202      	movs	r2, #2
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f002 f9ef 	bl	800d976 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_MPS_HS);

  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].is_used = 1U;
 800b598:	4b14      	ldr	r3, [pc, #80]	@ (800b5ec <USBD_CUSTOM_HID_Init+0x154>)
 800b59a:	781b      	ldrb	r3, [r3, #0]
 800b59c:	f003 020f 	and.w	r2, r3, #15
 800b5a0:	6879      	ldr	r1, [r7, #4]
 800b5a2:	4613      	mov	r3, r2
 800b5a4:	009b      	lsls	r3, r3, #2
 800b5a6:	4413      	add	r3, r2
 800b5a8:	009b      	lsls	r3, r3, #2
 800b5aa:	440b      	add	r3, r1
 800b5ac:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b5b0:	2201      	movs	r2, #1
 800b5b2:	801a      	strh	r2, [r3, #0]

  hhid->state = CUSTOM_HID_IDLE;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	751a      	strb	r2, [r3, #20]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	33b0      	adds	r3, #176	@ 0xb0
 800b5c4:	009b      	lsls	r3, r3, #2
 800b5c6:	4413      	add	r3, r2
 800b5c8:	685b      	ldr	r3, [r3, #4]
 800b5ca:	685b      	ldr	r3, [r3, #4]
 800b5cc:	4798      	blx	r3

#ifndef USBD_CUSTOMHID_OUT_PREPARE_RECEIVE_DISABLED
  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOMHIDOutEpAdd, hhid->Report_buf,
 800b5ce:	4b07      	ldr	r3, [pc, #28]	@ (800b5ec <USBD_CUSTOM_HID_Init+0x154>)
 800b5d0:	7819      	ldrb	r1, [r3, #0]
 800b5d2:	68fa      	ldr	r2, [r7, #12]
 800b5d4:	2302      	movs	r3, #2
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f002 fabc 	bl	800db54 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
#endif /* USBD_CUSTOMHID_OUT_PREPARE_RECEIVE_DISABLED */

  return (uint8_t)USBD_OK;
 800b5dc:	2300      	movs	r3, #0
}
 800b5de:	4618      	mov	r0, r3
 800b5e0:	3710      	adds	r7, #16
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}
 800b5e6:	bf00      	nop
 800b5e8:	240000a6 	.word	0x240000a6
 800b5ec:	240000a7 	.word	0x240000a7

0800b5f0 <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b082      	sub	sp, #8
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
 800b5f8:	460b      	mov	r3, r1
 800b5fa:	70fb      	strb	r3, [r7, #3]
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOMHIDInEpAdd);
 800b5fc:	4b37      	ldr	r3, [pc, #220]	@ (800b6dc <USBD_CUSTOM_HID_DeInit+0xec>)
 800b5fe:	781b      	ldrb	r3, [r3, #0]
 800b600:	4619      	mov	r1, r3
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f002 f9dd 	bl	800d9c2 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].is_used = 0U;
 800b608:	4b34      	ldr	r3, [pc, #208]	@ (800b6dc <USBD_CUSTOM_HID_DeInit+0xec>)
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	f003 020f 	and.w	r2, r3, #15
 800b610:	6879      	ldr	r1, [r7, #4]
 800b612:	4613      	mov	r3, r2
 800b614:	009b      	lsls	r3, r3, #2
 800b616:	4413      	add	r3, r2
 800b618:	009b      	lsls	r3, r3, #2
 800b61a:	440b      	add	r3, r1
 800b61c:	3324      	adds	r3, #36	@ 0x24
 800b61e:	2200      	movs	r2, #0
 800b620:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = 0U;
 800b622:	4b2e      	ldr	r3, [pc, #184]	@ (800b6dc <USBD_CUSTOM_HID_DeInit+0xec>)
 800b624:	781b      	ldrb	r3, [r3, #0]
 800b626:	f003 020f 	and.w	r2, r3, #15
 800b62a:	6879      	ldr	r1, [r7, #4]
 800b62c:	4613      	mov	r3, r2
 800b62e:	009b      	lsls	r3, r3, #2
 800b630:	4413      	add	r3, r2
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	440b      	add	r3, r1
 800b636:	3326      	adds	r3, #38	@ 0x26
 800b638:	2200      	movs	r2, #0
 800b63a:	801a      	strh	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOMHIDOutEpAdd);
 800b63c:	4b28      	ldr	r3, [pc, #160]	@ (800b6e0 <USBD_CUSTOM_HID_DeInit+0xf0>)
 800b63e:	781b      	ldrb	r3, [r3, #0]
 800b640:	4619      	mov	r1, r3
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f002 f9bd 	bl	800d9c2 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].is_used = 0U;
 800b648:	4b25      	ldr	r3, [pc, #148]	@ (800b6e0 <USBD_CUSTOM_HID_DeInit+0xf0>)
 800b64a:	781b      	ldrb	r3, [r3, #0]
 800b64c:	f003 020f 	and.w	r2, r3, #15
 800b650:	6879      	ldr	r1, [r7, #4]
 800b652:	4613      	mov	r3, r2
 800b654:	009b      	lsls	r3, r3, #2
 800b656:	4413      	add	r3, r2
 800b658:	009b      	lsls	r3, r3, #2
 800b65a:	440b      	add	r3, r1
 800b65c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b660:	2200      	movs	r2, #0
 800b662:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = 0U;
 800b664:	4b1e      	ldr	r3, [pc, #120]	@ (800b6e0 <USBD_CUSTOM_HID_DeInit+0xf0>)
 800b666:	781b      	ldrb	r3, [r3, #0]
 800b668:	f003 020f 	and.w	r2, r3, #15
 800b66c:	6879      	ldr	r1, [r7, #4]
 800b66e:	4613      	mov	r3, r2
 800b670:	009b      	lsls	r3, r3, #2
 800b672:	4413      	add	r3, r2
 800b674:	009b      	lsls	r3, r3, #2
 800b676:	440b      	add	r3, r1
 800b678:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800b67c:	2200      	movs	r2, #0
 800b67e:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	32b0      	adds	r2, #176	@ 0xb0
 800b68a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d01f      	beq.n	800b6d2 <USBD_CUSTOM_HID_DeInit+0xe2>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	33b0      	adds	r3, #176	@ 0xb0
 800b69c:	009b      	lsls	r3, r3, #2
 800b69e:	4413      	add	r3, r2
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	689b      	ldr	r3, [r3, #8]
 800b6a4:	4798      	blx	r3
    USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	32b0      	adds	r2, #176	@ 0xb0
 800b6b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	f002 fa8f 	bl	800dbd8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	32b0      	adds	r2, #176	@ 0xb0
 800b6c4:	2100      	movs	r1, #0
 800b6c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b6d2:	2300      	movs	r3, #0
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3708      	adds	r7, #8
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}
 800b6dc:	240000a6 	.word	0x240000a6
 800b6e0:	240000a7 	.word	0x240000a7

0800b6e4 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b088      	sub	sp, #32
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
 800b6ec:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	32b0      	adds	r2, #176	@ 0xb0
 800b6f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6fc:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800b6fe:	2300      	movs	r3, #0
 800b700:	83fb      	strh	r3, [r7, #30]
#ifdef USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED
  uint16_t ReportLength = 0U;
#endif /* USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED */
  uint8_t  *pbuf = NULL;
 800b702:	2300      	movs	r3, #0
 800b704:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800b706:	2300      	movs	r3, #0
 800b708:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800b70a:	2300      	movs	r3, #0
 800b70c:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 800b70e:	693b      	ldr	r3, [r7, #16]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d101      	bne.n	800b718 <USBD_CUSTOM_HID_Setup+0x34>
  {
    return (uint8_t)USBD_FAIL;
 800b714:	2303      	movs	r3, #3
 800b716:	e102      	b.n	800b91e <USBD_CUSTOM_HID_Setup+0x23a>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	781b      	ldrb	r3, [r3, #0]
 800b71c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b720:	2b00      	cmp	r3, #0
 800b722:	d056      	beq.n	800b7d2 <USBD_CUSTOM_HID_Setup+0xee>
 800b724:	2b20      	cmp	r3, #32
 800b726:	f040 80f2 	bne.w	800b90e <USBD_CUSTOM_HID_Setup+0x22a>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	785b      	ldrb	r3, [r3, #1]
 800b72e:	3b02      	subs	r3, #2
 800b730:	2b09      	cmp	r3, #9
 800b732:	d846      	bhi.n	800b7c2 <USBD_CUSTOM_HID_Setup+0xde>
 800b734:	a201      	add	r2, pc, #4	@ (adr r2, 800b73c <USBD_CUSTOM_HID_Setup+0x58>)
 800b736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b73a:	bf00      	nop
 800b73c:	0800b795 	.word	0x0800b795
 800b740:	0800b773 	.word	0x0800b773
 800b744:	0800b7c3 	.word	0x0800b7c3
 800b748:	0800b7c3 	.word	0x0800b7c3
 800b74c:	0800b7c3 	.word	0x0800b7c3
 800b750:	0800b7c3 	.word	0x0800b7c3
 800b754:	0800b7c3 	.word	0x0800b7c3
 800b758:	0800b7a5 	.word	0x0800b7a5
 800b75c:	0800b783 	.word	0x0800b783
 800b760:	0800b765 	.word	0x0800b765
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	885b      	ldrh	r3, [r3, #2]
 800b768:	b2db      	uxtb	r3, r3
 800b76a:	461a      	mov	r2, r3
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	605a      	str	r2, [r3, #4]
          break;
 800b770:	e02e      	b.n	800b7d0 <USBD_CUSTOM_HID_Setup+0xec>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800b772:	693b      	ldr	r3, [r7, #16]
 800b774:	3304      	adds	r3, #4
 800b776:	2201      	movs	r2, #1
 800b778:	4619      	mov	r1, r3
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f001 fcda 	bl	800d134 <USBD_CtlSendData>
          break;
 800b780:	e026      	b.n	800b7d0 <USBD_CUSTOM_HID_Setup+0xec>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	885b      	ldrh	r3, [r3, #2]
 800b786:	0a1b      	lsrs	r3, r3, #8
 800b788:	b29b      	uxth	r3, r3
 800b78a:	b2db      	uxtb	r3, r3
 800b78c:	461a      	mov	r2, r3
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	609a      	str	r2, [r3, #8]
          break;
 800b792:	e01d      	b.n	800b7d0 <USBD_CUSTOM_HID_Setup+0xec>

        case CUSTOM_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800b794:	693b      	ldr	r3, [r7, #16]
 800b796:	3308      	adds	r3, #8
 800b798:	2201      	movs	r2, #1
 800b79a:	4619      	mov	r1, r3
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f001 fcc9 	bl	800d134 <USBD_CtlSendData>
          break;
 800b7a2:	e015      	b.n	800b7d0 <USBD_CUSTOM_HID_Setup+0xec>
            ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->CtrlReqComplete(req->bRequest,
                                                                                            req->wLength);
          }
#endif /* USBD_CUSTOMHID_CTRL_REQ_COMPLETE_CALLBACK_ENABLED */
#ifndef USBD_CUSTOMHID_EP0_OUT_PREPARE_RECEIVE_DISABLED
          hhid->IsReportAvailable = 1U;
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	611a      	str	r2, [r3, #16]
          (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf,
 800b7aa:	6939      	ldr	r1, [r7, #16]
                                  MIN(req->wLength, USBD_CUSTOMHID_OUTREPORT_BUF_SIZE));
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	88db      	ldrh	r3, [r3, #6]
 800b7b0:	2b02      	cmp	r3, #2
 800b7b2:	bf28      	it	cs
 800b7b4:	2302      	movcs	r3, #2
 800b7b6:	b29b      	uxth	r3, r3
          (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf,
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f001 fce6 	bl	800d18c <USBD_CtlPrepareRx>
#endif /* USBD_CUSTOMHID_EP0_OUT_PREPARE_RECEIVE_DISABLED */
          break;
 800b7c0:	e006      	b.n	800b7d0 <USBD_CUSTOM_HID_Setup+0xec>
          }
          break;
#endif /* USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED */

        default:
          USBD_CtlError(pdev, req);
 800b7c2:	6839      	ldr	r1, [r7, #0]
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	f001 fc38 	bl	800d03a <USBD_CtlError>
          ret = USBD_FAIL;
 800b7ca:	2303      	movs	r3, #3
 800b7cc:	75fb      	strb	r3, [r7, #23]
          break;
 800b7ce:	bf00      	nop
      }
      break;
 800b7d0:	e0a4      	b.n	800b91c <USBD_CUSTOM_HID_Setup+0x238>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	785b      	ldrb	r3, [r3, #1]
 800b7d6:	2b0b      	cmp	r3, #11
 800b7d8:	f200 8090 	bhi.w	800b8fc <USBD_CUSTOM_HID_Setup+0x218>
 800b7dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e4 <USBD_CUSTOM_HID_Setup+0x100>)
 800b7de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7e2:	bf00      	nop
 800b7e4:	0800b815 	.word	0x0800b815
 800b7e8:	0800b90b 	.word	0x0800b90b
 800b7ec:	0800b8fd 	.word	0x0800b8fd
 800b7f0:	0800b8fd 	.word	0x0800b8fd
 800b7f4:	0800b8fd 	.word	0x0800b8fd
 800b7f8:	0800b8fd 	.word	0x0800b8fd
 800b7fc:	0800b83f 	.word	0x0800b83f
 800b800:	0800b8fd 	.word	0x0800b8fd
 800b804:	0800b8fd 	.word	0x0800b8fd
 800b808:	0800b8fd 	.word	0x0800b8fd
 800b80c:	0800b8ab 	.word	0x0800b8ab
 800b810:	0800b8d5 	.word	0x0800b8d5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b81a:	b2db      	uxtb	r3, r3
 800b81c:	2b03      	cmp	r3, #3
 800b81e:	d107      	bne.n	800b830 <USBD_CUSTOM_HID_Setup+0x14c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b820:	f107 030e 	add.w	r3, r7, #14
 800b824:	2202      	movs	r2, #2
 800b826:	4619      	mov	r1, r3
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	f001 fc83 	bl	800d134 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b82e:	e06d      	b.n	800b90c <USBD_CUSTOM_HID_Setup+0x228>
            USBD_CtlError(pdev, req);
 800b830:	6839      	ldr	r1, [r7, #0]
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f001 fc01 	bl	800d03a <USBD_CtlError>
            ret = USBD_FAIL;
 800b838:	2303      	movs	r3, #3
 800b83a:	75fb      	strb	r3, [r7, #23]
          break;
 800b83c:	e066      	b.n	800b90c <USBD_CUSTOM_HID_Setup+0x228>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	885b      	ldrh	r3, [r3, #2]
 800b842:	0a1b      	lsrs	r3, r3, #8
 800b844:	b29b      	uxth	r3, r3
 800b846:	2b22      	cmp	r3, #34	@ 0x22
 800b848:	d110      	bne.n	800b86c <USBD_CUSTOM_HID_Setup+0x188>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	88db      	ldrh	r3, [r3, #6]
 800b84e:	2b02      	cmp	r3, #2
 800b850:	bf28      	it	cs
 800b852:	2302      	movcs	r3, #2
 800b854:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->pReport;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b85c:	687a      	ldr	r2, [r7, #4]
 800b85e:	33b0      	adds	r3, #176	@ 0xb0
 800b860:	009b      	lsls	r3, r3, #2
 800b862:	4413      	add	r3, r2
 800b864:	685b      	ldr	r3, [r3, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	61bb      	str	r3, [r7, #24]
 800b86a:	e00d      	b.n	800b888 <USBD_CUSTOM_HID_Setup+0x1a4>
          }
          else
          {
            if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	885b      	ldrh	r3, [r3, #2]
 800b870:	0a1b      	lsrs	r3, r3, #8
 800b872:	b29b      	uxth	r3, r3
 800b874:	2b21      	cmp	r3, #33	@ 0x21
 800b876:	d107      	bne.n	800b888 <USBD_CUSTOM_HID_Setup+0x1a4>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 800b878:	4b2b      	ldr	r3, [pc, #172]	@ (800b928 <USBD_CUSTOM_HID_Setup+0x244>)
 800b87a:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	88db      	ldrh	r3, [r3, #6]
 800b880:	2b09      	cmp	r3, #9
 800b882:	bf28      	it	cs
 800b884:	2309      	movcs	r3, #9
 800b886:	83fb      	strh	r3, [r7, #30]
            }
          }

          if (pbuf != NULL)
 800b888:	69bb      	ldr	r3, [r7, #24]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d006      	beq.n	800b89c <USBD_CUSTOM_HID_Setup+0x1b8>
          {
            (void)USBD_CtlSendData(pdev, pbuf, len);
 800b88e:	8bfb      	ldrh	r3, [r7, #30]
 800b890:	461a      	mov	r2, r3
 800b892:	69b9      	ldr	r1, [r7, #24]
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f001 fc4d 	bl	800d134 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b89a:	e037      	b.n	800b90c <USBD_CUSTOM_HID_Setup+0x228>
            USBD_CtlError(pdev, req);
 800b89c:	6839      	ldr	r1, [r7, #0]
 800b89e:	6878      	ldr	r0, [r7, #4]
 800b8a0:	f001 fbcb 	bl	800d03a <USBD_CtlError>
            ret = USBD_FAIL;
 800b8a4:	2303      	movs	r3, #3
 800b8a6:	75fb      	strb	r3, [r7, #23]
          break;
 800b8a8:	e030      	b.n	800b90c <USBD_CUSTOM_HID_Setup+0x228>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8b0:	b2db      	uxtb	r3, r3
 800b8b2:	2b03      	cmp	r3, #3
 800b8b4:	d107      	bne.n	800b8c6 <USBD_CUSTOM_HID_Setup+0x1e2>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800b8b6:	693b      	ldr	r3, [r7, #16]
 800b8b8:	330c      	adds	r3, #12
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	4619      	mov	r1, r3
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f001 fc38 	bl	800d134 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b8c4:	e022      	b.n	800b90c <USBD_CUSTOM_HID_Setup+0x228>
            USBD_CtlError(pdev, req);
 800b8c6:	6839      	ldr	r1, [r7, #0]
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f001 fbb6 	bl	800d03a <USBD_CtlError>
            ret = USBD_FAIL;
 800b8ce:	2303      	movs	r3, #3
 800b8d0:	75fb      	strb	r3, [r7, #23]
          break;
 800b8d2:	e01b      	b.n	800b90c <USBD_CUSTOM_HID_Setup+0x228>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8da:	b2db      	uxtb	r3, r3
 800b8dc:	2b03      	cmp	r3, #3
 800b8de:	d106      	bne.n	800b8ee <USBD_CUSTOM_HID_Setup+0x20a>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	885b      	ldrh	r3, [r3, #2]
 800b8e4:	b2db      	uxtb	r3, r3
 800b8e6:	461a      	mov	r2, r3
 800b8e8:	693b      	ldr	r3, [r7, #16]
 800b8ea:	60da      	str	r2, [r3, #12]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b8ec:	e00e      	b.n	800b90c <USBD_CUSTOM_HID_Setup+0x228>
            USBD_CtlError(pdev, req);
 800b8ee:	6839      	ldr	r1, [r7, #0]
 800b8f0:	6878      	ldr	r0, [r7, #4]
 800b8f2:	f001 fba2 	bl	800d03a <USBD_CtlError>
            ret = USBD_FAIL;
 800b8f6:	2303      	movs	r3, #3
 800b8f8:	75fb      	strb	r3, [r7, #23]
          break;
 800b8fa:	e007      	b.n	800b90c <USBD_CUSTOM_HID_Setup+0x228>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b8fc:	6839      	ldr	r1, [r7, #0]
 800b8fe:	6878      	ldr	r0, [r7, #4]
 800b900:	f001 fb9b 	bl	800d03a <USBD_CtlError>
          ret = USBD_FAIL;
 800b904:	2303      	movs	r3, #3
 800b906:	75fb      	strb	r3, [r7, #23]
          break;
 800b908:	e000      	b.n	800b90c <USBD_CUSTOM_HID_Setup+0x228>
          break;
 800b90a:	bf00      	nop
      }
      break;
 800b90c:	e006      	b.n	800b91c <USBD_CUSTOM_HID_Setup+0x238>

    default:
      USBD_CtlError(pdev, req);
 800b90e:	6839      	ldr	r1, [r7, #0]
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	f001 fb92 	bl	800d03a <USBD_CtlError>
      ret = USBD_FAIL;
 800b916:	2303      	movs	r3, #3
 800b918:	75fb      	strb	r3, [r7, #23]
      break;
 800b91a:	bf00      	nop
  }
  return (uint8_t)ret;
 800b91c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b91e:	4618      	mov	r0, r3
 800b920:	3720      	adds	r7, #32
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}
 800b926:	bf00      	nop
 800b928:	24000090 	.word	0x24000090

0800b92c <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 800b934:	2181      	movs	r1, #129	@ 0x81
 800b936:	4815      	ldr	r0, [pc, #84]	@ (800b98c <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
 800b938:	f000 fd1f 	bl	800c37a <USBD_GetEpDesc>
 800b93c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 800b93e:	2101      	movs	r1, #1
 800b940:	4812      	ldr	r0, [pc, #72]	@ (800b98c <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
 800b942:	f000 fd1a 	bl	800c37a <USBD_GetEpDesc>
 800b946:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d009      	beq.n	800b962 <USBD_CUSTOM_HID_GetFSCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	2200      	movs	r2, #0
 800b952:	f042 0202 	orr.w	r2, r2, #2
 800b956:	711a      	strb	r2, [r3, #4]
 800b958:	2200      	movs	r2, #0
 800b95a:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2205      	movs	r2, #5
 800b960:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b962:	68bb      	ldr	r3, [r7, #8]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d009      	beq.n	800b97c <USBD_CUSTOM_HID_GetFSCfgDesc+0x50>
{
  /* Set the HS Max Packet Size to 512 */
  pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_MPS_FS; 
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	2200      	movs	r2, #0
 800b96c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b970:	711a      	strb	r2, [r3, #4]
 800b972:	2200      	movs	r2, #0
 800b974:	715a      	strb	r2, [r3, #5]

  /* Set bInterval to 0, which is required for BULK */
  pEpOutDesc->bInterval = 0x00; 
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	2200      	movs	r2, #0
 800b97a:	719a      	strb	r2, [r3, #6]
}

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2229      	movs	r2, #41	@ 0x29
 800b980:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 800b982:	4b02      	ldr	r3, [pc, #8]	@ (800b98c <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
}
 800b984:	4618      	mov	r0, r3
 800b986:	3710      	adds	r7, #16
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}
 800b98c:	24000064 	.word	0x24000064

0800b990 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b084      	sub	sp, #16
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 800b998:	2181      	movs	r1, #129	@ 0x81
 800b99a:	4815      	ldr	r0, [pc, #84]	@ (800b9f0 <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
 800b99c:	f000 fced 	bl	800c37a <USBD_GetEpDesc>
 800b9a0:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 800b9a2:	2101      	movs	r1, #1
 800b9a4:	4812      	ldr	r0, [pc, #72]	@ (800b9f0 <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
 800b9a6:	f000 fce8 	bl	800c37a <USBD_GetEpDesc>
 800b9aa:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d009      	beq.n	800b9c6 <USBD_CUSTOM_HID_GetHSCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	f042 0202 	orr.w	r2, r2, #2
 800b9ba:	711a      	strb	r2, [r3, #4]
 800b9bc:	2200      	movs	r2, #0
 800b9be:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_HS_BINTERVAL;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	2205      	movs	r2, #5
 800b9c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b9c6:	68bb      	ldr	r3, [r7, #8]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d009      	beq.n	800b9e0 <USBD_CUSTOM_HID_GetHSCfgDesc+0x50>
{
  /* Set the HS Max Packet Size to 512 */
  pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_MPS_HS; 
 800b9cc:	68bb      	ldr	r3, [r7, #8]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	711a      	strb	r2, [r3, #4]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f042 0202 	orr.w	r2, r2, #2
 800b9d8:	715a      	strb	r2, [r3, #5]

  /* Set bInterval to 0, which is required for BULK */
  pEpOutDesc->bInterval = 0x00; 
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	719a      	strb	r2, [r3, #6]
}

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2229      	movs	r2, #41	@ 0x29
 800b9e4:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 800b9e6:	4b02      	ldr	r3, [pc, #8]	@ (800b9f0 <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	3710      	adds	r7, #16
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}
 800b9f0:	24000064 	.word	0x24000064

0800b9f4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b084      	sub	sp, #16
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 800b9fc:	2181      	movs	r1, #129	@ 0x81
 800b9fe:	4815      	ldr	r0, [pc, #84]	@ (800ba54 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
 800ba00:	f000 fcbb 	bl	800c37a <USBD_GetEpDesc>
 800ba04:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 800ba06:	2101      	movs	r1, #1
 800ba08:	4812      	ldr	r0, [pc, #72]	@ (800ba54 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
 800ba0a:	f000 fcb6 	bl	800c37a <USBD_GetEpDesc>
 800ba0e:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d009      	beq.n	800ba2a <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	f042 0202 	orr.w	r2, r2, #2
 800ba1e:	711a      	strb	r2, [r3, #4]
 800ba20:	2200      	movs	r2, #0
 800ba22:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	2205      	movs	r2, #5
 800ba28:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ba2a:	68bb      	ldr	r3, [r7, #8]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d009      	beq.n	800ba44 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 800ba30:	68bb      	ldr	r3, [r7, #8]
 800ba32:	2200      	movs	r2, #0
 800ba34:	f042 0202 	orr.w	r2, r2, #2
 800ba38:	711a      	strb	r2, [r3, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	2205      	movs	r2, #5
 800ba42:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2229      	movs	r2, #41	@ 0x29
 800ba48:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 800ba4a:	4b02      	ldr	r3, [pc, #8]	@ (800ba54 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3710      	adds	r7, #16
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}
 800ba54:	24000064 	.word	0x24000064

0800ba58 <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ba58:	b480      	push	{r7}
 800ba5a:	b083      	sub	sp, #12
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
 800ba60:	460b      	mov	r3, r1
 800ba62:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = CUSTOM_HID_IDLE;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	32b0      	adds	r2, #176	@ 0xb0
 800ba6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba72:	2200      	movs	r2, #0
 800ba74:	751a      	strb	r2, [r3, #20]

  return (uint8_t)USBD_OK;
 800ba76:	2300      	movs	r3, #0
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	370c      	adds	r7, #12
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba82:	4770      	bx	lr

0800ba84 <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b084      	sub	sp, #16
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
 800ba8c:	460b      	mov	r3, r1
 800ba8e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN 8 */

  // Get the USB "class handle"
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ba96:	60fb      	str	r3, [r7, #12]

  // Get the number of bytes that were just received
  uint32_t received_count = USBD_LL_GetRxDataSize(pdev, epnum);
 800ba98:	78fb      	ldrb	r3, [r7, #3]
 800ba9a:	4619      	mov	r1, r3
 800ba9c:	6878      	ldr	r0, [r7, #4]
 800ba9e:	f002 f87a 	bl	800db96 <USBD_LL_GetRxDataSize>
 800baa2:	60b8      	str	r0, [r7, #8]

  // --- This is your main logic ---

  // 1. Wait for the previous SPI/DMA transfer to be complete
  //    (A double-buffer system would be faster, but this is safer)
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800baa4:	bf00      	nop
 800baa6:	480e      	ldr	r0, [pc, #56]	@ (800bae0 <USBD_CUSTOM_HID_DataOut+0x5c>)
 800baa8:	f7fc ff80 	bl	80089ac <HAL_SPI_GetState>
 800baac:	4603      	mov	r3, r0
 800baae:	2b01      	cmp	r3, #1
 800bab0:	d1f9      	bne.n	800baa6 <USBD_CUSTOM_HID_DataOut+0x22>

  // 2. Start the new SPI transmission using DMA
  //    'hhid->Report_buf' is the pointer to the received data
  if (HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*)hhid->Report_buf, received_count) != HAL_OK)
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	68ba      	ldr	r2, [r7, #8]
 800bab6:	b292      	uxth	r2, r2
 800bab8:	4619      	mov	r1, r3
 800baba:	4809      	ldr	r0, [pc, #36]	@ (800bae0 <USBD_CUSTOM_HID_DataOut+0x5c>)
 800babc:	f7fc fc2a 	bl	8008314 <HAL_SPI_Transmit_DMA>
 800bac0:	4603      	mov	r3, r0
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d001      	beq.n	800baca <USBD_CUSTOM_HID_DataOut+0x46>
  {
    Error_Handler();
 800bac6:	f7f4 ff07 	bl	80008d8 <Error_Handler>
  }

  // 3. IMPORTANT: Prepare to receive the *next* packet
  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, (uint8_t*)hhid->Report_buf,
 800baca:	68fa      	ldr	r2, [r7, #12]
 800bacc:	2302      	movs	r3, #2
 800bace:	2101      	movs	r1, #1
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	f002 f83f 	bl	800db54 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800bad6:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800bad8:	4618      	mov	r0, r3
 800bada:	3710      	adds	r7, #16
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}
 800bae0:	2400013c 	.word	0x2400013c

0800bae4 <USBD_CUSTOM_HID_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b084      	sub	sp, #16
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	32b0      	adds	r2, #176	@ 0xb0
 800baf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d101      	bne.n	800bb02 <USBD_CUSTOM_HID_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800bafe:	2303      	movs	r3, #3
 800bb00:	e00f      	b.n	800bb22 <USBD_CUSTOM_HID_ReceivePacket+0x3e>
#ifdef USE_USBD_COMPOSITE
  /* Get OUT Endpoint address allocated for this class instance */
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	32b0      	adds	r2, #176	@ 0xb0
 800bb0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb10:	60fb      	str	r3, [r7, #12]

  /* Resume USB Out process */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOMHIDOutEpAdd, hhid->Report_buf,
 800bb12:	4b06      	ldr	r3, [pc, #24]	@ (800bb2c <USBD_CUSTOM_HID_ReceivePacket+0x48>)
 800bb14:	7819      	ldrb	r1, [r3, #0]
 800bb16:	68fa      	ldr	r2, [r7, #12]
 800bb18:	2302      	movs	r3, #2
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f002 f81a 	bl	800db54 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800bb20:	2300      	movs	r3, #0
}
 800bb22:	4618      	mov	r0, r3
 800bb24:	3710      	adds	r7, #16
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bd80      	pop	{r7, pc}
 800bb2a:	bf00      	nop
 800bb2c:	240000a7 	.word	0x240000a7

0800bb30 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b084      	sub	sp, #16
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	32b0      	adds	r2, #176	@ 0xb0
 800bb42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb46:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d101      	bne.n	800bb52 <USBD_CUSTOM_HID_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bb4e:	2303      	movs	r3, #3
 800bb50:	e016      	b.n	800bb80 <USBD_CUSTOM_HID_EP0_RxReady+0x50>
  }

  if (hhid->IsReportAvailable == 1U)
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	691b      	ldr	r3, [r3, #16]
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	d111      	bne.n	800bb7e <USBD_CUSTOM_HID_EP0_RxReady+0x4e>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->OutEvent(hhid->Report_buf[0],
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb60:	687a      	ldr	r2, [r7, #4]
 800bb62:	33b0      	adds	r3, #176	@ 0xb0
 800bb64:	009b      	lsls	r3, r3, #2
 800bb66:	4413      	add	r3, r2
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	68db      	ldr	r3, [r3, #12]
 800bb6c:	68fa      	ldr	r2, [r7, #12]
 800bb6e:	7810      	ldrb	r0, [r2, #0]
 800bb70:	68fa      	ldr	r2, [r7, #12]
 800bb72:	7852      	ldrb	r2, [r2, #1]
 800bb74:	4611      	mov	r1, r2
 800bb76:	4798      	blx	r3
                                                                             hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	611a      	str	r2, [r3, #16]
  }

  return (uint8_t)USBD_OK;
 800bb7e:	2300      	movs	r3, #0
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3710      	adds	r7, #16
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}

0800bb88 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800bb88:	b480      	push	{r7}
 800bb8a:	b083      	sub	sp, #12
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	220a      	movs	r2, #10
 800bb94:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800bb96:	4b03      	ldr	r3, [pc, #12]	@ (800bba4 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	370c      	adds	r7, #12
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr
 800bba4:	2400009c 	.word	0x2400009c

0800bba8 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800bba8:	b480      	push	{r7}
 800bbaa:	b083      	sub	sp, #12
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d101      	bne.n	800bbbc <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bbb8:	2303      	movs	r3, #3
 800bbba:	e009      	b.n	800bbd0 <USBD_CUSTOM_HID_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bbc2:	687a      	ldr	r2, [r7, #4]
 800bbc4:	33b0      	adds	r3, #176	@ 0xb0
 800bbc6:	009b      	lsls	r3, r3, #2
 800bbc8:	4413      	add	r3, r2
 800bbca:	683a      	ldr	r2, [r7, #0]
 800bbcc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800bbce:	2300      	movs	r3, #0
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	370c      	adds	r7, #12
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbda:	4770      	bx	lr

0800bbdc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b086      	sub	sp, #24
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	60f8      	str	r0, [r7, #12]
 800bbe4:	60b9      	str	r1, [r7, #8]
 800bbe6:	4613      	mov	r3, r2
 800bbe8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d101      	bne.n	800bbf4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800bbf0:	2303      	movs	r3, #3
 800bbf2:	e01f      	b.n	800bc34 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2200      	movs	r2, #0
 800bc08:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d003      	beq.n	800bc1a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	68ba      	ldr	r2, [r7, #8]
 800bc16:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	2201      	movs	r2, #1
 800bc1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	79fa      	ldrb	r2, [r7, #7]
 800bc26:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800bc28:	68f8      	ldr	r0, [r7, #12]
 800bc2a:	f001 fe37 	bl	800d89c <USBD_LL_Init>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	75fb      	strb	r3, [r7, #23]

  return ret;
 800bc32:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc34:	4618      	mov	r0, r3
 800bc36:	3718      	adds	r7, #24
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}

0800bc3c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b084      	sub	sp, #16
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
 800bc44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bc46:	2300      	movs	r3, #0
 800bc48:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d101      	bne.n	800bc54 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800bc50:	2303      	movs	r3, #3
 800bc52:	e025      	b.n	800bca0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	683a      	ldr	r2, [r7, #0]
 800bc58:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	32ae      	adds	r2, #174	@ 0xae
 800bc66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d00f      	beq.n	800bc90 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	32ae      	adds	r2, #174	@ 0xae
 800bc7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc80:	f107 020e 	add.w	r2, r7, #14
 800bc84:	4610      	mov	r0, r2
 800bc86:	4798      	blx	r3
 800bc88:	4602      	mov	r2, r0
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bc96:	1c5a      	adds	r2, r3, #1
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800bc9e:	2300      	movs	r3, #0
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}

0800bca8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b082      	sub	sp, #8
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	f001 fe45 	bl	800d940 <USBD_LL_Start>
 800bcb6:	4603      	mov	r3, r0
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3708      	adds	r7, #8
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}

0800bcc0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800bcc0:	b480      	push	{r7}
 800bcc2:	b083      	sub	sp, #12
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bcc8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800bcca:	4618      	mov	r0, r3
 800bccc:	370c      	adds	r7, #12
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd4:	4770      	bx	lr

0800bcd6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bcd6:	b580      	push	{r7, lr}
 800bcd8:	b084      	sub	sp, #16
 800bcda:	af00      	add	r7, sp, #0
 800bcdc:	6078      	str	r0, [r7, #4]
 800bcde:	460b      	mov	r3, r1
 800bce0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bce2:	2300      	movs	r3, #0
 800bce4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d009      	beq.n	800bd04 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	78fa      	ldrb	r2, [r7, #3]
 800bcfa:	4611      	mov	r1, r2
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	4798      	blx	r3
 800bd00:	4603      	mov	r3, r0
 800bd02:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bd04:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3710      	adds	r7, #16
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}

0800bd0e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bd0e:	b580      	push	{r7, lr}
 800bd10:	b084      	sub	sp, #16
 800bd12:	af00      	add	r7, sp, #0
 800bd14:	6078      	str	r0, [r7, #4]
 800bd16:	460b      	mov	r3, r1
 800bd18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd24:	685b      	ldr	r3, [r3, #4]
 800bd26:	78fa      	ldrb	r2, [r7, #3]
 800bd28:	4611      	mov	r1, r2
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	4798      	blx	r3
 800bd2e:	4603      	mov	r3, r0
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d001      	beq.n	800bd38 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800bd34:	2303      	movs	r3, #3
 800bd36:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bd38:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	3710      	adds	r7, #16
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	bd80      	pop	{r7, pc}

0800bd42 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bd42:	b580      	push	{r7, lr}
 800bd44:	b084      	sub	sp, #16
 800bd46:	af00      	add	r7, sp, #0
 800bd48:	6078      	str	r0, [r7, #4]
 800bd4a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bd52:	6839      	ldr	r1, [r7, #0]
 800bd54:	4618      	mov	r0, r3
 800bd56:	f001 f936 	bl	800cfc6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	2201      	movs	r2, #1
 800bd5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800bd68:	461a      	mov	r2, r3
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bd76:	f003 031f 	and.w	r3, r3, #31
 800bd7a:	2b02      	cmp	r3, #2
 800bd7c:	d01a      	beq.n	800bdb4 <USBD_LL_SetupStage+0x72>
 800bd7e:	2b02      	cmp	r3, #2
 800bd80:	d822      	bhi.n	800bdc8 <USBD_LL_SetupStage+0x86>
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d002      	beq.n	800bd8c <USBD_LL_SetupStage+0x4a>
 800bd86:	2b01      	cmp	r3, #1
 800bd88:	d00a      	beq.n	800bda0 <USBD_LL_SetupStage+0x5e>
 800bd8a:	e01d      	b.n	800bdc8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bd92:	4619      	mov	r1, r3
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f000 fb63 	bl	800c460 <USBD_StdDevReq>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	73fb      	strb	r3, [r7, #15]
      break;
 800bd9e:	e020      	b.n	800bde2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bda6:	4619      	mov	r1, r3
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f000 fbcb 	bl	800c544 <USBD_StdItfReq>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	73fb      	strb	r3, [r7, #15]
      break;
 800bdb2:	e016      	b.n	800bde2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bdba:	4619      	mov	r1, r3
 800bdbc:	6878      	ldr	r0, [r7, #4]
 800bdbe:	f000 fc2d 	bl	800c61c <USBD_StdEPReq>
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	73fb      	strb	r3, [r7, #15]
      break;
 800bdc6:	e00c      	b.n	800bde2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bdce:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bdd2:	b2db      	uxtb	r3, r3
 800bdd4:	4619      	mov	r1, r3
 800bdd6:	6878      	ldr	r0, [r7, #4]
 800bdd8:	f001 fe12 	bl	800da00 <USBD_LL_StallEP>
 800bddc:	4603      	mov	r3, r0
 800bdde:	73fb      	strb	r3, [r7, #15]
      break;
 800bde0:	bf00      	nop
  }

  return ret;
 800bde2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	3710      	adds	r7, #16
 800bde8:	46bd      	mov	sp, r7
 800bdea:	bd80      	pop	{r7, pc}

0800bdec <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b086      	sub	sp, #24
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	60f8      	str	r0, [r7, #12]
 800bdf4:	460b      	mov	r3, r1
 800bdf6:	607a      	str	r2, [r7, #4]
 800bdf8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800bdfe:	7afb      	ldrb	r3, [r7, #11]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d16e      	bne.n	800bee2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800be0a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800be12:	2b03      	cmp	r3, #3
 800be14:	f040 8098 	bne.w	800bf48 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800be18:	693b      	ldr	r3, [r7, #16]
 800be1a:	689a      	ldr	r2, [r3, #8]
 800be1c:	693b      	ldr	r3, [r7, #16]
 800be1e:	68db      	ldr	r3, [r3, #12]
 800be20:	429a      	cmp	r2, r3
 800be22:	d913      	bls.n	800be4c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800be24:	693b      	ldr	r3, [r7, #16]
 800be26:	689a      	ldr	r2, [r3, #8]
 800be28:	693b      	ldr	r3, [r7, #16]
 800be2a:	68db      	ldr	r3, [r3, #12]
 800be2c:	1ad2      	subs	r2, r2, r3
 800be2e:	693b      	ldr	r3, [r7, #16]
 800be30:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	68da      	ldr	r2, [r3, #12]
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	689b      	ldr	r3, [r3, #8]
 800be3a:	4293      	cmp	r3, r2
 800be3c:	bf28      	it	cs
 800be3e:	4613      	movcs	r3, r2
 800be40:	461a      	mov	r2, r3
 800be42:	6879      	ldr	r1, [r7, #4]
 800be44:	68f8      	ldr	r0, [r7, #12]
 800be46:	f001 f9be 	bl	800d1c6 <USBD_CtlContinueRx>
 800be4a:	e07d      	b.n	800bf48 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800be52:	f003 031f 	and.w	r3, r3, #31
 800be56:	2b02      	cmp	r3, #2
 800be58:	d014      	beq.n	800be84 <USBD_LL_DataOutStage+0x98>
 800be5a:	2b02      	cmp	r3, #2
 800be5c:	d81d      	bhi.n	800be9a <USBD_LL_DataOutStage+0xae>
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d002      	beq.n	800be68 <USBD_LL_DataOutStage+0x7c>
 800be62:	2b01      	cmp	r3, #1
 800be64:	d003      	beq.n	800be6e <USBD_LL_DataOutStage+0x82>
 800be66:	e018      	b.n	800be9a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800be68:	2300      	movs	r3, #0
 800be6a:	75bb      	strb	r3, [r7, #22]
            break;
 800be6c:	e018      	b.n	800bea0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800be74:	b2db      	uxtb	r3, r3
 800be76:	4619      	mov	r1, r3
 800be78:	68f8      	ldr	r0, [r7, #12]
 800be7a:	f000 fa64 	bl	800c346 <USBD_CoreFindIF>
 800be7e:	4603      	mov	r3, r0
 800be80:	75bb      	strb	r3, [r7, #22]
            break;
 800be82:	e00d      	b.n	800bea0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800be8a:	b2db      	uxtb	r3, r3
 800be8c:	4619      	mov	r1, r3
 800be8e:	68f8      	ldr	r0, [r7, #12]
 800be90:	f000 fa66 	bl	800c360 <USBD_CoreFindEP>
 800be94:	4603      	mov	r3, r0
 800be96:	75bb      	strb	r3, [r7, #22]
            break;
 800be98:	e002      	b.n	800bea0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800be9a:	2300      	movs	r3, #0
 800be9c:	75bb      	strb	r3, [r7, #22]
            break;
 800be9e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800bea0:	7dbb      	ldrb	r3, [r7, #22]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d119      	bne.n	800beda <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beac:	b2db      	uxtb	r3, r3
 800beae:	2b03      	cmp	r3, #3
 800beb0:	d113      	bne.n	800beda <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800beb2:	7dba      	ldrb	r2, [r7, #22]
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	32ae      	adds	r2, #174	@ 0xae
 800beb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bebc:	691b      	ldr	r3, [r3, #16]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d00b      	beq.n	800beda <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800bec2:	7dba      	ldrb	r2, [r7, #22]
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800beca:	7dba      	ldrb	r2, [r7, #22]
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	32ae      	adds	r2, #174	@ 0xae
 800bed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bed4:	691b      	ldr	r3, [r3, #16]
 800bed6:	68f8      	ldr	r0, [r7, #12]
 800bed8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800beda:	68f8      	ldr	r0, [r7, #12]
 800bedc:	f001 f984 	bl	800d1e8 <USBD_CtlSendStatus>
 800bee0:	e032      	b.n	800bf48 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800bee2:	7afb      	ldrb	r3, [r7, #11]
 800bee4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	4619      	mov	r1, r3
 800beec:	68f8      	ldr	r0, [r7, #12]
 800beee:	f000 fa37 	bl	800c360 <USBD_CoreFindEP>
 800bef2:	4603      	mov	r3, r0
 800bef4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bef6:	7dbb      	ldrb	r3, [r7, #22]
 800bef8:	2bff      	cmp	r3, #255	@ 0xff
 800befa:	d025      	beq.n	800bf48 <USBD_LL_DataOutStage+0x15c>
 800befc:	7dbb      	ldrb	r3, [r7, #22]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d122      	bne.n	800bf48 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf08:	b2db      	uxtb	r3, r3
 800bf0a:	2b03      	cmp	r3, #3
 800bf0c:	d117      	bne.n	800bf3e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bf0e:	7dba      	ldrb	r2, [r7, #22]
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	32ae      	adds	r2, #174	@ 0xae
 800bf14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf18:	699b      	ldr	r3, [r3, #24]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d00f      	beq.n	800bf3e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800bf1e:	7dba      	ldrb	r2, [r7, #22]
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800bf26:	7dba      	ldrb	r2, [r7, #22]
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	32ae      	adds	r2, #174	@ 0xae
 800bf2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf30:	699b      	ldr	r3, [r3, #24]
 800bf32:	7afa      	ldrb	r2, [r7, #11]
 800bf34:	4611      	mov	r1, r2
 800bf36:	68f8      	ldr	r0, [r7, #12]
 800bf38:	4798      	blx	r3
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bf3e:	7dfb      	ldrb	r3, [r7, #23]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d001      	beq.n	800bf48 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800bf44:	7dfb      	ldrb	r3, [r7, #23]
 800bf46:	e000      	b.n	800bf4a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800bf48:	2300      	movs	r3, #0
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3718      	adds	r7, #24
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b086      	sub	sp, #24
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	60f8      	str	r0, [r7, #12]
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	607a      	str	r2, [r7, #4]
 800bf5e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800bf60:	7afb      	ldrb	r3, [r7, #11]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d16f      	bne.n	800c046 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	3314      	adds	r3, #20
 800bf6a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bf72:	2b02      	cmp	r3, #2
 800bf74:	d15a      	bne.n	800c02c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800bf76:	693b      	ldr	r3, [r7, #16]
 800bf78:	689a      	ldr	r2, [r3, #8]
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	68db      	ldr	r3, [r3, #12]
 800bf7e:	429a      	cmp	r2, r3
 800bf80:	d914      	bls.n	800bfac <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bf82:	693b      	ldr	r3, [r7, #16]
 800bf84:	689a      	ldr	r2, [r3, #8]
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	68db      	ldr	r3, [r3, #12]
 800bf8a:	1ad2      	subs	r2, r2, r3
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	689b      	ldr	r3, [r3, #8]
 800bf94:	461a      	mov	r2, r3
 800bf96:	6879      	ldr	r1, [r7, #4]
 800bf98:	68f8      	ldr	r0, [r7, #12]
 800bf9a:	f001 f8e6 	bl	800d16a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	2100      	movs	r1, #0
 800bfa4:	68f8      	ldr	r0, [r7, #12]
 800bfa6:	f001 fdd5 	bl	800db54 <USBD_LL_PrepareReceive>
 800bfaa:	e03f      	b.n	800c02c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	68da      	ldr	r2, [r3, #12]
 800bfb0:	693b      	ldr	r3, [r7, #16]
 800bfb2:	689b      	ldr	r3, [r3, #8]
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d11c      	bne.n	800bff2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	685a      	ldr	r2, [r3, #4]
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bfc0:	429a      	cmp	r2, r3
 800bfc2:	d316      	bcc.n	800bff2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	685a      	ldr	r2, [r3, #4]
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bfce:	429a      	cmp	r2, r3
 800bfd0:	d20f      	bcs.n	800bff2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	2100      	movs	r1, #0
 800bfd6:	68f8      	ldr	r0, [r7, #12]
 800bfd8:	f001 f8c7 	bl	800d16a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	2100      	movs	r1, #0
 800bfea:	68f8      	ldr	r0, [r7, #12]
 800bfec:	f001 fdb2 	bl	800db54 <USBD_LL_PrepareReceive>
 800bff0:	e01c      	b.n	800c02c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bff8:	b2db      	uxtb	r3, r3
 800bffa:	2b03      	cmp	r3, #3
 800bffc:	d10f      	bne.n	800c01e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c004:	68db      	ldr	r3, [r3, #12]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d009      	beq.n	800c01e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2200      	movs	r2, #0
 800c00e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c018:	68db      	ldr	r3, [r3, #12]
 800c01a:	68f8      	ldr	r0, [r7, #12]
 800c01c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c01e:	2180      	movs	r1, #128	@ 0x80
 800c020:	68f8      	ldr	r0, [r7, #12]
 800c022:	f001 fced 	bl	800da00 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c026:	68f8      	ldr	r0, [r7, #12]
 800c028:	f001 f8f1 	bl	800d20e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c032:	2b00      	cmp	r3, #0
 800c034:	d03a      	beq.n	800c0ac <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800c036:	68f8      	ldr	r0, [r7, #12]
 800c038:	f7ff fe42 	bl	800bcc0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	2200      	movs	r2, #0
 800c040:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c044:	e032      	b.n	800c0ac <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c046:	7afb      	ldrb	r3, [r7, #11]
 800c048:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c04c:	b2db      	uxtb	r3, r3
 800c04e:	4619      	mov	r1, r3
 800c050:	68f8      	ldr	r0, [r7, #12]
 800c052:	f000 f985 	bl	800c360 <USBD_CoreFindEP>
 800c056:	4603      	mov	r3, r0
 800c058:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c05a:	7dfb      	ldrb	r3, [r7, #23]
 800c05c:	2bff      	cmp	r3, #255	@ 0xff
 800c05e:	d025      	beq.n	800c0ac <USBD_LL_DataInStage+0x15a>
 800c060:	7dfb      	ldrb	r3, [r7, #23]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d122      	bne.n	800c0ac <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c06c:	b2db      	uxtb	r3, r3
 800c06e:	2b03      	cmp	r3, #3
 800c070:	d11c      	bne.n	800c0ac <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c072:	7dfa      	ldrb	r2, [r7, #23]
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	32ae      	adds	r2, #174	@ 0xae
 800c078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c07c:	695b      	ldr	r3, [r3, #20]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d014      	beq.n	800c0ac <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800c082:	7dfa      	ldrb	r2, [r7, #23]
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c08a:	7dfa      	ldrb	r2, [r7, #23]
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	32ae      	adds	r2, #174	@ 0xae
 800c090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c094:	695b      	ldr	r3, [r3, #20]
 800c096:	7afa      	ldrb	r2, [r7, #11]
 800c098:	4611      	mov	r1, r2
 800c09a:	68f8      	ldr	r0, [r7, #12]
 800c09c:	4798      	blx	r3
 800c09e:	4603      	mov	r3, r0
 800c0a0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c0a2:	7dbb      	ldrb	r3, [r7, #22]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d001      	beq.n	800c0ac <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800c0a8:	7dbb      	ldrb	r3, [r7, #22]
 800c0aa:	e000      	b.n	800c0ae <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800c0ac:	2300      	movs	r3, #0
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3718      	adds	r7, #24
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}

0800c0b6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c0b6:	b580      	push	{r7, lr}
 800c0b8:	b084      	sub	sp, #16
 800c0ba:	af00      	add	r7, sp, #0
 800c0bc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c0be:	2300      	movs	r3, #0
 800c0c0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2200      	movs	r2, #0
 800c0dc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d014      	beq.n	800c11c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0f8:	685b      	ldr	r3, [r3, #4]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d00e      	beq.n	800c11c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c104:	685b      	ldr	r3, [r3, #4]
 800c106:	687a      	ldr	r2, [r7, #4]
 800c108:	6852      	ldr	r2, [r2, #4]
 800c10a:	b2d2      	uxtb	r2, r2
 800c10c:	4611      	mov	r1, r2
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	4798      	blx	r3
 800c112:	4603      	mov	r3, r0
 800c114:	2b00      	cmp	r3, #0
 800c116:	d001      	beq.n	800c11c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c118:	2303      	movs	r3, #3
 800c11a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c11c:	2340      	movs	r3, #64	@ 0x40
 800c11e:	2200      	movs	r2, #0
 800c120:	2100      	movs	r1, #0
 800c122:	6878      	ldr	r0, [r7, #4]
 800c124:	f001 fc27 	bl	800d976 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	2201      	movs	r2, #1
 800c12c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	2240      	movs	r2, #64	@ 0x40
 800c134:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c138:	2340      	movs	r3, #64	@ 0x40
 800c13a:	2200      	movs	r2, #0
 800c13c:	2180      	movs	r1, #128	@ 0x80
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f001 fc19 	bl	800d976 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2201      	movs	r2, #1
 800c148:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2240      	movs	r2, #64	@ 0x40
 800c14e:	621a      	str	r2, [r3, #32]

  return ret;
 800c150:	7bfb      	ldrb	r3, [r7, #15]
}
 800c152:	4618      	mov	r0, r3
 800c154:	3710      	adds	r7, #16
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}

0800c15a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c15a:	b480      	push	{r7}
 800c15c:	b083      	sub	sp, #12
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
 800c162:	460b      	mov	r3, r1
 800c164:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	78fa      	ldrb	r2, [r7, #3]
 800c16a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c16c:	2300      	movs	r3, #0
}
 800c16e:	4618      	mov	r0, r3
 800c170:	370c      	adds	r7, #12
 800c172:	46bd      	mov	sp, r7
 800c174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c178:	4770      	bx	lr

0800c17a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c17a:	b480      	push	{r7}
 800c17c:	b083      	sub	sp, #12
 800c17e:	af00      	add	r7, sp, #0
 800c180:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c188:	b2db      	uxtb	r3, r3
 800c18a:	2b04      	cmp	r3, #4
 800c18c:	d006      	beq.n	800c19c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c194:	b2da      	uxtb	r2, r3
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2204      	movs	r2, #4
 800c1a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c1a4:	2300      	movs	r3, #0
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	370c      	adds	r7, #12
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b0:	4770      	bx	lr

0800c1b2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c1b2:	b480      	push	{r7}
 800c1b4:	b083      	sub	sp, #12
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c1c0:	b2db      	uxtb	r3, r3
 800c1c2:	2b04      	cmp	r3, #4
 800c1c4:	d106      	bne.n	800c1d4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c1cc:	b2da      	uxtb	r2, r3
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c1d4:	2300      	movs	r3, #0
}
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	370c      	adds	r7, #12
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e0:	4770      	bx	lr

0800c1e2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c1e2:	b580      	push	{r7, lr}
 800c1e4:	b082      	sub	sp, #8
 800c1e6:	af00      	add	r7, sp, #0
 800c1e8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c1f0:	b2db      	uxtb	r3, r3
 800c1f2:	2b03      	cmp	r3, #3
 800c1f4:	d110      	bne.n	800c218 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d00b      	beq.n	800c218 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c206:	69db      	ldr	r3, [r3, #28]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d005      	beq.n	800c218 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c212:	69db      	ldr	r3, [r3, #28]
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c218:	2300      	movs	r3, #0
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3708      	adds	r7, #8
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}

0800c222 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c222:	b580      	push	{r7, lr}
 800c224:	b082      	sub	sp, #8
 800c226:	af00      	add	r7, sp, #0
 800c228:	6078      	str	r0, [r7, #4]
 800c22a:	460b      	mov	r3, r1
 800c22c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	32ae      	adds	r2, #174	@ 0xae
 800c238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d101      	bne.n	800c244 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c240:	2303      	movs	r3, #3
 800c242:	e01c      	b.n	800c27e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c24a:	b2db      	uxtb	r3, r3
 800c24c:	2b03      	cmp	r3, #3
 800c24e:	d115      	bne.n	800c27c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	32ae      	adds	r2, #174	@ 0xae
 800c25a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c25e:	6a1b      	ldr	r3, [r3, #32]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d00b      	beq.n	800c27c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	32ae      	adds	r2, #174	@ 0xae
 800c26e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c272:	6a1b      	ldr	r3, [r3, #32]
 800c274:	78fa      	ldrb	r2, [r7, #3]
 800c276:	4611      	mov	r1, r2
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c27c:	2300      	movs	r3, #0
}
 800c27e:	4618      	mov	r0, r3
 800c280:	3708      	adds	r7, #8
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}

0800c286 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c286:	b580      	push	{r7, lr}
 800c288:	b082      	sub	sp, #8
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	6078      	str	r0, [r7, #4]
 800c28e:	460b      	mov	r3, r1
 800c290:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	32ae      	adds	r2, #174	@ 0xae
 800c29c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d101      	bne.n	800c2a8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c2a4:	2303      	movs	r3, #3
 800c2a6:	e01c      	b.n	800c2e2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c2ae:	b2db      	uxtb	r3, r3
 800c2b0:	2b03      	cmp	r3, #3
 800c2b2:	d115      	bne.n	800c2e0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	32ae      	adds	r2, #174	@ 0xae
 800c2be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d00b      	beq.n	800c2e0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	32ae      	adds	r2, #174	@ 0xae
 800c2d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2d8:	78fa      	ldrb	r2, [r7, #3]
 800c2da:	4611      	mov	r1, r2
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c2e0:	2300      	movs	r3, #0
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	3708      	adds	r7, #8
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	bd80      	pop	{r7, pc}

0800c2ea <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c2ea:	b480      	push	{r7}
 800c2ec:	b083      	sub	sp, #12
 800c2ee:	af00      	add	r7, sp, #0
 800c2f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c2f2:	2300      	movs	r3, #0
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	370c      	adds	r7, #12
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr

0800c300 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b084      	sub	sp, #16
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c308:	2300      	movs	r3, #0
 800c30a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2201      	movs	r2, #1
 800c310:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d00e      	beq.n	800c33c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c324:	685b      	ldr	r3, [r3, #4]
 800c326:	687a      	ldr	r2, [r7, #4]
 800c328:	6852      	ldr	r2, [r2, #4]
 800c32a:	b2d2      	uxtb	r2, r2
 800c32c:	4611      	mov	r1, r2
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	4798      	blx	r3
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	d001      	beq.n	800c33c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c338:	2303      	movs	r3, #3
 800c33a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c33c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3710      	adds	r7, #16
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}

0800c346 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c346:	b480      	push	{r7}
 800c348:	b083      	sub	sp, #12
 800c34a:	af00      	add	r7, sp, #0
 800c34c:	6078      	str	r0, [r7, #4]
 800c34e:	460b      	mov	r3, r1
 800c350:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c352:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c354:	4618      	mov	r0, r3
 800c356:	370c      	adds	r7, #12
 800c358:	46bd      	mov	sp, r7
 800c35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35e:	4770      	bx	lr

0800c360 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c360:	b480      	push	{r7}
 800c362:	b083      	sub	sp, #12
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
 800c368:	460b      	mov	r3, r1
 800c36a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c36c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c36e:	4618      	mov	r0, r3
 800c370:	370c      	adds	r7, #12
 800c372:	46bd      	mov	sp, r7
 800c374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c378:	4770      	bx	lr

0800c37a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c37a:	b580      	push	{r7, lr}
 800c37c:	b086      	sub	sp, #24
 800c37e:	af00      	add	r7, sp, #0
 800c380:	6078      	str	r0, [r7, #4]
 800c382:	460b      	mov	r3, r1
 800c384:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c38e:	2300      	movs	r3, #0
 800c390:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	885b      	ldrh	r3, [r3, #2]
 800c396:	b29b      	uxth	r3, r3
 800c398:	68fa      	ldr	r2, [r7, #12]
 800c39a:	7812      	ldrb	r2, [r2, #0]
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d91f      	bls.n	800c3e0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c3a6:	e013      	b.n	800c3d0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c3a8:	f107 030a 	add.w	r3, r7, #10
 800c3ac:	4619      	mov	r1, r3
 800c3ae:	6978      	ldr	r0, [r7, #20]
 800c3b0:	f000 f81b 	bl	800c3ea <USBD_GetNextDesc>
 800c3b4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	785b      	ldrb	r3, [r3, #1]
 800c3ba:	2b05      	cmp	r3, #5
 800c3bc:	d108      	bne.n	800c3d0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c3be:	697b      	ldr	r3, [r7, #20]
 800c3c0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c3c2:	693b      	ldr	r3, [r7, #16]
 800c3c4:	789b      	ldrb	r3, [r3, #2]
 800c3c6:	78fa      	ldrb	r2, [r7, #3]
 800c3c8:	429a      	cmp	r2, r3
 800c3ca:	d008      	beq.n	800c3de <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	885b      	ldrh	r3, [r3, #2]
 800c3d4:	b29a      	uxth	r2, r3
 800c3d6:	897b      	ldrh	r3, [r7, #10]
 800c3d8:	429a      	cmp	r2, r3
 800c3da:	d8e5      	bhi.n	800c3a8 <USBD_GetEpDesc+0x2e>
 800c3dc:	e000      	b.n	800c3e0 <USBD_GetEpDesc+0x66>
          break;
 800c3de:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c3e0:	693b      	ldr	r3, [r7, #16]
}
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	3718      	adds	r7, #24
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	bd80      	pop	{r7, pc}

0800c3ea <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c3ea:	b480      	push	{r7}
 800c3ec:	b085      	sub	sp, #20
 800c3ee:	af00      	add	r7, sp, #0
 800c3f0:	6078      	str	r0, [r7, #4]
 800c3f2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	881b      	ldrh	r3, [r3, #0]
 800c3fc:	68fa      	ldr	r2, [r7, #12]
 800c3fe:	7812      	ldrb	r2, [r2, #0]
 800c400:	4413      	add	r3, r2
 800c402:	b29a      	uxth	r2, r3
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	781b      	ldrb	r3, [r3, #0]
 800c40c:	461a      	mov	r2, r3
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	4413      	add	r3, r2
 800c412:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c414:	68fb      	ldr	r3, [r7, #12]
}
 800c416:	4618      	mov	r0, r3
 800c418:	3714      	adds	r7, #20
 800c41a:	46bd      	mov	sp, r7
 800c41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c420:	4770      	bx	lr

0800c422 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c422:	b480      	push	{r7}
 800c424:	b087      	sub	sp, #28
 800c426:	af00      	add	r7, sp, #0
 800c428:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c42e:	697b      	ldr	r3, [r7, #20]
 800c430:	781b      	ldrb	r3, [r3, #0]
 800c432:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c434:	697b      	ldr	r3, [r7, #20]
 800c436:	3301      	adds	r3, #1
 800c438:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c43a:	697b      	ldr	r3, [r7, #20]
 800c43c:	781b      	ldrb	r3, [r3, #0]
 800c43e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c440:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c444:	021b      	lsls	r3, r3, #8
 800c446:	b21a      	sxth	r2, r3
 800c448:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c44c:	4313      	orrs	r3, r2
 800c44e:	b21b      	sxth	r3, r3
 800c450:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c452:	89fb      	ldrh	r3, [r7, #14]
}
 800c454:	4618      	mov	r0, r3
 800c456:	371c      	adds	r7, #28
 800c458:	46bd      	mov	sp, r7
 800c45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45e:	4770      	bx	lr

0800c460 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b084      	sub	sp, #16
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
 800c468:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c46a:	2300      	movs	r3, #0
 800c46c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	781b      	ldrb	r3, [r3, #0]
 800c472:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c476:	2b40      	cmp	r3, #64	@ 0x40
 800c478:	d005      	beq.n	800c486 <USBD_StdDevReq+0x26>
 800c47a:	2b40      	cmp	r3, #64	@ 0x40
 800c47c:	d857      	bhi.n	800c52e <USBD_StdDevReq+0xce>
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d00f      	beq.n	800c4a2 <USBD_StdDevReq+0x42>
 800c482:	2b20      	cmp	r3, #32
 800c484:	d153      	bne.n	800c52e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	32ae      	adds	r2, #174	@ 0xae
 800c490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c494:	689b      	ldr	r3, [r3, #8]
 800c496:	6839      	ldr	r1, [r7, #0]
 800c498:	6878      	ldr	r0, [r7, #4]
 800c49a:	4798      	blx	r3
 800c49c:	4603      	mov	r3, r0
 800c49e:	73fb      	strb	r3, [r7, #15]
      break;
 800c4a0:	e04a      	b.n	800c538 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	785b      	ldrb	r3, [r3, #1]
 800c4a6:	2b09      	cmp	r3, #9
 800c4a8:	d83b      	bhi.n	800c522 <USBD_StdDevReq+0xc2>
 800c4aa:	a201      	add	r2, pc, #4	@ (adr r2, 800c4b0 <USBD_StdDevReq+0x50>)
 800c4ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4b0:	0800c505 	.word	0x0800c505
 800c4b4:	0800c519 	.word	0x0800c519
 800c4b8:	0800c523 	.word	0x0800c523
 800c4bc:	0800c50f 	.word	0x0800c50f
 800c4c0:	0800c523 	.word	0x0800c523
 800c4c4:	0800c4e3 	.word	0x0800c4e3
 800c4c8:	0800c4d9 	.word	0x0800c4d9
 800c4cc:	0800c523 	.word	0x0800c523
 800c4d0:	0800c4fb 	.word	0x0800c4fb
 800c4d4:	0800c4ed 	.word	0x0800c4ed
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c4d8:	6839      	ldr	r1, [r7, #0]
 800c4da:	6878      	ldr	r0, [r7, #4]
 800c4dc:	f000 fa3c 	bl	800c958 <USBD_GetDescriptor>
          break;
 800c4e0:	e024      	b.n	800c52c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c4e2:	6839      	ldr	r1, [r7, #0]
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f000 fbcb 	bl	800cc80 <USBD_SetAddress>
          break;
 800c4ea:	e01f      	b.n	800c52c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c4ec:	6839      	ldr	r1, [r7, #0]
 800c4ee:	6878      	ldr	r0, [r7, #4]
 800c4f0:	f000 fc0a 	bl	800cd08 <USBD_SetConfig>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	73fb      	strb	r3, [r7, #15]
          break;
 800c4f8:	e018      	b.n	800c52c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c4fa:	6839      	ldr	r1, [r7, #0]
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f000 fcad 	bl	800ce5c <USBD_GetConfig>
          break;
 800c502:	e013      	b.n	800c52c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c504:	6839      	ldr	r1, [r7, #0]
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	f000 fcde 	bl	800cec8 <USBD_GetStatus>
          break;
 800c50c:	e00e      	b.n	800c52c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c50e:	6839      	ldr	r1, [r7, #0]
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f000 fd0d 	bl	800cf30 <USBD_SetFeature>
          break;
 800c516:	e009      	b.n	800c52c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c518:	6839      	ldr	r1, [r7, #0]
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	f000 fd31 	bl	800cf82 <USBD_ClrFeature>
          break;
 800c520:	e004      	b.n	800c52c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c522:	6839      	ldr	r1, [r7, #0]
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f000 fd88 	bl	800d03a <USBD_CtlError>
          break;
 800c52a:	bf00      	nop
      }
      break;
 800c52c:	e004      	b.n	800c538 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c52e:	6839      	ldr	r1, [r7, #0]
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f000 fd82 	bl	800d03a <USBD_CtlError>
      break;
 800c536:	bf00      	nop
  }

  return ret;
 800c538:	7bfb      	ldrb	r3, [r7, #15]
}
 800c53a:	4618      	mov	r0, r3
 800c53c:	3710      	adds	r7, #16
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}
 800c542:	bf00      	nop

0800c544 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b084      	sub	sp, #16
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c54e:	2300      	movs	r3, #0
 800c550:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c55a:	2b40      	cmp	r3, #64	@ 0x40
 800c55c:	d005      	beq.n	800c56a <USBD_StdItfReq+0x26>
 800c55e:	2b40      	cmp	r3, #64	@ 0x40
 800c560:	d852      	bhi.n	800c608 <USBD_StdItfReq+0xc4>
 800c562:	2b00      	cmp	r3, #0
 800c564:	d001      	beq.n	800c56a <USBD_StdItfReq+0x26>
 800c566:	2b20      	cmp	r3, #32
 800c568:	d14e      	bne.n	800c608 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c570:	b2db      	uxtb	r3, r3
 800c572:	3b01      	subs	r3, #1
 800c574:	2b02      	cmp	r3, #2
 800c576:	d840      	bhi.n	800c5fa <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	889b      	ldrh	r3, [r3, #4]
 800c57c:	b2db      	uxtb	r3, r3
 800c57e:	2b01      	cmp	r3, #1
 800c580:	d836      	bhi.n	800c5f0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	889b      	ldrh	r3, [r3, #4]
 800c586:	b2db      	uxtb	r3, r3
 800c588:	4619      	mov	r1, r3
 800c58a:	6878      	ldr	r0, [r7, #4]
 800c58c:	f7ff fedb 	bl	800c346 <USBD_CoreFindIF>
 800c590:	4603      	mov	r3, r0
 800c592:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c594:	7bbb      	ldrb	r3, [r7, #14]
 800c596:	2bff      	cmp	r3, #255	@ 0xff
 800c598:	d01d      	beq.n	800c5d6 <USBD_StdItfReq+0x92>
 800c59a:	7bbb      	ldrb	r3, [r7, #14]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d11a      	bne.n	800c5d6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c5a0:	7bba      	ldrb	r2, [r7, #14]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	32ae      	adds	r2, #174	@ 0xae
 800c5a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5aa:	689b      	ldr	r3, [r3, #8]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d00f      	beq.n	800c5d0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c5b0:	7bba      	ldrb	r2, [r7, #14]
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c5b8:	7bba      	ldrb	r2, [r7, #14]
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	32ae      	adds	r2, #174	@ 0xae
 800c5be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5c2:	689b      	ldr	r3, [r3, #8]
 800c5c4:	6839      	ldr	r1, [r7, #0]
 800c5c6:	6878      	ldr	r0, [r7, #4]
 800c5c8:	4798      	blx	r3
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c5ce:	e004      	b.n	800c5da <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c5d0:	2303      	movs	r3, #3
 800c5d2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c5d4:	e001      	b.n	800c5da <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c5d6:	2303      	movs	r3, #3
 800c5d8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	88db      	ldrh	r3, [r3, #6]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d110      	bne.n	800c604 <USBD_StdItfReq+0xc0>
 800c5e2:	7bfb      	ldrb	r3, [r7, #15]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d10d      	bne.n	800c604 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c5e8:	6878      	ldr	r0, [r7, #4]
 800c5ea:	f000 fdfd 	bl	800d1e8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c5ee:	e009      	b.n	800c604 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c5f0:	6839      	ldr	r1, [r7, #0]
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f000 fd21 	bl	800d03a <USBD_CtlError>
          break;
 800c5f8:	e004      	b.n	800c604 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c5fa:	6839      	ldr	r1, [r7, #0]
 800c5fc:	6878      	ldr	r0, [r7, #4]
 800c5fe:	f000 fd1c 	bl	800d03a <USBD_CtlError>
          break;
 800c602:	e000      	b.n	800c606 <USBD_StdItfReq+0xc2>
          break;
 800c604:	bf00      	nop
      }
      break;
 800c606:	e004      	b.n	800c612 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c608:	6839      	ldr	r1, [r7, #0]
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f000 fd15 	bl	800d03a <USBD_CtlError>
      break;
 800c610:	bf00      	nop
  }

  return ret;
 800c612:	7bfb      	ldrb	r3, [r7, #15]
}
 800c614:	4618      	mov	r0, r3
 800c616:	3710      	adds	r7, #16
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}

0800c61c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b084      	sub	sp, #16
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
 800c624:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c626:	2300      	movs	r3, #0
 800c628:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	889b      	ldrh	r3, [r3, #4]
 800c62e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c630:	683b      	ldr	r3, [r7, #0]
 800c632:	781b      	ldrb	r3, [r3, #0]
 800c634:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c638:	2b40      	cmp	r3, #64	@ 0x40
 800c63a:	d007      	beq.n	800c64c <USBD_StdEPReq+0x30>
 800c63c:	2b40      	cmp	r3, #64	@ 0x40
 800c63e:	f200 817f 	bhi.w	800c940 <USBD_StdEPReq+0x324>
 800c642:	2b00      	cmp	r3, #0
 800c644:	d02a      	beq.n	800c69c <USBD_StdEPReq+0x80>
 800c646:	2b20      	cmp	r3, #32
 800c648:	f040 817a 	bne.w	800c940 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c64c:	7bbb      	ldrb	r3, [r7, #14]
 800c64e:	4619      	mov	r1, r3
 800c650:	6878      	ldr	r0, [r7, #4]
 800c652:	f7ff fe85 	bl	800c360 <USBD_CoreFindEP>
 800c656:	4603      	mov	r3, r0
 800c658:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c65a:	7b7b      	ldrb	r3, [r7, #13]
 800c65c:	2bff      	cmp	r3, #255	@ 0xff
 800c65e:	f000 8174 	beq.w	800c94a <USBD_StdEPReq+0x32e>
 800c662:	7b7b      	ldrb	r3, [r7, #13]
 800c664:	2b00      	cmp	r3, #0
 800c666:	f040 8170 	bne.w	800c94a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c66a:	7b7a      	ldrb	r2, [r7, #13]
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c672:	7b7a      	ldrb	r2, [r7, #13]
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	32ae      	adds	r2, #174	@ 0xae
 800c678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c67c:	689b      	ldr	r3, [r3, #8]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	f000 8163 	beq.w	800c94a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c684:	7b7a      	ldrb	r2, [r7, #13]
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	32ae      	adds	r2, #174	@ 0xae
 800c68a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c68e:	689b      	ldr	r3, [r3, #8]
 800c690:	6839      	ldr	r1, [r7, #0]
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	4798      	blx	r3
 800c696:	4603      	mov	r3, r0
 800c698:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c69a:	e156      	b.n	800c94a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	785b      	ldrb	r3, [r3, #1]
 800c6a0:	2b03      	cmp	r3, #3
 800c6a2:	d008      	beq.n	800c6b6 <USBD_StdEPReq+0x9a>
 800c6a4:	2b03      	cmp	r3, #3
 800c6a6:	f300 8145 	bgt.w	800c934 <USBD_StdEPReq+0x318>
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	f000 809b 	beq.w	800c7e6 <USBD_StdEPReq+0x1ca>
 800c6b0:	2b01      	cmp	r3, #1
 800c6b2:	d03c      	beq.n	800c72e <USBD_StdEPReq+0x112>
 800c6b4:	e13e      	b.n	800c934 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6bc:	b2db      	uxtb	r3, r3
 800c6be:	2b02      	cmp	r3, #2
 800c6c0:	d002      	beq.n	800c6c8 <USBD_StdEPReq+0xac>
 800c6c2:	2b03      	cmp	r3, #3
 800c6c4:	d016      	beq.n	800c6f4 <USBD_StdEPReq+0xd8>
 800c6c6:	e02c      	b.n	800c722 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c6c8:	7bbb      	ldrb	r3, [r7, #14]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d00d      	beq.n	800c6ea <USBD_StdEPReq+0xce>
 800c6ce:	7bbb      	ldrb	r3, [r7, #14]
 800c6d0:	2b80      	cmp	r3, #128	@ 0x80
 800c6d2:	d00a      	beq.n	800c6ea <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c6d4:	7bbb      	ldrb	r3, [r7, #14]
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	f001 f991 	bl	800da00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c6de:	2180      	movs	r1, #128	@ 0x80
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f001 f98d 	bl	800da00 <USBD_LL_StallEP>
 800c6e6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c6e8:	e020      	b.n	800c72c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c6ea:	6839      	ldr	r1, [r7, #0]
 800c6ec:	6878      	ldr	r0, [r7, #4]
 800c6ee:	f000 fca4 	bl	800d03a <USBD_CtlError>
              break;
 800c6f2:	e01b      	b.n	800c72c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c6f4:	683b      	ldr	r3, [r7, #0]
 800c6f6:	885b      	ldrh	r3, [r3, #2]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d10e      	bne.n	800c71a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c6fc:	7bbb      	ldrb	r3, [r7, #14]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d00b      	beq.n	800c71a <USBD_StdEPReq+0xfe>
 800c702:	7bbb      	ldrb	r3, [r7, #14]
 800c704:	2b80      	cmp	r3, #128	@ 0x80
 800c706:	d008      	beq.n	800c71a <USBD_StdEPReq+0xfe>
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	88db      	ldrh	r3, [r3, #6]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d104      	bne.n	800c71a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c710:	7bbb      	ldrb	r3, [r7, #14]
 800c712:	4619      	mov	r1, r3
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f001 f973 	bl	800da00 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f000 fd64 	bl	800d1e8 <USBD_CtlSendStatus>

              break;
 800c720:	e004      	b.n	800c72c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c722:	6839      	ldr	r1, [r7, #0]
 800c724:	6878      	ldr	r0, [r7, #4]
 800c726:	f000 fc88 	bl	800d03a <USBD_CtlError>
              break;
 800c72a:	bf00      	nop
          }
          break;
 800c72c:	e107      	b.n	800c93e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c734:	b2db      	uxtb	r3, r3
 800c736:	2b02      	cmp	r3, #2
 800c738:	d002      	beq.n	800c740 <USBD_StdEPReq+0x124>
 800c73a:	2b03      	cmp	r3, #3
 800c73c:	d016      	beq.n	800c76c <USBD_StdEPReq+0x150>
 800c73e:	e04b      	b.n	800c7d8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c740:	7bbb      	ldrb	r3, [r7, #14]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d00d      	beq.n	800c762 <USBD_StdEPReq+0x146>
 800c746:	7bbb      	ldrb	r3, [r7, #14]
 800c748:	2b80      	cmp	r3, #128	@ 0x80
 800c74a:	d00a      	beq.n	800c762 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c74c:	7bbb      	ldrb	r3, [r7, #14]
 800c74e:	4619      	mov	r1, r3
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f001 f955 	bl	800da00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c756:	2180      	movs	r1, #128	@ 0x80
 800c758:	6878      	ldr	r0, [r7, #4]
 800c75a:	f001 f951 	bl	800da00 <USBD_LL_StallEP>
 800c75e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c760:	e040      	b.n	800c7e4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c762:	6839      	ldr	r1, [r7, #0]
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f000 fc68 	bl	800d03a <USBD_CtlError>
              break;
 800c76a:	e03b      	b.n	800c7e4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	885b      	ldrh	r3, [r3, #2]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d136      	bne.n	800c7e2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c774:	7bbb      	ldrb	r3, [r7, #14]
 800c776:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d004      	beq.n	800c788 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c77e:	7bbb      	ldrb	r3, [r7, #14]
 800c780:	4619      	mov	r1, r3
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f001 f95b 	bl	800da3e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f000 fd2d 	bl	800d1e8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c78e:	7bbb      	ldrb	r3, [r7, #14]
 800c790:	4619      	mov	r1, r3
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f7ff fde4 	bl	800c360 <USBD_CoreFindEP>
 800c798:	4603      	mov	r3, r0
 800c79a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c79c:	7b7b      	ldrb	r3, [r7, #13]
 800c79e:	2bff      	cmp	r3, #255	@ 0xff
 800c7a0:	d01f      	beq.n	800c7e2 <USBD_StdEPReq+0x1c6>
 800c7a2:	7b7b      	ldrb	r3, [r7, #13]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d11c      	bne.n	800c7e2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c7a8:	7b7a      	ldrb	r2, [r7, #13]
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c7b0:	7b7a      	ldrb	r2, [r7, #13]
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	32ae      	adds	r2, #174	@ 0xae
 800c7b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7ba:	689b      	ldr	r3, [r3, #8]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d010      	beq.n	800c7e2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c7c0:	7b7a      	ldrb	r2, [r7, #13]
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	32ae      	adds	r2, #174	@ 0xae
 800c7c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7ca:	689b      	ldr	r3, [r3, #8]
 800c7cc:	6839      	ldr	r1, [r7, #0]
 800c7ce:	6878      	ldr	r0, [r7, #4]
 800c7d0:	4798      	blx	r3
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c7d6:	e004      	b.n	800c7e2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c7d8:	6839      	ldr	r1, [r7, #0]
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f000 fc2d 	bl	800d03a <USBD_CtlError>
              break;
 800c7e0:	e000      	b.n	800c7e4 <USBD_StdEPReq+0x1c8>
              break;
 800c7e2:	bf00      	nop
          }
          break;
 800c7e4:	e0ab      	b.n	800c93e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7ec:	b2db      	uxtb	r3, r3
 800c7ee:	2b02      	cmp	r3, #2
 800c7f0:	d002      	beq.n	800c7f8 <USBD_StdEPReq+0x1dc>
 800c7f2:	2b03      	cmp	r3, #3
 800c7f4:	d032      	beq.n	800c85c <USBD_StdEPReq+0x240>
 800c7f6:	e097      	b.n	800c928 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c7f8:	7bbb      	ldrb	r3, [r7, #14]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d007      	beq.n	800c80e <USBD_StdEPReq+0x1f2>
 800c7fe:	7bbb      	ldrb	r3, [r7, #14]
 800c800:	2b80      	cmp	r3, #128	@ 0x80
 800c802:	d004      	beq.n	800c80e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c804:	6839      	ldr	r1, [r7, #0]
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f000 fc17 	bl	800d03a <USBD_CtlError>
                break;
 800c80c:	e091      	b.n	800c932 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c80e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c812:	2b00      	cmp	r3, #0
 800c814:	da0b      	bge.n	800c82e <USBD_StdEPReq+0x212>
 800c816:	7bbb      	ldrb	r3, [r7, #14]
 800c818:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c81c:	4613      	mov	r3, r2
 800c81e:	009b      	lsls	r3, r3, #2
 800c820:	4413      	add	r3, r2
 800c822:	009b      	lsls	r3, r3, #2
 800c824:	3310      	adds	r3, #16
 800c826:	687a      	ldr	r2, [r7, #4]
 800c828:	4413      	add	r3, r2
 800c82a:	3304      	adds	r3, #4
 800c82c:	e00b      	b.n	800c846 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c82e:	7bbb      	ldrb	r3, [r7, #14]
 800c830:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c834:	4613      	mov	r3, r2
 800c836:	009b      	lsls	r3, r3, #2
 800c838:	4413      	add	r3, r2
 800c83a:	009b      	lsls	r3, r3, #2
 800c83c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c840:	687a      	ldr	r2, [r7, #4]
 800c842:	4413      	add	r3, r2
 800c844:	3304      	adds	r3, #4
 800c846:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	2200      	movs	r2, #0
 800c84c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	2202      	movs	r2, #2
 800c852:	4619      	mov	r1, r3
 800c854:	6878      	ldr	r0, [r7, #4]
 800c856:	f000 fc6d 	bl	800d134 <USBD_CtlSendData>
              break;
 800c85a:	e06a      	b.n	800c932 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c85c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c860:	2b00      	cmp	r3, #0
 800c862:	da11      	bge.n	800c888 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c864:	7bbb      	ldrb	r3, [r7, #14]
 800c866:	f003 020f 	and.w	r2, r3, #15
 800c86a:	6879      	ldr	r1, [r7, #4]
 800c86c:	4613      	mov	r3, r2
 800c86e:	009b      	lsls	r3, r3, #2
 800c870:	4413      	add	r3, r2
 800c872:	009b      	lsls	r3, r3, #2
 800c874:	440b      	add	r3, r1
 800c876:	3324      	adds	r3, #36	@ 0x24
 800c878:	881b      	ldrh	r3, [r3, #0]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d117      	bne.n	800c8ae <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c87e:	6839      	ldr	r1, [r7, #0]
 800c880:	6878      	ldr	r0, [r7, #4]
 800c882:	f000 fbda 	bl	800d03a <USBD_CtlError>
                  break;
 800c886:	e054      	b.n	800c932 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c888:	7bbb      	ldrb	r3, [r7, #14]
 800c88a:	f003 020f 	and.w	r2, r3, #15
 800c88e:	6879      	ldr	r1, [r7, #4]
 800c890:	4613      	mov	r3, r2
 800c892:	009b      	lsls	r3, r3, #2
 800c894:	4413      	add	r3, r2
 800c896:	009b      	lsls	r3, r3, #2
 800c898:	440b      	add	r3, r1
 800c89a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c89e:	881b      	ldrh	r3, [r3, #0]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d104      	bne.n	800c8ae <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c8a4:	6839      	ldr	r1, [r7, #0]
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f000 fbc7 	bl	800d03a <USBD_CtlError>
                  break;
 800c8ac:	e041      	b.n	800c932 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c8ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	da0b      	bge.n	800c8ce <USBD_StdEPReq+0x2b2>
 800c8b6:	7bbb      	ldrb	r3, [r7, #14]
 800c8b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c8bc:	4613      	mov	r3, r2
 800c8be:	009b      	lsls	r3, r3, #2
 800c8c0:	4413      	add	r3, r2
 800c8c2:	009b      	lsls	r3, r3, #2
 800c8c4:	3310      	adds	r3, #16
 800c8c6:	687a      	ldr	r2, [r7, #4]
 800c8c8:	4413      	add	r3, r2
 800c8ca:	3304      	adds	r3, #4
 800c8cc:	e00b      	b.n	800c8e6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c8ce:	7bbb      	ldrb	r3, [r7, #14]
 800c8d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c8d4:	4613      	mov	r3, r2
 800c8d6:	009b      	lsls	r3, r3, #2
 800c8d8:	4413      	add	r3, r2
 800c8da:	009b      	lsls	r3, r3, #2
 800c8dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	4413      	add	r3, r2
 800c8e4:	3304      	adds	r3, #4
 800c8e6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c8e8:	7bbb      	ldrb	r3, [r7, #14]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d002      	beq.n	800c8f4 <USBD_StdEPReq+0x2d8>
 800c8ee:	7bbb      	ldrb	r3, [r7, #14]
 800c8f0:	2b80      	cmp	r3, #128	@ 0x80
 800c8f2:	d103      	bne.n	800c8fc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c8f4:	68bb      	ldr	r3, [r7, #8]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	601a      	str	r2, [r3, #0]
 800c8fa:	e00e      	b.n	800c91a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c8fc:	7bbb      	ldrb	r3, [r7, #14]
 800c8fe:	4619      	mov	r1, r3
 800c900:	6878      	ldr	r0, [r7, #4]
 800c902:	f001 f8bb 	bl	800da7c <USBD_LL_IsStallEP>
 800c906:	4603      	mov	r3, r0
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d003      	beq.n	800c914 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	2201      	movs	r2, #1
 800c910:	601a      	str	r2, [r3, #0]
 800c912:	e002      	b.n	800c91a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	2200      	movs	r2, #0
 800c918:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	2202      	movs	r2, #2
 800c91e:	4619      	mov	r1, r3
 800c920:	6878      	ldr	r0, [r7, #4]
 800c922:	f000 fc07 	bl	800d134 <USBD_CtlSendData>
              break;
 800c926:	e004      	b.n	800c932 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c928:	6839      	ldr	r1, [r7, #0]
 800c92a:	6878      	ldr	r0, [r7, #4]
 800c92c:	f000 fb85 	bl	800d03a <USBD_CtlError>
              break;
 800c930:	bf00      	nop
          }
          break;
 800c932:	e004      	b.n	800c93e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c934:	6839      	ldr	r1, [r7, #0]
 800c936:	6878      	ldr	r0, [r7, #4]
 800c938:	f000 fb7f 	bl	800d03a <USBD_CtlError>
          break;
 800c93c:	bf00      	nop
      }
      break;
 800c93e:	e005      	b.n	800c94c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c940:	6839      	ldr	r1, [r7, #0]
 800c942:	6878      	ldr	r0, [r7, #4]
 800c944:	f000 fb79 	bl	800d03a <USBD_CtlError>
      break;
 800c948:	e000      	b.n	800c94c <USBD_StdEPReq+0x330>
      break;
 800c94a:	bf00      	nop
  }

  return ret;
 800c94c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3710      	adds	r7, #16
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}
	...

0800c958 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b084      	sub	sp, #16
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
 800c960:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c962:	2300      	movs	r3, #0
 800c964:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c966:	2300      	movs	r3, #0
 800c968:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c96a:	2300      	movs	r3, #0
 800c96c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	885b      	ldrh	r3, [r3, #2]
 800c972:	0a1b      	lsrs	r3, r3, #8
 800c974:	b29b      	uxth	r3, r3
 800c976:	3b01      	subs	r3, #1
 800c978:	2b0e      	cmp	r3, #14
 800c97a:	f200 8152 	bhi.w	800cc22 <USBD_GetDescriptor+0x2ca>
 800c97e:	a201      	add	r2, pc, #4	@ (adr r2, 800c984 <USBD_GetDescriptor+0x2c>)
 800c980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c984:	0800c9f5 	.word	0x0800c9f5
 800c988:	0800ca0d 	.word	0x0800ca0d
 800c98c:	0800ca4d 	.word	0x0800ca4d
 800c990:	0800cc23 	.word	0x0800cc23
 800c994:	0800cc23 	.word	0x0800cc23
 800c998:	0800cbc3 	.word	0x0800cbc3
 800c99c:	0800cbef 	.word	0x0800cbef
 800c9a0:	0800cc23 	.word	0x0800cc23
 800c9a4:	0800cc23 	.word	0x0800cc23
 800c9a8:	0800cc23 	.word	0x0800cc23
 800c9ac:	0800cc23 	.word	0x0800cc23
 800c9b0:	0800cc23 	.word	0x0800cc23
 800c9b4:	0800cc23 	.word	0x0800cc23
 800c9b8:	0800cc23 	.word	0x0800cc23
 800c9bc:	0800c9c1 	.word	0x0800c9c1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c9c6:	69db      	ldr	r3, [r3, #28]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d00b      	beq.n	800c9e4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c9d2:	69db      	ldr	r3, [r3, #28]
 800c9d4:	687a      	ldr	r2, [r7, #4]
 800c9d6:	7c12      	ldrb	r2, [r2, #16]
 800c9d8:	f107 0108 	add.w	r1, r7, #8
 800c9dc:	4610      	mov	r0, r2
 800c9de:	4798      	blx	r3
 800c9e0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c9e2:	e126      	b.n	800cc32 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c9e4:	6839      	ldr	r1, [r7, #0]
 800c9e6:	6878      	ldr	r0, [r7, #4]
 800c9e8:	f000 fb27 	bl	800d03a <USBD_CtlError>
        err++;
 800c9ec:	7afb      	ldrb	r3, [r7, #11]
 800c9ee:	3301      	adds	r3, #1
 800c9f0:	72fb      	strb	r3, [r7, #11]
      break;
 800c9f2:	e11e      	b.n	800cc32 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	687a      	ldr	r2, [r7, #4]
 800c9fe:	7c12      	ldrb	r2, [r2, #16]
 800ca00:	f107 0108 	add.w	r1, r7, #8
 800ca04:	4610      	mov	r0, r2
 800ca06:	4798      	blx	r3
 800ca08:	60f8      	str	r0, [r7, #12]
      break;
 800ca0a:	e112      	b.n	800cc32 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	7c1b      	ldrb	r3, [r3, #16]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d10d      	bne.n	800ca30 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca1c:	f107 0208 	add.w	r2, r7, #8
 800ca20:	4610      	mov	r0, r2
 800ca22:	4798      	blx	r3
 800ca24:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	3301      	adds	r3, #1
 800ca2a:	2202      	movs	r2, #2
 800ca2c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ca2e:	e100      	b.n	800cc32 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca38:	f107 0208 	add.w	r2, r7, #8
 800ca3c:	4610      	mov	r0, r2
 800ca3e:	4798      	blx	r3
 800ca40:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	3301      	adds	r3, #1
 800ca46:	2202      	movs	r2, #2
 800ca48:	701a      	strb	r2, [r3, #0]
      break;
 800ca4a:	e0f2      	b.n	800cc32 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	885b      	ldrh	r3, [r3, #2]
 800ca50:	b2db      	uxtb	r3, r3
 800ca52:	2b05      	cmp	r3, #5
 800ca54:	f200 80ac 	bhi.w	800cbb0 <USBD_GetDescriptor+0x258>
 800ca58:	a201      	add	r2, pc, #4	@ (adr r2, 800ca60 <USBD_GetDescriptor+0x108>)
 800ca5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca5e:	bf00      	nop
 800ca60:	0800ca79 	.word	0x0800ca79
 800ca64:	0800caad 	.word	0x0800caad
 800ca68:	0800cae1 	.word	0x0800cae1
 800ca6c:	0800cb15 	.word	0x0800cb15
 800ca70:	0800cb49 	.word	0x0800cb49
 800ca74:	0800cb7d 	.word	0x0800cb7d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ca7e:	685b      	ldr	r3, [r3, #4]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d00b      	beq.n	800ca9c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	687a      	ldr	r2, [r7, #4]
 800ca8e:	7c12      	ldrb	r2, [r2, #16]
 800ca90:	f107 0108 	add.w	r1, r7, #8
 800ca94:	4610      	mov	r0, r2
 800ca96:	4798      	blx	r3
 800ca98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca9a:	e091      	b.n	800cbc0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ca9c:	6839      	ldr	r1, [r7, #0]
 800ca9e:	6878      	ldr	r0, [r7, #4]
 800caa0:	f000 facb 	bl	800d03a <USBD_CtlError>
            err++;
 800caa4:	7afb      	ldrb	r3, [r7, #11]
 800caa6:	3301      	adds	r3, #1
 800caa8:	72fb      	strb	r3, [r7, #11]
          break;
 800caaa:	e089      	b.n	800cbc0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cab2:	689b      	ldr	r3, [r3, #8]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d00b      	beq.n	800cad0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cabe:	689b      	ldr	r3, [r3, #8]
 800cac0:	687a      	ldr	r2, [r7, #4]
 800cac2:	7c12      	ldrb	r2, [r2, #16]
 800cac4:	f107 0108 	add.w	r1, r7, #8
 800cac8:	4610      	mov	r0, r2
 800caca:	4798      	blx	r3
 800cacc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cace:	e077      	b.n	800cbc0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cad0:	6839      	ldr	r1, [r7, #0]
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	f000 fab1 	bl	800d03a <USBD_CtlError>
            err++;
 800cad8:	7afb      	ldrb	r3, [r7, #11]
 800cada:	3301      	adds	r3, #1
 800cadc:	72fb      	strb	r3, [r7, #11]
          break;
 800cade:	e06f      	b.n	800cbc0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cae6:	68db      	ldr	r3, [r3, #12]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d00b      	beq.n	800cb04 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800caf2:	68db      	ldr	r3, [r3, #12]
 800caf4:	687a      	ldr	r2, [r7, #4]
 800caf6:	7c12      	ldrb	r2, [r2, #16]
 800caf8:	f107 0108 	add.w	r1, r7, #8
 800cafc:	4610      	mov	r0, r2
 800cafe:	4798      	blx	r3
 800cb00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb02:	e05d      	b.n	800cbc0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cb04:	6839      	ldr	r1, [r7, #0]
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f000 fa97 	bl	800d03a <USBD_CtlError>
            err++;
 800cb0c:	7afb      	ldrb	r3, [r7, #11]
 800cb0e:	3301      	adds	r3, #1
 800cb10:	72fb      	strb	r3, [r7, #11]
          break;
 800cb12:	e055      	b.n	800cbc0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb1a:	691b      	ldr	r3, [r3, #16]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d00b      	beq.n	800cb38 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb26:	691b      	ldr	r3, [r3, #16]
 800cb28:	687a      	ldr	r2, [r7, #4]
 800cb2a:	7c12      	ldrb	r2, [r2, #16]
 800cb2c:	f107 0108 	add.w	r1, r7, #8
 800cb30:	4610      	mov	r0, r2
 800cb32:	4798      	blx	r3
 800cb34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb36:	e043      	b.n	800cbc0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cb38:	6839      	ldr	r1, [r7, #0]
 800cb3a:	6878      	ldr	r0, [r7, #4]
 800cb3c:	f000 fa7d 	bl	800d03a <USBD_CtlError>
            err++;
 800cb40:	7afb      	ldrb	r3, [r7, #11]
 800cb42:	3301      	adds	r3, #1
 800cb44:	72fb      	strb	r3, [r7, #11]
          break;
 800cb46:	e03b      	b.n	800cbc0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb4e:	695b      	ldr	r3, [r3, #20]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d00b      	beq.n	800cb6c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb5a:	695b      	ldr	r3, [r3, #20]
 800cb5c:	687a      	ldr	r2, [r7, #4]
 800cb5e:	7c12      	ldrb	r2, [r2, #16]
 800cb60:	f107 0108 	add.w	r1, r7, #8
 800cb64:	4610      	mov	r0, r2
 800cb66:	4798      	blx	r3
 800cb68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb6a:	e029      	b.n	800cbc0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cb6c:	6839      	ldr	r1, [r7, #0]
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	f000 fa63 	bl	800d03a <USBD_CtlError>
            err++;
 800cb74:	7afb      	ldrb	r3, [r7, #11]
 800cb76:	3301      	adds	r3, #1
 800cb78:	72fb      	strb	r3, [r7, #11]
          break;
 800cb7a:	e021      	b.n	800cbc0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb82:	699b      	ldr	r3, [r3, #24]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d00b      	beq.n	800cba0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb8e:	699b      	ldr	r3, [r3, #24]
 800cb90:	687a      	ldr	r2, [r7, #4]
 800cb92:	7c12      	ldrb	r2, [r2, #16]
 800cb94:	f107 0108 	add.w	r1, r7, #8
 800cb98:	4610      	mov	r0, r2
 800cb9a:	4798      	blx	r3
 800cb9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb9e:	e00f      	b.n	800cbc0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cba0:	6839      	ldr	r1, [r7, #0]
 800cba2:	6878      	ldr	r0, [r7, #4]
 800cba4:	f000 fa49 	bl	800d03a <USBD_CtlError>
            err++;
 800cba8:	7afb      	ldrb	r3, [r7, #11]
 800cbaa:	3301      	adds	r3, #1
 800cbac:	72fb      	strb	r3, [r7, #11]
          break;
 800cbae:	e007      	b.n	800cbc0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800cbb0:	6839      	ldr	r1, [r7, #0]
 800cbb2:	6878      	ldr	r0, [r7, #4]
 800cbb4:	f000 fa41 	bl	800d03a <USBD_CtlError>
          err++;
 800cbb8:	7afb      	ldrb	r3, [r7, #11]
 800cbba:	3301      	adds	r3, #1
 800cbbc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800cbbe:	bf00      	nop
      }
      break;
 800cbc0:	e037      	b.n	800cc32 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	7c1b      	ldrb	r3, [r3, #16]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d109      	bne.n	800cbde <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cbd2:	f107 0208 	add.w	r2, r7, #8
 800cbd6:	4610      	mov	r0, r2
 800cbd8:	4798      	blx	r3
 800cbda:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cbdc:	e029      	b.n	800cc32 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cbde:	6839      	ldr	r1, [r7, #0]
 800cbe0:	6878      	ldr	r0, [r7, #4]
 800cbe2:	f000 fa2a 	bl	800d03a <USBD_CtlError>
        err++;
 800cbe6:	7afb      	ldrb	r3, [r7, #11]
 800cbe8:	3301      	adds	r3, #1
 800cbea:	72fb      	strb	r3, [r7, #11]
      break;
 800cbec:	e021      	b.n	800cc32 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	7c1b      	ldrb	r3, [r3, #16]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d10d      	bne.n	800cc12 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbfe:	f107 0208 	add.w	r2, r7, #8
 800cc02:	4610      	mov	r0, r2
 800cc04:	4798      	blx	r3
 800cc06:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	2207      	movs	r2, #7
 800cc0e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc10:	e00f      	b.n	800cc32 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cc12:	6839      	ldr	r1, [r7, #0]
 800cc14:	6878      	ldr	r0, [r7, #4]
 800cc16:	f000 fa10 	bl	800d03a <USBD_CtlError>
        err++;
 800cc1a:	7afb      	ldrb	r3, [r7, #11]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	72fb      	strb	r3, [r7, #11]
      break;
 800cc20:	e007      	b.n	800cc32 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800cc22:	6839      	ldr	r1, [r7, #0]
 800cc24:	6878      	ldr	r0, [r7, #4]
 800cc26:	f000 fa08 	bl	800d03a <USBD_CtlError>
      err++;
 800cc2a:	7afb      	ldrb	r3, [r7, #11]
 800cc2c:	3301      	adds	r3, #1
 800cc2e:	72fb      	strb	r3, [r7, #11]
      break;
 800cc30:	bf00      	nop
  }

  if (err != 0U)
 800cc32:	7afb      	ldrb	r3, [r7, #11]
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d11e      	bne.n	800cc76 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	88db      	ldrh	r3, [r3, #6]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d016      	beq.n	800cc6e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800cc40:	893b      	ldrh	r3, [r7, #8]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d00e      	beq.n	800cc64 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	88da      	ldrh	r2, [r3, #6]
 800cc4a:	893b      	ldrh	r3, [r7, #8]
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	bf28      	it	cs
 800cc50:	4613      	movcs	r3, r2
 800cc52:	b29b      	uxth	r3, r3
 800cc54:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cc56:	893b      	ldrh	r3, [r7, #8]
 800cc58:	461a      	mov	r2, r3
 800cc5a:	68f9      	ldr	r1, [r7, #12]
 800cc5c:	6878      	ldr	r0, [r7, #4]
 800cc5e:	f000 fa69 	bl	800d134 <USBD_CtlSendData>
 800cc62:	e009      	b.n	800cc78 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800cc64:	6839      	ldr	r1, [r7, #0]
 800cc66:	6878      	ldr	r0, [r7, #4]
 800cc68:	f000 f9e7 	bl	800d03a <USBD_CtlError>
 800cc6c:	e004      	b.n	800cc78 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800cc6e:	6878      	ldr	r0, [r7, #4]
 800cc70:	f000 faba 	bl	800d1e8 <USBD_CtlSendStatus>
 800cc74:	e000      	b.n	800cc78 <USBD_GetDescriptor+0x320>
    return;
 800cc76:	bf00      	nop
  }
}
 800cc78:	3710      	adds	r7, #16
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}
 800cc7e:	bf00      	nop

0800cc80 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b084      	sub	sp, #16
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
 800cc88:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	889b      	ldrh	r3, [r3, #4]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d131      	bne.n	800ccf6 <USBD_SetAddress+0x76>
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	88db      	ldrh	r3, [r3, #6]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d12d      	bne.n	800ccf6 <USBD_SetAddress+0x76>
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	885b      	ldrh	r3, [r3, #2]
 800cc9e:	2b7f      	cmp	r3, #127	@ 0x7f
 800cca0:	d829      	bhi.n	800ccf6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	885b      	ldrh	r3, [r3, #2]
 800cca6:	b2db      	uxtb	r3, r3
 800cca8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ccac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccb4:	b2db      	uxtb	r3, r3
 800ccb6:	2b03      	cmp	r3, #3
 800ccb8:	d104      	bne.n	800ccc4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ccba:	6839      	ldr	r1, [r7, #0]
 800ccbc:	6878      	ldr	r0, [r7, #4]
 800ccbe:	f000 f9bc 	bl	800d03a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccc2:	e01d      	b.n	800cd00 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	7bfa      	ldrb	r2, [r7, #15]
 800ccc8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cccc:	7bfb      	ldrb	r3, [r7, #15]
 800ccce:	4619      	mov	r1, r3
 800ccd0:	6878      	ldr	r0, [r7, #4]
 800ccd2:	f000 feff 	bl	800dad4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f000 fa86 	bl	800d1e8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ccdc:	7bfb      	ldrb	r3, [r7, #15]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d004      	beq.n	800ccec <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2202      	movs	r2, #2
 800cce6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccea:	e009      	b.n	800cd00 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2201      	movs	r2, #1
 800ccf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccf4:	e004      	b.n	800cd00 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ccf6:	6839      	ldr	r1, [r7, #0]
 800ccf8:	6878      	ldr	r0, [r7, #4]
 800ccfa:	f000 f99e 	bl	800d03a <USBD_CtlError>
  }
}
 800ccfe:	bf00      	nop
 800cd00:	bf00      	nop
 800cd02:	3710      	adds	r7, #16
 800cd04:	46bd      	mov	sp, r7
 800cd06:	bd80      	pop	{r7, pc}

0800cd08 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b084      	sub	sp, #16
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
 800cd10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cd12:	2300      	movs	r3, #0
 800cd14:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	885b      	ldrh	r3, [r3, #2]
 800cd1a:	b2da      	uxtb	r2, r3
 800cd1c:	4b4e      	ldr	r3, [pc, #312]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cd1e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cd20:	4b4d      	ldr	r3, [pc, #308]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cd22:	781b      	ldrb	r3, [r3, #0]
 800cd24:	2b01      	cmp	r3, #1
 800cd26:	d905      	bls.n	800cd34 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cd28:	6839      	ldr	r1, [r7, #0]
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 f985 	bl	800d03a <USBD_CtlError>
    return USBD_FAIL;
 800cd30:	2303      	movs	r3, #3
 800cd32:	e08c      	b.n	800ce4e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd3a:	b2db      	uxtb	r3, r3
 800cd3c:	2b02      	cmp	r3, #2
 800cd3e:	d002      	beq.n	800cd46 <USBD_SetConfig+0x3e>
 800cd40:	2b03      	cmp	r3, #3
 800cd42:	d029      	beq.n	800cd98 <USBD_SetConfig+0x90>
 800cd44:	e075      	b.n	800ce32 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800cd46:	4b44      	ldr	r3, [pc, #272]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cd48:	781b      	ldrb	r3, [r3, #0]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d020      	beq.n	800cd90 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800cd4e:	4b42      	ldr	r3, [pc, #264]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cd50:	781b      	ldrb	r3, [r3, #0]
 800cd52:	461a      	mov	r2, r3
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cd58:	4b3f      	ldr	r3, [pc, #252]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cd5a:	781b      	ldrb	r3, [r3, #0]
 800cd5c:	4619      	mov	r1, r3
 800cd5e:	6878      	ldr	r0, [r7, #4]
 800cd60:	f7fe ffb9 	bl	800bcd6 <USBD_SetClassConfig>
 800cd64:	4603      	mov	r3, r0
 800cd66:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cd68:	7bfb      	ldrb	r3, [r7, #15]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d008      	beq.n	800cd80 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800cd6e:	6839      	ldr	r1, [r7, #0]
 800cd70:	6878      	ldr	r0, [r7, #4]
 800cd72:	f000 f962 	bl	800d03a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2202      	movs	r2, #2
 800cd7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cd7e:	e065      	b.n	800ce4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cd80:	6878      	ldr	r0, [r7, #4]
 800cd82:	f000 fa31 	bl	800d1e8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	2203      	movs	r2, #3
 800cd8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cd8e:	e05d      	b.n	800ce4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f000 fa29 	bl	800d1e8 <USBD_CtlSendStatus>
      break;
 800cd96:	e059      	b.n	800ce4c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cd98:	4b2f      	ldr	r3, [pc, #188]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cd9a:	781b      	ldrb	r3, [r3, #0]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d112      	bne.n	800cdc6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	2202      	movs	r2, #2
 800cda4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800cda8:	4b2b      	ldr	r3, [pc, #172]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cdaa:	781b      	ldrb	r3, [r3, #0]
 800cdac:	461a      	mov	r2, r3
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cdb2:	4b29      	ldr	r3, [pc, #164]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cdb4:	781b      	ldrb	r3, [r3, #0]
 800cdb6:	4619      	mov	r1, r3
 800cdb8:	6878      	ldr	r0, [r7, #4]
 800cdba:	f7fe ffa8 	bl	800bd0e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	f000 fa12 	bl	800d1e8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cdc4:	e042      	b.n	800ce4c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800cdc6:	4b24      	ldr	r3, [pc, #144]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cdc8:	781b      	ldrb	r3, [r3, #0]
 800cdca:	461a      	mov	r2, r3
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	685b      	ldr	r3, [r3, #4]
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d02a      	beq.n	800ce2a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	685b      	ldr	r3, [r3, #4]
 800cdd8:	b2db      	uxtb	r3, r3
 800cdda:	4619      	mov	r1, r3
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f7fe ff96 	bl	800bd0e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cde2:	4b1d      	ldr	r3, [pc, #116]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	461a      	mov	r2, r3
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cdec:	4b1a      	ldr	r3, [pc, #104]	@ (800ce58 <USBD_SetConfig+0x150>)
 800cdee:	781b      	ldrb	r3, [r3, #0]
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f7fe ff6f 	bl	800bcd6 <USBD_SetClassConfig>
 800cdf8:	4603      	mov	r3, r0
 800cdfa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cdfc:	7bfb      	ldrb	r3, [r7, #15]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d00f      	beq.n	800ce22 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ce02:	6839      	ldr	r1, [r7, #0]
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	f000 f918 	bl	800d03a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	685b      	ldr	r3, [r3, #4]
 800ce0e:	b2db      	uxtb	r3, r3
 800ce10:	4619      	mov	r1, r3
 800ce12:	6878      	ldr	r0, [r7, #4]
 800ce14:	f7fe ff7b 	bl	800bd0e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2202      	movs	r2, #2
 800ce1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ce20:	e014      	b.n	800ce4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f000 f9e0 	bl	800d1e8 <USBD_CtlSendStatus>
      break;
 800ce28:	e010      	b.n	800ce4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f000 f9dc 	bl	800d1e8 <USBD_CtlSendStatus>
      break;
 800ce30:	e00c      	b.n	800ce4c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ce32:	6839      	ldr	r1, [r7, #0]
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f000 f900 	bl	800d03a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ce3a:	4b07      	ldr	r3, [pc, #28]	@ (800ce58 <USBD_SetConfig+0x150>)
 800ce3c:	781b      	ldrb	r3, [r3, #0]
 800ce3e:	4619      	mov	r1, r3
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f7fe ff64 	bl	800bd0e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ce46:	2303      	movs	r3, #3
 800ce48:	73fb      	strb	r3, [r7, #15]
      break;
 800ce4a:	bf00      	nop
  }

  return ret;
 800ce4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce4e:	4618      	mov	r0, r3
 800ce50:	3710      	adds	r7, #16
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}
 800ce56:	bf00      	nop
 800ce58:	240002dc 	.word	0x240002dc

0800ce5c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b082      	sub	sp, #8
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
 800ce64:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	88db      	ldrh	r3, [r3, #6]
 800ce6a:	2b01      	cmp	r3, #1
 800ce6c:	d004      	beq.n	800ce78 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ce6e:	6839      	ldr	r1, [r7, #0]
 800ce70:	6878      	ldr	r0, [r7, #4]
 800ce72:	f000 f8e2 	bl	800d03a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ce76:	e023      	b.n	800cec0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce7e:	b2db      	uxtb	r3, r3
 800ce80:	2b02      	cmp	r3, #2
 800ce82:	dc02      	bgt.n	800ce8a <USBD_GetConfig+0x2e>
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	dc03      	bgt.n	800ce90 <USBD_GetConfig+0x34>
 800ce88:	e015      	b.n	800ceb6 <USBD_GetConfig+0x5a>
 800ce8a:	2b03      	cmp	r3, #3
 800ce8c:	d00b      	beq.n	800cea6 <USBD_GetConfig+0x4a>
 800ce8e:	e012      	b.n	800ceb6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2200      	movs	r2, #0
 800ce94:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	3308      	adds	r3, #8
 800ce9a:	2201      	movs	r2, #1
 800ce9c:	4619      	mov	r1, r3
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f000 f948 	bl	800d134 <USBD_CtlSendData>
        break;
 800cea4:	e00c      	b.n	800cec0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	3304      	adds	r3, #4
 800ceaa:	2201      	movs	r2, #1
 800ceac:	4619      	mov	r1, r3
 800ceae:	6878      	ldr	r0, [r7, #4]
 800ceb0:	f000 f940 	bl	800d134 <USBD_CtlSendData>
        break;
 800ceb4:	e004      	b.n	800cec0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ceb6:	6839      	ldr	r1, [r7, #0]
 800ceb8:	6878      	ldr	r0, [r7, #4]
 800ceba:	f000 f8be 	bl	800d03a <USBD_CtlError>
        break;
 800cebe:	bf00      	nop
}
 800cec0:	bf00      	nop
 800cec2:	3708      	adds	r7, #8
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bd80      	pop	{r7, pc}

0800cec8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b082      	sub	sp, #8
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
 800ced0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ced8:	b2db      	uxtb	r3, r3
 800ceda:	3b01      	subs	r3, #1
 800cedc:	2b02      	cmp	r3, #2
 800cede:	d81e      	bhi.n	800cf1e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	88db      	ldrh	r3, [r3, #6]
 800cee4:	2b02      	cmp	r3, #2
 800cee6:	d004      	beq.n	800cef2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cee8:	6839      	ldr	r1, [r7, #0]
 800ceea:	6878      	ldr	r0, [r7, #4]
 800ceec:	f000 f8a5 	bl	800d03a <USBD_CtlError>
        break;
 800cef0:	e01a      	b.n	800cf28 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	2201      	movs	r2, #1
 800cef6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d005      	beq.n	800cf0e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	68db      	ldr	r3, [r3, #12]
 800cf06:	f043 0202 	orr.w	r2, r3, #2
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	330c      	adds	r3, #12
 800cf12:	2202      	movs	r2, #2
 800cf14:	4619      	mov	r1, r3
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f000 f90c 	bl	800d134 <USBD_CtlSendData>
      break;
 800cf1c:	e004      	b.n	800cf28 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cf1e:	6839      	ldr	r1, [r7, #0]
 800cf20:	6878      	ldr	r0, [r7, #4]
 800cf22:	f000 f88a 	bl	800d03a <USBD_CtlError>
      break;
 800cf26:	bf00      	nop
  }
}
 800cf28:	bf00      	nop
 800cf2a:	3708      	adds	r7, #8
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}

0800cf30 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b082      	sub	sp, #8
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
 800cf38:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	885b      	ldrh	r3, [r3, #2]
 800cf3e:	2b01      	cmp	r3, #1
 800cf40:	d107      	bne.n	800cf52 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	2201      	movs	r2, #1
 800cf46:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f000 f94c 	bl	800d1e8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cf50:	e013      	b.n	800cf7a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	885b      	ldrh	r3, [r3, #2]
 800cf56:	2b02      	cmp	r3, #2
 800cf58:	d10b      	bne.n	800cf72 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	889b      	ldrh	r3, [r3, #4]
 800cf5e:	0a1b      	lsrs	r3, r3, #8
 800cf60:	b29b      	uxth	r3, r3
 800cf62:	b2da      	uxtb	r2, r3
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800cf6a:	6878      	ldr	r0, [r7, #4]
 800cf6c:	f000 f93c 	bl	800d1e8 <USBD_CtlSendStatus>
}
 800cf70:	e003      	b.n	800cf7a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800cf72:	6839      	ldr	r1, [r7, #0]
 800cf74:	6878      	ldr	r0, [r7, #4]
 800cf76:	f000 f860 	bl	800d03a <USBD_CtlError>
}
 800cf7a:	bf00      	nop
 800cf7c:	3708      	adds	r7, #8
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}

0800cf82 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf82:	b580      	push	{r7, lr}
 800cf84:	b082      	sub	sp, #8
 800cf86:	af00      	add	r7, sp, #0
 800cf88:	6078      	str	r0, [r7, #4]
 800cf8a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf92:	b2db      	uxtb	r3, r3
 800cf94:	3b01      	subs	r3, #1
 800cf96:	2b02      	cmp	r3, #2
 800cf98:	d80b      	bhi.n	800cfb2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cf9a:	683b      	ldr	r3, [r7, #0]
 800cf9c:	885b      	ldrh	r3, [r3, #2]
 800cf9e:	2b01      	cmp	r3, #1
 800cfa0:	d10c      	bne.n	800cfbc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cfaa:	6878      	ldr	r0, [r7, #4]
 800cfac:	f000 f91c 	bl	800d1e8 <USBD_CtlSendStatus>
      }
      break;
 800cfb0:	e004      	b.n	800cfbc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cfb2:	6839      	ldr	r1, [r7, #0]
 800cfb4:	6878      	ldr	r0, [r7, #4]
 800cfb6:	f000 f840 	bl	800d03a <USBD_CtlError>
      break;
 800cfba:	e000      	b.n	800cfbe <USBD_ClrFeature+0x3c>
      break;
 800cfbc:	bf00      	nop
  }
}
 800cfbe:	bf00      	nop
 800cfc0:	3708      	adds	r7, #8
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bd80      	pop	{r7, pc}

0800cfc6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cfc6:	b580      	push	{r7, lr}
 800cfc8:	b084      	sub	sp, #16
 800cfca:	af00      	add	r7, sp, #0
 800cfcc:	6078      	str	r0, [r7, #4]
 800cfce:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	781a      	ldrb	r2, [r3, #0]
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	3301      	adds	r3, #1
 800cfe0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	781a      	ldrb	r2, [r3, #0]
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	3301      	adds	r3, #1
 800cfee:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cff0:	68f8      	ldr	r0, [r7, #12]
 800cff2:	f7ff fa16 	bl	800c422 <SWAPBYTE>
 800cff6:	4603      	mov	r3, r0
 800cff8:	461a      	mov	r2, r3
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	3301      	adds	r3, #1
 800d002:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	3301      	adds	r3, #1
 800d008:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d00a:	68f8      	ldr	r0, [r7, #12]
 800d00c:	f7ff fa09 	bl	800c422 <SWAPBYTE>
 800d010:	4603      	mov	r3, r0
 800d012:	461a      	mov	r2, r3
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	3301      	adds	r3, #1
 800d01c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	3301      	adds	r3, #1
 800d022:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d024:	68f8      	ldr	r0, [r7, #12]
 800d026:	f7ff f9fc 	bl	800c422 <SWAPBYTE>
 800d02a:	4603      	mov	r3, r0
 800d02c:	461a      	mov	r2, r3
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	80da      	strh	r2, [r3, #6]
}
 800d032:	bf00      	nop
 800d034:	3710      	adds	r7, #16
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}

0800d03a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d03a:	b580      	push	{r7, lr}
 800d03c:	b082      	sub	sp, #8
 800d03e:	af00      	add	r7, sp, #0
 800d040:	6078      	str	r0, [r7, #4]
 800d042:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d044:	2180      	movs	r1, #128	@ 0x80
 800d046:	6878      	ldr	r0, [r7, #4]
 800d048:	f000 fcda 	bl	800da00 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d04c:	2100      	movs	r1, #0
 800d04e:	6878      	ldr	r0, [r7, #4]
 800d050:	f000 fcd6 	bl	800da00 <USBD_LL_StallEP>
}
 800d054:	bf00      	nop
 800d056:	3708      	adds	r7, #8
 800d058:	46bd      	mov	sp, r7
 800d05a:	bd80      	pop	{r7, pc}

0800d05c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b086      	sub	sp, #24
 800d060:	af00      	add	r7, sp, #0
 800d062:	60f8      	str	r0, [r7, #12]
 800d064:	60b9      	str	r1, [r7, #8]
 800d066:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d068:	2300      	movs	r3, #0
 800d06a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d042      	beq.n	800d0f8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d076:	6938      	ldr	r0, [r7, #16]
 800d078:	f000 f842 	bl	800d100 <USBD_GetLen>
 800d07c:	4603      	mov	r3, r0
 800d07e:	3301      	adds	r3, #1
 800d080:	005b      	lsls	r3, r3, #1
 800d082:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d086:	d808      	bhi.n	800d09a <USBD_GetString+0x3e>
 800d088:	6938      	ldr	r0, [r7, #16]
 800d08a:	f000 f839 	bl	800d100 <USBD_GetLen>
 800d08e:	4603      	mov	r3, r0
 800d090:	3301      	adds	r3, #1
 800d092:	b29b      	uxth	r3, r3
 800d094:	005b      	lsls	r3, r3, #1
 800d096:	b29a      	uxth	r2, r3
 800d098:	e001      	b.n	800d09e <USBD_GetString+0x42>
 800d09a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d0a2:	7dfb      	ldrb	r3, [r7, #23]
 800d0a4:	68ba      	ldr	r2, [r7, #8]
 800d0a6:	4413      	add	r3, r2
 800d0a8:	687a      	ldr	r2, [r7, #4]
 800d0aa:	7812      	ldrb	r2, [r2, #0]
 800d0ac:	701a      	strb	r2, [r3, #0]
  idx++;
 800d0ae:	7dfb      	ldrb	r3, [r7, #23]
 800d0b0:	3301      	adds	r3, #1
 800d0b2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d0b4:	7dfb      	ldrb	r3, [r7, #23]
 800d0b6:	68ba      	ldr	r2, [r7, #8]
 800d0b8:	4413      	add	r3, r2
 800d0ba:	2203      	movs	r2, #3
 800d0bc:	701a      	strb	r2, [r3, #0]
  idx++;
 800d0be:	7dfb      	ldrb	r3, [r7, #23]
 800d0c0:	3301      	adds	r3, #1
 800d0c2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d0c4:	e013      	b.n	800d0ee <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d0c6:	7dfb      	ldrb	r3, [r7, #23]
 800d0c8:	68ba      	ldr	r2, [r7, #8]
 800d0ca:	4413      	add	r3, r2
 800d0cc:	693a      	ldr	r2, [r7, #16]
 800d0ce:	7812      	ldrb	r2, [r2, #0]
 800d0d0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d0d2:	693b      	ldr	r3, [r7, #16]
 800d0d4:	3301      	adds	r3, #1
 800d0d6:	613b      	str	r3, [r7, #16]
    idx++;
 800d0d8:	7dfb      	ldrb	r3, [r7, #23]
 800d0da:	3301      	adds	r3, #1
 800d0dc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d0de:	7dfb      	ldrb	r3, [r7, #23]
 800d0e0:	68ba      	ldr	r2, [r7, #8]
 800d0e2:	4413      	add	r3, r2
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	701a      	strb	r2, [r3, #0]
    idx++;
 800d0e8:	7dfb      	ldrb	r3, [r7, #23]
 800d0ea:	3301      	adds	r3, #1
 800d0ec:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d0ee:	693b      	ldr	r3, [r7, #16]
 800d0f0:	781b      	ldrb	r3, [r3, #0]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d1e7      	bne.n	800d0c6 <USBD_GetString+0x6a>
 800d0f6:	e000      	b.n	800d0fa <USBD_GetString+0x9e>
    return;
 800d0f8:	bf00      	nop
  }
}
 800d0fa:	3718      	adds	r7, #24
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	bd80      	pop	{r7, pc}

0800d100 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d100:	b480      	push	{r7}
 800d102:	b085      	sub	sp, #20
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d108:	2300      	movs	r3, #0
 800d10a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d110:	e005      	b.n	800d11e <USBD_GetLen+0x1e>
  {
    len++;
 800d112:	7bfb      	ldrb	r3, [r7, #15]
 800d114:	3301      	adds	r3, #1
 800d116:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	3301      	adds	r3, #1
 800d11c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	781b      	ldrb	r3, [r3, #0]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d1f5      	bne.n	800d112 <USBD_GetLen+0x12>
  }

  return len;
 800d126:	7bfb      	ldrb	r3, [r7, #15]
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3714      	adds	r7, #20
 800d12c:	46bd      	mov	sp, r7
 800d12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d132:	4770      	bx	lr

0800d134 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b084      	sub	sp, #16
 800d138:	af00      	add	r7, sp, #0
 800d13a:	60f8      	str	r0, [r7, #12]
 800d13c:	60b9      	str	r1, [r7, #8]
 800d13e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	2202      	movs	r2, #2
 800d144:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	687a      	ldr	r2, [r7, #4]
 800d14c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	687a      	ldr	r2, [r7, #4]
 800d152:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	68ba      	ldr	r2, [r7, #8]
 800d158:	2100      	movs	r1, #0
 800d15a:	68f8      	ldr	r0, [r7, #12]
 800d15c:	f000 fcd9 	bl	800db12 <USBD_LL_Transmit>

  return USBD_OK;
 800d160:	2300      	movs	r3, #0
}
 800d162:	4618      	mov	r0, r3
 800d164:	3710      	adds	r7, #16
 800d166:	46bd      	mov	sp, r7
 800d168:	bd80      	pop	{r7, pc}

0800d16a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d16a:	b580      	push	{r7, lr}
 800d16c:	b084      	sub	sp, #16
 800d16e:	af00      	add	r7, sp, #0
 800d170:	60f8      	str	r0, [r7, #12]
 800d172:	60b9      	str	r1, [r7, #8]
 800d174:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	68ba      	ldr	r2, [r7, #8]
 800d17a:	2100      	movs	r1, #0
 800d17c:	68f8      	ldr	r0, [r7, #12]
 800d17e:	f000 fcc8 	bl	800db12 <USBD_LL_Transmit>

  return USBD_OK;
 800d182:	2300      	movs	r3, #0
}
 800d184:	4618      	mov	r0, r3
 800d186:	3710      	adds	r7, #16
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}

0800d18c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b084      	sub	sp, #16
 800d190:	af00      	add	r7, sp, #0
 800d192:	60f8      	str	r0, [r7, #12]
 800d194:	60b9      	str	r1, [r7, #8]
 800d196:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	2203      	movs	r2, #3
 800d19c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	687a      	ldr	r2, [r7, #4]
 800d1a4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	687a      	ldr	r2, [r7, #4]
 800d1ac:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	68ba      	ldr	r2, [r7, #8]
 800d1b4:	2100      	movs	r1, #0
 800d1b6:	68f8      	ldr	r0, [r7, #12]
 800d1b8:	f000 fccc 	bl	800db54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d1bc:	2300      	movs	r3, #0
}
 800d1be:	4618      	mov	r0, r3
 800d1c0:	3710      	adds	r7, #16
 800d1c2:	46bd      	mov	sp, r7
 800d1c4:	bd80      	pop	{r7, pc}

0800d1c6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d1c6:	b580      	push	{r7, lr}
 800d1c8:	b084      	sub	sp, #16
 800d1ca:	af00      	add	r7, sp, #0
 800d1cc:	60f8      	str	r0, [r7, #12]
 800d1ce:	60b9      	str	r1, [r7, #8]
 800d1d0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	68ba      	ldr	r2, [r7, #8]
 800d1d6:	2100      	movs	r1, #0
 800d1d8:	68f8      	ldr	r0, [r7, #12]
 800d1da:	f000 fcbb 	bl	800db54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d1de:	2300      	movs	r3, #0
}
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	3710      	adds	r7, #16
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	bd80      	pop	{r7, pc}

0800d1e8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b082      	sub	sp, #8
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2204      	movs	r2, #4
 800d1f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	2100      	movs	r1, #0
 800d1fe:	6878      	ldr	r0, [r7, #4]
 800d200:	f000 fc87 	bl	800db12 <USBD_LL_Transmit>

  return USBD_OK;
 800d204:	2300      	movs	r3, #0
}
 800d206:	4618      	mov	r0, r3
 800d208:	3708      	adds	r7, #8
 800d20a:	46bd      	mov	sp, r7
 800d20c:	bd80      	pop	{r7, pc}

0800d20e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d20e:	b580      	push	{r7, lr}
 800d210:	b082      	sub	sp, #8
 800d212:	af00      	add	r7, sp, #0
 800d214:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	2205      	movs	r2, #5
 800d21a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d21e:	2300      	movs	r3, #0
 800d220:	2200      	movs	r2, #0
 800d222:	2100      	movs	r1, #0
 800d224:	6878      	ldr	r0, [r7, #4]
 800d226:	f000 fc95 	bl	800db54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d22a:	2300      	movs	r3, #0
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3708      	adds	r7, #8
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}

0800d234 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800d238:	2201      	movs	r2, #1
 800d23a:	4913      	ldr	r1, [pc, #76]	@ (800d288 <MX_USB_DEVICE_Init+0x54>)
 800d23c:	4813      	ldr	r0, [pc, #76]	@ (800d28c <MX_USB_DEVICE_Init+0x58>)
 800d23e:	f7fe fccd 	bl	800bbdc <USBD_Init>
 800d242:	4603      	mov	r3, r0
 800d244:	2b00      	cmp	r3, #0
 800d246:	d001      	beq.n	800d24c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d248:	f7f3 fb46 	bl	80008d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CUSTOM_HID) != USBD_OK)
 800d24c:	4910      	ldr	r1, [pc, #64]	@ (800d290 <MX_USB_DEVICE_Init+0x5c>)
 800d24e:	480f      	ldr	r0, [pc, #60]	@ (800d28c <MX_USB_DEVICE_Init+0x58>)
 800d250:	f7fe fcf4 	bl	800bc3c <USBD_RegisterClass>
 800d254:	4603      	mov	r3, r0
 800d256:	2b00      	cmp	r3, #0
 800d258:	d001      	beq.n	800d25e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d25a:	f7f3 fb3d 	bl	80008d8 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceHS, &USBD_CustomHID_fops_HS) != USBD_OK)
 800d25e:	490d      	ldr	r1, [pc, #52]	@ (800d294 <MX_USB_DEVICE_Init+0x60>)
 800d260:	480a      	ldr	r0, [pc, #40]	@ (800d28c <MX_USB_DEVICE_Init+0x58>)
 800d262:	f7fe fca1 	bl	800bba8 <USBD_CUSTOM_HID_RegisterInterface>
 800d266:	4603      	mov	r3, r0
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d001      	beq.n	800d270 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d26c:	f7f3 fb34 	bl	80008d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800d270:	4806      	ldr	r0, [pc, #24]	@ (800d28c <MX_USB_DEVICE_Init+0x58>)
 800d272:	f7fe fd19 	bl	800bca8 <USBD_Start>
 800d276:	4603      	mov	r3, r0
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d001      	beq.n	800d280 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d27c:	f7f3 fb2c 	bl	80008d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800d280:	f7f8 f9c0 	bl	8005604 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d284:	bf00      	nop
 800d286:	bd80      	pop	{r7, pc}
 800d288:	240000bc 	.word	0x240000bc
 800d28c:	240002e0 	.word	0x240002e0
 800d290:	2400002c 	.word	0x2400002c
 800d294:	240000ac 	.word	0x240000ac

0800d298 <CUSTOM_HID_Init_HS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_HS(void)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  USBD_LL_PrepareReceive(&hUsbDeviceHS, CUSTOM_HID_EPOUT_ADDR,
                         (uint8_t*)(((USBD_CUSTOM_HID_HandleTypeDef *)(hUsbDeviceHS.pClassData))->Report_buf),
 800d29c:	4b05      	ldr	r3, [pc, #20]	@ (800d2b4 <CUSTOM_HID_Init_HS+0x1c>)
 800d29e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d2a2:	461a      	mov	r2, r3
  USBD_LL_PrepareReceive(&hUsbDeviceHS, CUSTOM_HID_EPOUT_ADDR,
 800d2a4:	2302      	movs	r3, #2
 800d2a6:	2101      	movs	r1, #1
 800d2a8:	4802      	ldr	r0, [pc, #8]	@ (800d2b4 <CUSTOM_HID_Init_HS+0x1c>)
 800d2aa:	f000 fc53 	bl	800db54 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  return (USBD_OK);
 800d2ae:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	bd80      	pop	{r7, pc}
 800d2b4:	240002e0 	.word	0x240002e0

0800d2b8 <CUSTOM_HID_DeInit_HS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_HS(void)
{
 800d2b8:	b480      	push	{r7}
 800d2ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800d2bc:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800d2be:	4618      	mov	r0, r3
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr

0800d2c8 <CUSTOM_HID_OutEvent_HS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_HS(uint8_t event_idx, uint8_t state)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b082      	sub	sp, #8
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	4603      	mov	r3, r0
 800d2d0:	460a      	mov	r2, r1
 800d2d2:	71fb      	strb	r3, [r7, #7]
 800d2d4:	4613      	mov	r3, r2
 800d2d6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 10 */
  UNUSED(event_idx);
  UNUSED(state);

    /* Start next USB packet transfer once data processing is completed */
  if (USBD_CUSTOM_HID_ReceivePacket(&hUsbDeviceHS) != (uint8_t)USBD_OK)
 800d2d8:	4806      	ldr	r0, [pc, #24]	@ (800d2f4 <CUSTOM_HID_OutEvent_HS+0x2c>)
 800d2da:	f7fe fc03 	bl	800bae4 <USBD_CUSTOM_HID_ReceivePacket>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d002      	beq.n	800d2ea <CUSTOM_HID_OutEvent_HS+0x22>
  {
    return -1;
 800d2e4:	f04f 33ff 	mov.w	r3, #4294967295
 800d2e8:	e000      	b.n	800d2ec <CUSTOM_HID_OutEvent_HS+0x24>
  }

  return (USBD_OK);
 800d2ea:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	3708      	adds	r7, #8
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	bd80      	pop	{r7, pc}
 800d2f4:	240002e0 	.word	0x240002e0

0800d2f8 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b083      	sub	sp, #12
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	4603      	mov	r3, r0
 800d300:	6039      	str	r1, [r7, #0]
 800d302:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	2212      	movs	r2, #18
 800d308:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800d30a:	4b03      	ldr	r3, [pc, #12]	@ (800d318 <USBD_HS_DeviceDescriptor+0x20>)
}
 800d30c:	4618      	mov	r0, r3
 800d30e:	370c      	adds	r7, #12
 800d310:	46bd      	mov	sp, r7
 800d312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d316:	4770      	bx	lr
 800d318:	240000dc 	.word	0x240000dc

0800d31c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d31c:	b480      	push	{r7}
 800d31e:	b083      	sub	sp, #12
 800d320:	af00      	add	r7, sp, #0
 800d322:	4603      	mov	r3, r0
 800d324:	6039      	str	r1, [r7, #0]
 800d326:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	2204      	movs	r2, #4
 800d32c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d32e:	4b03      	ldr	r3, [pc, #12]	@ (800d33c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800d330:	4618      	mov	r0, r3
 800d332:	370c      	adds	r7, #12
 800d334:	46bd      	mov	sp, r7
 800d336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33a:	4770      	bx	lr
 800d33c:	240000f0 	.word	0x240000f0

0800d340 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b082      	sub	sp, #8
 800d344:	af00      	add	r7, sp, #0
 800d346:	4603      	mov	r3, r0
 800d348:	6039      	str	r1, [r7, #0]
 800d34a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d34c:	79fb      	ldrb	r3, [r7, #7]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d105      	bne.n	800d35e <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800d352:	683a      	ldr	r2, [r7, #0]
 800d354:	4907      	ldr	r1, [pc, #28]	@ (800d374 <USBD_HS_ProductStrDescriptor+0x34>)
 800d356:	4808      	ldr	r0, [pc, #32]	@ (800d378 <USBD_HS_ProductStrDescriptor+0x38>)
 800d358:	f7ff fe80 	bl	800d05c <USBD_GetString>
 800d35c:	e004      	b.n	800d368 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800d35e:	683a      	ldr	r2, [r7, #0]
 800d360:	4904      	ldr	r1, [pc, #16]	@ (800d374 <USBD_HS_ProductStrDescriptor+0x34>)
 800d362:	4805      	ldr	r0, [pc, #20]	@ (800d378 <USBD_HS_ProductStrDescriptor+0x38>)
 800d364:	f7ff fe7a 	bl	800d05c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d368:	4b02      	ldr	r3, [pc, #8]	@ (800d374 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3708      	adds	r7, #8
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}
 800d372:	bf00      	nop
 800d374:	240005bc 	.word	0x240005bc
 800d378:	0800dcb4 	.word	0x0800dcb4

0800d37c <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b082      	sub	sp, #8
 800d380:	af00      	add	r7, sp, #0
 800d382:	4603      	mov	r3, r0
 800d384:	6039      	str	r1, [r7, #0]
 800d386:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d388:	683a      	ldr	r2, [r7, #0]
 800d38a:	4904      	ldr	r1, [pc, #16]	@ (800d39c <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800d38c:	4804      	ldr	r0, [pc, #16]	@ (800d3a0 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800d38e:	f7ff fe65 	bl	800d05c <USBD_GetString>
  return USBD_StrDesc;
 800d392:	4b02      	ldr	r3, [pc, #8]	@ (800d39c <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800d394:	4618      	mov	r0, r3
 800d396:	3708      	adds	r7, #8
 800d398:	46bd      	mov	sp, r7
 800d39a:	bd80      	pop	{r7, pc}
 800d39c:	240005bc 	.word	0x240005bc
 800d3a0:	0800dcd4 	.word	0x0800dcd4

0800d3a4 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b082      	sub	sp, #8
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	6039      	str	r1, [r7, #0]
 800d3ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	221a      	movs	r2, #26
 800d3b4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d3b6:	f000 f843 	bl	800d440 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d3ba:	4b02      	ldr	r3, [pc, #8]	@ (800d3c4 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3708      	adds	r7, #8
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}
 800d3c4:	240000f4 	.word	0x240000f4

0800d3c8 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b082      	sub	sp, #8
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	6039      	str	r1, [r7, #0]
 800d3d2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d3d4:	79fb      	ldrb	r3, [r7, #7]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d105      	bne.n	800d3e6 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800d3da:	683a      	ldr	r2, [r7, #0]
 800d3dc:	4907      	ldr	r1, [pc, #28]	@ (800d3fc <USBD_HS_ConfigStrDescriptor+0x34>)
 800d3de:	4808      	ldr	r0, [pc, #32]	@ (800d400 <USBD_HS_ConfigStrDescriptor+0x38>)
 800d3e0:	f7ff fe3c 	bl	800d05c <USBD_GetString>
 800d3e4:	e004      	b.n	800d3f0 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800d3e6:	683a      	ldr	r2, [r7, #0]
 800d3e8:	4904      	ldr	r1, [pc, #16]	@ (800d3fc <USBD_HS_ConfigStrDescriptor+0x34>)
 800d3ea:	4805      	ldr	r0, [pc, #20]	@ (800d400 <USBD_HS_ConfigStrDescriptor+0x38>)
 800d3ec:	f7ff fe36 	bl	800d05c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d3f0:	4b02      	ldr	r3, [pc, #8]	@ (800d3fc <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	3708      	adds	r7, #8
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	bd80      	pop	{r7, pc}
 800d3fa:	bf00      	nop
 800d3fc:	240005bc 	.word	0x240005bc
 800d400:	0800dce8 	.word	0x0800dce8

0800d404 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b082      	sub	sp, #8
 800d408:	af00      	add	r7, sp, #0
 800d40a:	4603      	mov	r3, r0
 800d40c:	6039      	str	r1, [r7, #0]
 800d40e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d410:	79fb      	ldrb	r3, [r7, #7]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d105      	bne.n	800d422 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800d416:	683a      	ldr	r2, [r7, #0]
 800d418:	4907      	ldr	r1, [pc, #28]	@ (800d438 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800d41a:	4808      	ldr	r0, [pc, #32]	@ (800d43c <USBD_HS_InterfaceStrDescriptor+0x38>)
 800d41c:	f7ff fe1e 	bl	800d05c <USBD_GetString>
 800d420:	e004      	b.n	800d42c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800d422:	683a      	ldr	r2, [r7, #0]
 800d424:	4904      	ldr	r1, [pc, #16]	@ (800d438 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800d426:	4805      	ldr	r0, [pc, #20]	@ (800d43c <USBD_HS_InterfaceStrDescriptor+0x38>)
 800d428:	f7ff fe18 	bl	800d05c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d42c:	4b02      	ldr	r3, [pc, #8]	@ (800d438 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800d42e:	4618      	mov	r0, r3
 800d430:	3708      	adds	r7, #8
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}
 800d436:	bf00      	nop
 800d438:	240005bc 	.word	0x240005bc
 800d43c:	0800dcfc 	.word	0x0800dcfc

0800d440 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b084      	sub	sp, #16
 800d444:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d446:	4b0f      	ldr	r3, [pc, #60]	@ (800d484 <Get_SerialNum+0x44>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d44c:	4b0e      	ldr	r3, [pc, #56]	@ (800d488 <Get_SerialNum+0x48>)
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d452:	4b0e      	ldr	r3, [pc, #56]	@ (800d48c <Get_SerialNum+0x4c>)
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d458:	68fa      	ldr	r2, [r7, #12]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	4413      	add	r3, r2
 800d45e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d009      	beq.n	800d47a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d466:	2208      	movs	r2, #8
 800d468:	4909      	ldr	r1, [pc, #36]	@ (800d490 <Get_SerialNum+0x50>)
 800d46a:	68f8      	ldr	r0, [r7, #12]
 800d46c:	f000 f814 	bl	800d498 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d470:	2204      	movs	r2, #4
 800d472:	4908      	ldr	r1, [pc, #32]	@ (800d494 <Get_SerialNum+0x54>)
 800d474:	68b8      	ldr	r0, [r7, #8]
 800d476:	f000 f80f 	bl	800d498 <IntToUnicode>
  }
}
 800d47a:	bf00      	nop
 800d47c:	3710      	adds	r7, #16
 800d47e:	46bd      	mov	sp, r7
 800d480:	bd80      	pop	{r7, pc}
 800d482:	bf00      	nop
 800d484:	1ff1e800 	.word	0x1ff1e800
 800d488:	1ff1e804 	.word	0x1ff1e804
 800d48c:	1ff1e808 	.word	0x1ff1e808
 800d490:	240000f6 	.word	0x240000f6
 800d494:	24000106 	.word	0x24000106

0800d498 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d498:	b480      	push	{r7}
 800d49a:	b087      	sub	sp, #28
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	60f8      	str	r0, [r7, #12]
 800d4a0:	60b9      	str	r1, [r7, #8]
 800d4a2:	4613      	mov	r3, r2
 800d4a4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	75fb      	strb	r3, [r7, #23]
 800d4ae:	e027      	b.n	800d500 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	0f1b      	lsrs	r3, r3, #28
 800d4b4:	2b09      	cmp	r3, #9
 800d4b6:	d80b      	bhi.n	800d4d0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	0f1b      	lsrs	r3, r3, #28
 800d4bc:	b2da      	uxtb	r2, r3
 800d4be:	7dfb      	ldrb	r3, [r7, #23]
 800d4c0:	005b      	lsls	r3, r3, #1
 800d4c2:	4619      	mov	r1, r3
 800d4c4:	68bb      	ldr	r3, [r7, #8]
 800d4c6:	440b      	add	r3, r1
 800d4c8:	3230      	adds	r2, #48	@ 0x30
 800d4ca:	b2d2      	uxtb	r2, r2
 800d4cc:	701a      	strb	r2, [r3, #0]
 800d4ce:	e00a      	b.n	800d4e6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	0f1b      	lsrs	r3, r3, #28
 800d4d4:	b2da      	uxtb	r2, r3
 800d4d6:	7dfb      	ldrb	r3, [r7, #23]
 800d4d8:	005b      	lsls	r3, r3, #1
 800d4da:	4619      	mov	r1, r3
 800d4dc:	68bb      	ldr	r3, [r7, #8]
 800d4de:	440b      	add	r3, r1
 800d4e0:	3237      	adds	r2, #55	@ 0x37
 800d4e2:	b2d2      	uxtb	r2, r2
 800d4e4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	011b      	lsls	r3, r3, #4
 800d4ea:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d4ec:	7dfb      	ldrb	r3, [r7, #23]
 800d4ee:	005b      	lsls	r3, r3, #1
 800d4f0:	3301      	adds	r3, #1
 800d4f2:	68ba      	ldr	r2, [r7, #8]
 800d4f4:	4413      	add	r3, r2
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d4fa:	7dfb      	ldrb	r3, [r7, #23]
 800d4fc:	3301      	adds	r3, #1
 800d4fe:	75fb      	strb	r3, [r7, #23]
 800d500:	7dfa      	ldrb	r2, [r7, #23]
 800d502:	79fb      	ldrb	r3, [r7, #7]
 800d504:	429a      	cmp	r2, r3
 800d506:	d3d3      	bcc.n	800d4b0 <IntToUnicode+0x18>
  }
}
 800d508:	bf00      	nop
 800d50a:	bf00      	nop
 800d50c:	371c      	adds	r7, #28
 800d50e:	46bd      	mov	sp, r7
 800d510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d514:	4770      	bx	lr
	...

0800d518 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b0bc      	sub	sp, #240	@ 0xf0
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d520:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800d524:	2200      	movs	r2, #0
 800d526:	601a      	str	r2, [r3, #0]
 800d528:	605a      	str	r2, [r3, #4]
 800d52a:	609a      	str	r2, [r3, #8]
 800d52c:	60da      	str	r2, [r3, #12]
 800d52e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d530:	f107 0320 	add.w	r3, r7, #32
 800d534:	22b8      	movs	r2, #184	@ 0xb8
 800d536:	2100      	movs	r1, #0
 800d538:	4618      	mov	r0, r3
 800d53a:	f000 fb83 	bl	800dc44 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	4a58      	ldr	r2, [pc, #352]	@ (800d6a4 <HAL_PCD_MspInit+0x18c>)
 800d544:	4293      	cmp	r3, r2
 800d546:	f040 80a9 	bne.w	800d69c <HAL_PCD_MspInit+0x184>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d54a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d54e:	f04f 0300 	mov.w	r3, #0
 800d552:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d556:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800d55a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d55e:	f107 0320 	add.w	r3, r7, #32
 800d562:	4618      	mov	r0, r3
 800d564:	f7f8 fff0 	bl	8006548 <HAL_RCCEx_PeriphCLKConfig>
 800d568:	4603      	mov	r3, r0
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d001      	beq.n	800d572 <HAL_PCD_MspInit+0x5a>
    {
      Error_Handler();
 800d56e:	f7f3 f9b3 	bl	80008d8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800d572:	f7f8 f847 	bl	8005604 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d576:	4b4c      	ldr	r3, [pc, #304]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d578:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d57c:	4a4a      	ldr	r2, [pc, #296]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d57e:	f043 0304 	orr.w	r3, r3, #4
 800d582:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800d586:	4b48      	ldr	r3, [pc, #288]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d58c:	f003 0304 	and.w	r3, r3, #4
 800d590:	61fb      	str	r3, [r7, #28]
 800d592:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d594:	4b44      	ldr	r3, [pc, #272]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d596:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d59a:	4a43      	ldr	r2, [pc, #268]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d59c:	f043 0301 	orr.w	r3, r3, #1
 800d5a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800d5a4:	4b40      	ldr	r3, [pc, #256]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d5a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d5aa:	f003 0301 	and.w	r3, r3, #1
 800d5ae:	61bb      	str	r3, [r7, #24]
 800d5b0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d5b2:	4b3d      	ldr	r3, [pc, #244]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d5b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d5b8:	4a3b      	ldr	r2, [pc, #236]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d5ba:	f043 0302 	orr.w	r3, r3, #2
 800d5be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800d5c2:	4b39      	ldr	r3, [pc, #228]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d5c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d5c8:	f003 0302 	and.w	r3, r3, #2
 800d5cc:	617b      	str	r3, [r7, #20]
 800d5ce:	697b      	ldr	r3, [r7, #20]
    PB11     ------> USB_OTG_HS_ULPI_D4
    PB12     ------> USB_OTG_HS_ULPI_D5
    PB13     ------> USB_OTG_HS_ULPI_D6
    PB5     ------> USB_OTG_HS_ULPI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800d5d0:	230d      	movs	r3, #13
 800d5d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d5d6:	2302      	movs	r3, #2
 800d5d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d5e2:	2302      	movs	r3, #2
 800d5e4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 800d5e8:	230a      	movs	r3, #10
 800d5ea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d5ee:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800d5f2:	4619      	mov	r1, r3
 800d5f4:	482d      	ldr	r0, [pc, #180]	@ (800d6ac <HAL_PCD_MspInit+0x194>)
 800d5f6:	f7f6 fb69 	bl	8003ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800d5fa:	2328      	movs	r3, #40	@ 0x28
 800d5fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d600:	2302      	movs	r3, #2
 800d602:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d606:	2300      	movs	r3, #0
 800d608:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d60c:	2302      	movs	r3, #2
 800d60e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 800d612:	230a      	movs	r3, #10
 800d614:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d618:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800d61c:	4619      	mov	r1, r3
 800d61e:	4824      	ldr	r0, [pc, #144]	@ (800d6b0 <HAL_PCD_MspInit+0x198>)
 800d620:	f7f6 fb54 	bl	8003ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 800d624:	f643 4323 	movw	r3, #15395	@ 0x3c23
 800d628:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d62c:	2302      	movs	r3, #2
 800d62e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d632:	2300      	movs	r3, #0
 800d634:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d638:	2302      	movs	r3, #2
 800d63a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 800d63e:	230a      	movs	r3, #10
 800d640:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d644:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800d648:	4619      	mov	r1, r3
 800d64a:	481a      	ldr	r0, [pc, #104]	@ (800d6b4 <HAL_PCD_MspInit+0x19c>)
 800d64c:	f7f6 fb3e 	bl	8003ccc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800d650:	4b15      	ldr	r3, [pc, #84]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d652:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d656:	4a14      	ldr	r2, [pc, #80]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d658:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800d65c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800d660:	4b11      	ldr	r3, [pc, #68]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d662:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d66a:	613b      	str	r3, [r7, #16]
 800d66c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 800d66e:	4b0e      	ldr	r3, [pc, #56]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d670:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d674:	4a0c      	ldr	r2, [pc, #48]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d676:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d67a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800d67e:	4b0a      	ldr	r3, [pc, #40]	@ (800d6a8 <HAL_PCD_MspInit+0x190>)
 800d680:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d684:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d688:	60fb      	str	r3, [r7, #12]
 800d68a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800d68c:	2200      	movs	r2, #0
 800d68e:	2100      	movs	r1, #0
 800d690:	204d      	movs	r0, #77	@ 0x4d
 800d692:	f7f3 fee4 	bl	800145e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800d696:	204d      	movs	r0, #77	@ 0x4d
 800d698:	f7f3 fefb 	bl	8001492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800d69c:	bf00      	nop
 800d69e:	37f0      	adds	r7, #240	@ 0xf0
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	bd80      	pop	{r7, pc}
 800d6a4:	40040000 	.word	0x40040000
 800d6a8:	58024400 	.word	0x58024400
 800d6ac:	58020800 	.word	0x58020800
 800d6b0:	58020000 	.word	0x58020000
 800d6b4:	58020400 	.word	0x58020400

0800d6b8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d6cc:	4619      	mov	r1, r3
 800d6ce:	4610      	mov	r0, r2
 800d6d0:	f7fe fb37 	bl	800bd42 <USBD_LL_SetupStage>
}
 800d6d4:	bf00      	nop
 800d6d6:	3708      	adds	r7, #8
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b082      	sub	sp, #8
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
 800d6e4:	460b      	mov	r3, r1
 800d6e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d6ee:	78fa      	ldrb	r2, [r7, #3]
 800d6f0:	6879      	ldr	r1, [r7, #4]
 800d6f2:	4613      	mov	r3, r2
 800d6f4:	00db      	lsls	r3, r3, #3
 800d6f6:	4413      	add	r3, r2
 800d6f8:	009b      	lsls	r3, r3, #2
 800d6fa:	440b      	add	r3, r1
 800d6fc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d700:	681a      	ldr	r2, [r3, #0]
 800d702:	78fb      	ldrb	r3, [r7, #3]
 800d704:	4619      	mov	r1, r3
 800d706:	f7fe fb71 	bl	800bdec <USBD_LL_DataOutStage>
}
 800d70a:	bf00      	nop
 800d70c:	3708      	adds	r7, #8
 800d70e:	46bd      	mov	sp, r7
 800d710:	bd80      	pop	{r7, pc}

0800d712 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d712:	b580      	push	{r7, lr}
 800d714:	b082      	sub	sp, #8
 800d716:	af00      	add	r7, sp, #0
 800d718:	6078      	str	r0, [r7, #4]
 800d71a:	460b      	mov	r3, r1
 800d71c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d724:	78fa      	ldrb	r2, [r7, #3]
 800d726:	6879      	ldr	r1, [r7, #4]
 800d728:	4613      	mov	r3, r2
 800d72a:	00db      	lsls	r3, r3, #3
 800d72c:	4413      	add	r3, r2
 800d72e:	009b      	lsls	r3, r3, #2
 800d730:	440b      	add	r3, r1
 800d732:	3320      	adds	r3, #32
 800d734:	681a      	ldr	r2, [r3, #0]
 800d736:	78fb      	ldrb	r3, [r7, #3]
 800d738:	4619      	mov	r1, r3
 800d73a:	f7fe fc0a 	bl	800bf52 <USBD_LL_DataInStage>
}
 800d73e:	bf00      	nop
 800d740:	3708      	adds	r7, #8
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}

0800d746 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d746:	b580      	push	{r7, lr}
 800d748:	b082      	sub	sp, #8
 800d74a:	af00      	add	r7, sp, #0
 800d74c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d754:	4618      	mov	r0, r3
 800d756:	f7fe fd44 	bl	800c1e2 <USBD_LL_SOF>
}
 800d75a:	bf00      	nop
 800d75c:	3708      	adds	r7, #8
 800d75e:	46bd      	mov	sp, r7
 800d760:	bd80      	pop	{r7, pc}

0800d762 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d762:	b580      	push	{r7, lr}
 800d764:	b084      	sub	sp, #16
 800d766:	af00      	add	r7, sp, #0
 800d768:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d76a:	2301      	movs	r3, #1
 800d76c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	79db      	ldrb	r3, [r3, #7]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d102      	bne.n	800d77c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d776:	2300      	movs	r3, #0
 800d778:	73fb      	strb	r3, [r7, #15]
 800d77a:	e008      	b.n	800d78e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	79db      	ldrb	r3, [r3, #7]
 800d780:	2b02      	cmp	r3, #2
 800d782:	d102      	bne.n	800d78a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d784:	2301      	movs	r3, #1
 800d786:	73fb      	strb	r3, [r7, #15]
 800d788:	e001      	b.n	800d78e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d78a:	f7f3 f8a5 	bl	80008d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d794:	7bfa      	ldrb	r2, [r7, #15]
 800d796:	4611      	mov	r1, r2
 800d798:	4618      	mov	r0, r3
 800d79a:	f7fe fcde 	bl	800c15a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	f7fe fc86 	bl	800c0b6 <USBD_LL_Reset>
}
 800d7aa:	bf00      	nop
 800d7ac:	3710      	adds	r7, #16
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	bd80      	pop	{r7, pc}
	...

0800d7b4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b082      	sub	sp, #8
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d7c2:	4618      	mov	r0, r3
 800d7c4:	f7fe fcd9 	bl	800c17a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	687a      	ldr	r2, [r7, #4]
 800d7d4:	6812      	ldr	r2, [r2, #0]
 800d7d6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d7da:	f043 0301 	orr.w	r3, r3, #1
 800d7de:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	7adb      	ldrb	r3, [r3, #11]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d005      	beq.n	800d7f4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d7e8:	4b04      	ldr	r3, [pc, #16]	@ (800d7fc <HAL_PCD_SuspendCallback+0x48>)
 800d7ea:	691b      	ldr	r3, [r3, #16]
 800d7ec:	4a03      	ldr	r2, [pc, #12]	@ (800d7fc <HAL_PCD_SuspendCallback+0x48>)
 800d7ee:	f043 0306 	orr.w	r3, r3, #6
 800d7f2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d7f4:	bf00      	nop
 800d7f6:	3708      	adds	r7, #8
 800d7f8:	46bd      	mov	sp, r7
 800d7fa:	bd80      	pop	{r7, pc}
 800d7fc:	e000ed00 	.word	0xe000ed00

0800d800 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b082      	sub	sp, #8
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d80e:	4618      	mov	r0, r3
 800d810:	f7fe fccf 	bl	800c1b2 <USBD_LL_Resume>
}
 800d814:	bf00      	nop
 800d816:	3708      	adds	r7, #8
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b082      	sub	sp, #8
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	460b      	mov	r3, r1
 800d826:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d82e:	78fa      	ldrb	r2, [r7, #3]
 800d830:	4611      	mov	r1, r2
 800d832:	4618      	mov	r0, r3
 800d834:	f7fe fd27 	bl	800c286 <USBD_LL_IsoOUTIncomplete>
}
 800d838:	bf00      	nop
 800d83a:	3708      	adds	r7, #8
 800d83c:	46bd      	mov	sp, r7
 800d83e:	bd80      	pop	{r7, pc}

0800d840 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b082      	sub	sp, #8
 800d844:	af00      	add	r7, sp, #0
 800d846:	6078      	str	r0, [r7, #4]
 800d848:	460b      	mov	r3, r1
 800d84a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d852:	78fa      	ldrb	r2, [r7, #3]
 800d854:	4611      	mov	r1, r2
 800d856:	4618      	mov	r0, r3
 800d858:	f7fe fce3 	bl	800c222 <USBD_LL_IsoINIncomplete>
}
 800d85c:	bf00      	nop
 800d85e:	3708      	adds	r7, #8
 800d860:	46bd      	mov	sp, r7
 800d862:	bd80      	pop	{r7, pc}

0800d864 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b082      	sub	sp, #8
 800d868:	af00      	add	r7, sp, #0
 800d86a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d872:	4618      	mov	r0, r3
 800d874:	f7fe fd39 	bl	800c2ea <USBD_LL_DevConnected>
}
 800d878:	bf00      	nop
 800d87a:	3708      	adds	r7, #8
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}

0800d880 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b082      	sub	sp, #8
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d88e:	4618      	mov	r0, r3
 800d890:	f7fe fd36 	bl	800c300 <USBD_LL_DevDisconnected>
}
 800d894:	bf00      	nop
 800d896:	3708      	adds	r7, #8
 800d898:	46bd      	mov	sp, r7
 800d89a:	bd80      	pop	{r7, pc}

0800d89c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b082      	sub	sp, #8
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	781b      	ldrb	r3, [r3, #0]
 800d8a8:	2b01      	cmp	r3, #1
 800d8aa:	d140      	bne.n	800d92e <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800d8ac:	4a22      	ldr	r2, [pc, #136]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	4a20      	ldr	r2, [pc, #128]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8b8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800d8bc:	4b1e      	ldr	r3, [pc, #120]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8be:	4a1f      	ldr	r2, [pc, #124]	@ (800d93c <USBD_LL_Init+0xa0>)
 800d8c0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 800d8c2:	4b1d      	ldr	r3, [pc, #116]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8c4:	2209      	movs	r2, #9
 800d8c6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 800d8c8:	4b1b      	ldr	r3, [pc, #108]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800d8ce:	4b1a      	ldr	r3, [pc, #104]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 800d8d4:	4b18      	ldr	r3, [pc, #96]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8d6:	2201      	movs	r2, #1
 800d8d8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800d8da:	4b17      	ldr	r3, [pc, #92]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8dc:	2200      	movs	r2, #0
 800d8de:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800d8e0:	4b15      	ldr	r3, [pc, #84]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800d8e6:	4b14      	ldr	r3, [pc, #80]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800d8ec:	4b12      	ldr	r3, [pc, #72]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800d8f2:	4b11      	ldr	r3, [pc, #68]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800d8f8:	4b0f      	ldr	r3, [pc, #60]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800d8fe:	480e      	ldr	r0, [pc, #56]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d900:	f7f6 fba5 	bl	800404e <HAL_PCD_Init>
 800d904:	4603      	mov	r3, r0
 800d906:	2b00      	cmp	r3, #0
 800d908:	d001      	beq.n	800d90e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800d90a:	f7f2 ffe5 	bl	80008d8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800d90e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d912:	4809      	ldr	r0, [pc, #36]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d914:	f7f7 fdfb 	bl	800550e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800d918:	2280      	movs	r2, #128	@ 0x80
 800d91a:	2100      	movs	r1, #0
 800d91c:	4806      	ldr	r0, [pc, #24]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d91e:	f7f7 fdaf 	bl	8005480 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800d922:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800d926:	2101      	movs	r1, #1
 800d928:	4803      	ldr	r0, [pc, #12]	@ (800d938 <USBD_LL_Init+0x9c>)
 800d92a:	f7f7 fda9 	bl	8005480 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 800d92e:	2300      	movs	r3, #0
}
 800d930:	4618      	mov	r0, r3
 800d932:	3708      	adds	r7, #8
 800d934:	46bd      	mov	sp, r7
 800d936:	bd80      	pop	{r7, pc}
 800d938:	240007bc 	.word	0x240007bc
 800d93c:	40040000 	.word	0x40040000

0800d940 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b084      	sub	sp, #16
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d948:	2300      	movs	r3, #0
 800d94a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d94c:	2300      	movs	r3, #0
 800d94e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d956:	4618      	mov	r0, r3
 800d958:	f7f6 fc85 	bl	8004266 <HAL_PCD_Start>
 800d95c:	4603      	mov	r3, r0
 800d95e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d960:	7bfb      	ldrb	r3, [r7, #15]
 800d962:	4618      	mov	r0, r3
 800d964:	f000 f942 	bl	800dbec <USBD_Get_USB_Status>
 800d968:	4603      	mov	r3, r0
 800d96a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d96c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d96e:	4618      	mov	r0, r3
 800d970:	3710      	adds	r7, #16
 800d972:	46bd      	mov	sp, r7
 800d974:	bd80      	pop	{r7, pc}

0800d976 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d976:	b580      	push	{r7, lr}
 800d978:	b084      	sub	sp, #16
 800d97a:	af00      	add	r7, sp, #0
 800d97c:	6078      	str	r0, [r7, #4]
 800d97e:	4608      	mov	r0, r1
 800d980:	4611      	mov	r1, r2
 800d982:	461a      	mov	r2, r3
 800d984:	4603      	mov	r3, r0
 800d986:	70fb      	strb	r3, [r7, #3]
 800d988:	460b      	mov	r3, r1
 800d98a:	70bb      	strb	r3, [r7, #2]
 800d98c:	4613      	mov	r3, r2
 800d98e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d990:	2300      	movs	r3, #0
 800d992:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d994:	2300      	movs	r3, #0
 800d996:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d99e:	78bb      	ldrb	r3, [r7, #2]
 800d9a0:	883a      	ldrh	r2, [r7, #0]
 800d9a2:	78f9      	ldrb	r1, [r7, #3]
 800d9a4:	f7f7 f986 	bl	8004cb4 <HAL_PCD_EP_Open>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d9ac:	7bfb      	ldrb	r3, [r7, #15]
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	f000 f91c 	bl	800dbec <USBD_Get_USB_Status>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d9b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	3710      	adds	r7, #16
 800d9be:	46bd      	mov	sp, r7
 800d9c0:	bd80      	pop	{r7, pc}

0800d9c2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d9c2:	b580      	push	{r7, lr}
 800d9c4:	b084      	sub	sp, #16
 800d9c6:	af00      	add	r7, sp, #0
 800d9c8:	6078      	str	r0, [r7, #4]
 800d9ca:	460b      	mov	r3, r1
 800d9cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d9dc:	78fa      	ldrb	r2, [r7, #3]
 800d9de:	4611      	mov	r1, r2
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	f7f7 f9d1 	bl	8004d88 <HAL_PCD_EP_Close>
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d9ea:	7bfb      	ldrb	r3, [r7, #15]
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f000 f8fd 	bl	800dbec <USBD_Get_USB_Status>
 800d9f2:	4603      	mov	r3, r0
 800d9f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d9f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	3710      	adds	r7, #16
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}

0800da00 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b084      	sub	sp, #16
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
 800da08:	460b      	mov	r3, r1
 800da0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da0c:	2300      	movs	r3, #0
 800da0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da10:	2300      	movs	r3, #0
 800da12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800da1a:	78fa      	ldrb	r2, [r7, #3]
 800da1c:	4611      	mov	r1, r2
 800da1e:	4618      	mov	r0, r3
 800da20:	f7f7 fa89 	bl	8004f36 <HAL_PCD_EP_SetStall>
 800da24:	4603      	mov	r3, r0
 800da26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da28:	7bfb      	ldrb	r3, [r7, #15]
 800da2a:	4618      	mov	r0, r3
 800da2c:	f000 f8de 	bl	800dbec <USBD_Get_USB_Status>
 800da30:	4603      	mov	r3, r0
 800da32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da34:	7bbb      	ldrb	r3, [r7, #14]
}
 800da36:	4618      	mov	r0, r3
 800da38:	3710      	adds	r7, #16
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}

0800da3e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da3e:	b580      	push	{r7, lr}
 800da40:	b084      	sub	sp, #16
 800da42:	af00      	add	r7, sp, #0
 800da44:	6078      	str	r0, [r7, #4]
 800da46:	460b      	mov	r3, r1
 800da48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da4a:	2300      	movs	r3, #0
 800da4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da4e:	2300      	movs	r3, #0
 800da50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800da58:	78fa      	ldrb	r2, [r7, #3]
 800da5a:	4611      	mov	r1, r2
 800da5c:	4618      	mov	r0, r3
 800da5e:	f7f7 facd 	bl	8004ffc <HAL_PCD_EP_ClrStall>
 800da62:	4603      	mov	r3, r0
 800da64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da66:	7bfb      	ldrb	r3, [r7, #15]
 800da68:	4618      	mov	r0, r3
 800da6a:	f000 f8bf 	bl	800dbec <USBD_Get_USB_Status>
 800da6e:	4603      	mov	r3, r0
 800da70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da72:	7bbb      	ldrb	r3, [r7, #14]
}
 800da74:	4618      	mov	r0, r3
 800da76:	3710      	adds	r7, #16
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}

0800da7c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da7c:	b480      	push	{r7}
 800da7e:	b085      	sub	sp, #20
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
 800da84:	460b      	mov	r3, r1
 800da86:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800da8e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800da90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800da94:	2b00      	cmp	r3, #0
 800da96:	da0b      	bge.n	800dab0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800da98:	78fb      	ldrb	r3, [r7, #3]
 800da9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800da9e:	68f9      	ldr	r1, [r7, #12]
 800daa0:	4613      	mov	r3, r2
 800daa2:	00db      	lsls	r3, r3, #3
 800daa4:	4413      	add	r3, r2
 800daa6:	009b      	lsls	r3, r3, #2
 800daa8:	440b      	add	r3, r1
 800daaa:	3316      	adds	r3, #22
 800daac:	781b      	ldrb	r3, [r3, #0]
 800daae:	e00b      	b.n	800dac8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dab0:	78fb      	ldrb	r3, [r7, #3]
 800dab2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dab6:	68f9      	ldr	r1, [r7, #12]
 800dab8:	4613      	mov	r3, r2
 800daba:	00db      	lsls	r3, r3, #3
 800dabc:	4413      	add	r3, r2
 800dabe:	009b      	lsls	r3, r3, #2
 800dac0:	440b      	add	r3, r1
 800dac2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800dac6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dac8:	4618      	mov	r0, r3
 800daca:	3714      	adds	r7, #20
 800dacc:	46bd      	mov	sp, r7
 800dace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad2:	4770      	bx	lr

0800dad4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b084      	sub	sp, #16
 800dad8:	af00      	add	r7, sp, #0
 800dada:	6078      	str	r0, [r7, #4]
 800dadc:	460b      	mov	r3, r1
 800dade:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dae0:	2300      	movs	r3, #0
 800dae2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dae4:	2300      	movs	r3, #0
 800dae6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800daee:	78fa      	ldrb	r2, [r7, #3]
 800daf0:	4611      	mov	r1, r2
 800daf2:	4618      	mov	r0, r3
 800daf4:	f7f7 f8ba 	bl	8004c6c <HAL_PCD_SetAddress>
 800daf8:	4603      	mov	r3, r0
 800dafa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dafc:	7bfb      	ldrb	r3, [r7, #15]
 800dafe:	4618      	mov	r0, r3
 800db00:	f000 f874 	bl	800dbec <USBD_Get_USB_Status>
 800db04:	4603      	mov	r3, r0
 800db06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db08:	7bbb      	ldrb	r3, [r7, #14]
}
 800db0a:	4618      	mov	r0, r3
 800db0c:	3710      	adds	r7, #16
 800db0e:	46bd      	mov	sp, r7
 800db10:	bd80      	pop	{r7, pc}

0800db12 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800db12:	b580      	push	{r7, lr}
 800db14:	b086      	sub	sp, #24
 800db16:	af00      	add	r7, sp, #0
 800db18:	60f8      	str	r0, [r7, #12]
 800db1a:	607a      	str	r2, [r7, #4]
 800db1c:	603b      	str	r3, [r7, #0]
 800db1e:	460b      	mov	r3, r1
 800db20:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db22:	2300      	movs	r3, #0
 800db24:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db26:	2300      	movs	r3, #0
 800db28:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800db30:	7af9      	ldrb	r1, [r7, #11]
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	687a      	ldr	r2, [r7, #4]
 800db36:	f7f7 f9c4 	bl	8004ec2 <HAL_PCD_EP_Transmit>
 800db3a:	4603      	mov	r3, r0
 800db3c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db3e:	7dfb      	ldrb	r3, [r7, #23]
 800db40:	4618      	mov	r0, r3
 800db42:	f000 f853 	bl	800dbec <USBD_Get_USB_Status>
 800db46:	4603      	mov	r3, r0
 800db48:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800db4a:	7dbb      	ldrb	r3, [r7, #22]
}
 800db4c:	4618      	mov	r0, r3
 800db4e:	3718      	adds	r7, #24
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}

0800db54 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b086      	sub	sp, #24
 800db58:	af00      	add	r7, sp, #0
 800db5a:	60f8      	str	r0, [r7, #12]
 800db5c:	607a      	str	r2, [r7, #4]
 800db5e:	603b      	str	r3, [r7, #0]
 800db60:	460b      	mov	r3, r1
 800db62:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db64:	2300      	movs	r3, #0
 800db66:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db68:	2300      	movs	r3, #0
 800db6a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800db72:	7af9      	ldrb	r1, [r7, #11]
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	687a      	ldr	r2, [r7, #4]
 800db78:	f7f7 f950 	bl	8004e1c <HAL_PCD_EP_Receive>
 800db7c:	4603      	mov	r3, r0
 800db7e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db80:	7dfb      	ldrb	r3, [r7, #23]
 800db82:	4618      	mov	r0, r3
 800db84:	f000 f832 	bl	800dbec <USBD_Get_USB_Status>
 800db88:	4603      	mov	r3, r0
 800db8a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800db8c:	7dbb      	ldrb	r3, [r7, #22]
}
 800db8e:	4618      	mov	r0, r3
 800db90:	3718      	adds	r7, #24
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}

0800db96 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db96:	b580      	push	{r7, lr}
 800db98:	b082      	sub	sp, #8
 800db9a:	af00      	add	r7, sp, #0
 800db9c:	6078      	str	r0, [r7, #4]
 800db9e:	460b      	mov	r3, r1
 800dba0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dba8:	78fa      	ldrb	r2, [r7, #3]
 800dbaa:	4611      	mov	r1, r2
 800dbac:	4618      	mov	r0, r3
 800dbae:	f7f7 f970 	bl	8004e92 <HAL_PCD_EP_GetRxCount>
 800dbb2:	4603      	mov	r3, r0
}
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	3708      	adds	r7, #8
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}

0800dbbc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b083      	sub	sp, #12
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800dbc4:	4b03      	ldr	r3, [pc, #12]	@ (800dbd4 <USBD_static_malloc+0x18>)
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	370c      	adds	r7, #12
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd0:	4770      	bx	lr
 800dbd2:	bf00      	nop
 800dbd4:	24000ca0 	.word	0x24000ca0

0800dbd8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dbd8:	b480      	push	{r7}
 800dbda:	b083      	sub	sp, #12
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800dbe0:	bf00      	nop
 800dbe2:	370c      	adds	r7, #12
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbea:	4770      	bx	lr

0800dbec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dbec:	b480      	push	{r7}
 800dbee:	b085      	sub	sp, #20
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	4603      	mov	r3, r0
 800dbf4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dbfa:	79fb      	ldrb	r3, [r7, #7]
 800dbfc:	2b03      	cmp	r3, #3
 800dbfe:	d817      	bhi.n	800dc30 <USBD_Get_USB_Status+0x44>
 800dc00:	a201      	add	r2, pc, #4	@ (adr r2, 800dc08 <USBD_Get_USB_Status+0x1c>)
 800dc02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc06:	bf00      	nop
 800dc08:	0800dc19 	.word	0x0800dc19
 800dc0c:	0800dc1f 	.word	0x0800dc1f
 800dc10:	0800dc25 	.word	0x0800dc25
 800dc14:	0800dc2b 	.word	0x0800dc2b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dc18:	2300      	movs	r3, #0
 800dc1a:	73fb      	strb	r3, [r7, #15]
    break;
 800dc1c:	e00b      	b.n	800dc36 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dc1e:	2303      	movs	r3, #3
 800dc20:	73fb      	strb	r3, [r7, #15]
    break;
 800dc22:	e008      	b.n	800dc36 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dc24:	2301      	movs	r3, #1
 800dc26:	73fb      	strb	r3, [r7, #15]
    break;
 800dc28:	e005      	b.n	800dc36 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dc2a:	2303      	movs	r3, #3
 800dc2c:	73fb      	strb	r3, [r7, #15]
    break;
 800dc2e:	e002      	b.n	800dc36 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800dc30:	2303      	movs	r3, #3
 800dc32:	73fb      	strb	r3, [r7, #15]
    break;
 800dc34:	bf00      	nop
  }
  return usb_status;
 800dc36:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc38:	4618      	mov	r0, r3
 800dc3a:	3714      	adds	r7, #20
 800dc3c:	46bd      	mov	sp, r7
 800dc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc42:	4770      	bx	lr

0800dc44 <memset>:
 800dc44:	4402      	add	r2, r0
 800dc46:	4603      	mov	r3, r0
 800dc48:	4293      	cmp	r3, r2
 800dc4a:	d100      	bne.n	800dc4e <memset+0xa>
 800dc4c:	4770      	bx	lr
 800dc4e:	f803 1b01 	strb.w	r1, [r3], #1
 800dc52:	e7f9      	b.n	800dc48 <memset+0x4>

0800dc54 <__libc_init_array>:
 800dc54:	b570      	push	{r4, r5, r6, lr}
 800dc56:	4d0d      	ldr	r5, [pc, #52]	@ (800dc8c <__libc_init_array+0x38>)
 800dc58:	4c0d      	ldr	r4, [pc, #52]	@ (800dc90 <__libc_init_array+0x3c>)
 800dc5a:	1b64      	subs	r4, r4, r5
 800dc5c:	10a4      	asrs	r4, r4, #2
 800dc5e:	2600      	movs	r6, #0
 800dc60:	42a6      	cmp	r6, r4
 800dc62:	d109      	bne.n	800dc78 <__libc_init_array+0x24>
 800dc64:	4d0b      	ldr	r5, [pc, #44]	@ (800dc94 <__libc_init_array+0x40>)
 800dc66:	4c0c      	ldr	r4, [pc, #48]	@ (800dc98 <__libc_init_array+0x44>)
 800dc68:	f000 f818 	bl	800dc9c <_init>
 800dc6c:	1b64      	subs	r4, r4, r5
 800dc6e:	10a4      	asrs	r4, r4, #2
 800dc70:	2600      	movs	r6, #0
 800dc72:	42a6      	cmp	r6, r4
 800dc74:	d105      	bne.n	800dc82 <__libc_init_array+0x2e>
 800dc76:	bd70      	pop	{r4, r5, r6, pc}
 800dc78:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc7c:	4798      	blx	r3
 800dc7e:	3601      	adds	r6, #1
 800dc80:	e7ee      	b.n	800dc60 <__libc_init_array+0xc>
 800dc82:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc86:	4798      	blx	r3
 800dc88:	3601      	adds	r6, #1
 800dc8a:	e7f2      	b.n	800dc72 <__libc_init_array+0x1e>
 800dc8c:	0800dd58 	.word	0x0800dd58
 800dc90:	0800dd58 	.word	0x0800dd58
 800dc94:	0800dd58 	.word	0x0800dd58
 800dc98:	0800dd5c 	.word	0x0800dd5c

0800dc9c <_init>:
 800dc9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc9e:	bf00      	nop
 800dca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dca2:	bc08      	pop	{r3}
 800dca4:	469e      	mov	lr, r3
 800dca6:	4770      	bx	lr

0800dca8 <_fini>:
 800dca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcaa:	bf00      	nop
 800dcac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcae:	bc08      	pop	{r3}
 800dcb0:	469e      	mov	lr, r3
 800dcb2:	4770      	bx	lr
