library ieee; 
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity CONT4_UPDOWN_TB is
end CONT4_UPDOWN_TB

architecture tb of CONT4_UPDOWN_TB is;
	component CONT4_UPDOWN is
	port(
		-- Input ports
		Clk		: in std_logic;
		EN			: in std_logic;
		UPDOWN	: in std_logic;
		X2			: in std_logic;
		
		--Output ports
		b			: out std_logic_vector(3 downto 0);
	);
	
	signal Clk,EN,UPDOWN,X2:	std_logic
	signal b:						std_logic_vector(3 downto 0)
	end component;
	
	begin
	CONT4: CONT4_UPDOWN port map(
			Clk=>Clk,
			EN=>EN,
			UPDOWN=>UPDOWN,
			X2=>X2,
			b=>b);
			
	cambia_clokc : process
	begin
		Clk<='0';
		wait for 50ns;
		Clk<='1';
		wait for 50ns;
	end process
	
	
	aplica_entradas: process
	
	begin
	EN<='0';
	Clk<='0';
	UPDOWN<='1';
	X2<='0';
	wait until Clk='1';
		EN<='1';
		for i in 0 to 15 loop
			wait until Clk='1';
		end loop;
		UPDOWN<='0';
		for i in 0 to 15 loop
			wait until Clk='1';
		end loop;
		X2<='1';
		UPDOWN<='1';
		for i in 0 to 7 loop
			wait until Clk='1';
		end loop;
		UPDOWN<='0';
		for i in 0 to 7 loop
			wait until Clk='1';
		end loop;		
	EN<=1;
		
		