Xilinx Platform Studio (XPS)
Xilinx EDK 7.1.2 Build EDK_H.12.5.1

Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu May 05 13:15:12 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0012h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Thu May 05 13:34:18 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  71816	   3376	12585212	12660404	 c12eb4	metric/executable.elf
Done.
At Local date and time: Thu May 05 13:34:56 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  71808	   3376	12585204	12660388	 c12ea4	metric/executable.elf
Done.
At Local date and time: Thu May 05 13:35:33 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  71816	   3376	12585212	12660404	 c12eb4	metric/executable.elf
Done.
At Local date and time: Thu May 05 13:36:11 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; xdsgen -inp F:/fpga/proj/DesignContest08_vjs_64bit_blk4/system.xmp -odir . ; exit;" Started...
Starting xdsgen in F:\fpga\proj\DesignContest08_vjs_64bit_blk4
Attempting use HTML Generation resources in c:\Xilinx.
Attempting use HTML Generation resources in C:\EDK.
HTML Generation Resources from C:\EDK\data\xdsgen\xsl.
Creating image directory F:\fpga\proj\DesignContest08_vjs_64bit_blk4\report\imgs
Creating datasheet work area in
[F:\fpga\proj\DesignContest08_vjs_64bit_blk4\report\.dswkshop].
Main working datasheet is MdtXdsGen_HTMLDatasheet.xsl
The output filename
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\report\system.html
Reading XMP file F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.xmp
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/data/plb_ddr_v2_1_0.tcl
...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 2vp30
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to virtex2p
plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v1_11_a\data\plb_ddr_v2_1_0.mpd:42
- tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p
Address Map for Processor ppc405_0
  (0x00000000-0x0fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	plb
  (0x10000000-0x1fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	plb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0xcc800000-0xcc80ffff) accel_sort_plb_0	plb
  (0xfffff000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1

Check platform configuration ...
WARNING:MDT - plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
   F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:163 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
isocm_v10 (iocm) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:92 - 1
master(s) : 1 slave(s)
plb_v34 (plb) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:117 - 2
master(s) : 3 slave(s)
opb_v20 (opb) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:126 - 1
master(s) : 1 slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
isocm_v10 (iocm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\isocm_v10_v2_00_a\data\isocm_v10_v2_1_0.mp
d:35 - tcl overriding C_ISARCVALUE value 0x30 to 0xFF
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_memsize value 2048 to 4096
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:36 - tool overriding c_port_dwidth value 32 to 64
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_num_we value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:41
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:36
- tool overriding c_num_masters value 4 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:37
- tool overriding c_num_slaves value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:49 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v1_11_a\data\plb_ddr_v2_1_0.mpd:78
- tool overriding c_plb_num_masters value 8 to 2
accel_sort_plb (accel_sort_plb_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a\data\a
ccel_sort_plb_v2_1_0.mpd:33 - tool overriding c_plb_num_masters value 8 to 2
accel_sort_plb (accel_sort_plb_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a\data\a
ccel_sort_plb_v2_1_0.mpd:34 - tool overriding c_plb_mid_width value 3 to 1

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/data/ddr_v2_1_0.tcl ...

Performing System level DRCs on properties...
Initializing SVG Render
Setting SVG workshop directory to
[F:\fpga\proj\DesignContest08_vjs_64bit_blk4\report\.dswkshop]
Attempting use SVG environment in [c:\Xilinx].
Could not locate c:\Xilinx\data\xdsgen
Attempting use SVG environment in [C:\EDK].
Found valid SVG rendering enviroment in [C:\EDK\data\xdsgen\xsl]
Attempting use JVM from c:\Xilinx\java\nt\jre\bin\client\jvm.dll.
Located valid JVM in [c:\Xilinx\java\nt\jre\bin\client\jvm.dll]
SVG Rendering work directory locked to
[F:\fpga\proj\DesignContest08_vjs_64bit_blk4\report\.dswkshop]
Rendering --- ppc405_0.jpg
Rendering --- ppc405_1.jpg
Rendering --- jtagppc_0.jpg
Rendering --- reset_block.jpg
Rendering --- iocm.jpg
Rendering --- iocm_cntlr.jpg
Rendering --- isocm_bram.jpg
Rendering --- plb.jpg
Rendering --- opb.jpg
Rendering --- plb2opb.jpg
Rendering --- RS232_Uart_1.jpg
Rendering --- DDR_512MB_64Mx64_rank2_row13_col10_cl2_5.jpg
Rendering --- sysclk_inv.jpg
Rendering --- clk90_inv.jpg
Rendering --- ddr_clk90_inv.jpg
Rendering --- dcm_0.jpg
Rendering --- dcm_1.jpg
Rendering --- accel_sort_plb_0.jpg
The output file name is
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\report\system.html
Datasheet generation completed.
Done.
At Local date and time: Thu May 05 14:58:59 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make init_bram; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.2 - platgen EDK_H.12.5.1
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/data/plb_ddr_v2_1_0.tcl
...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 2vp30
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to virtex2p
plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v1_11_a\data\plb_ddr_v2_1_0.mpd:42
- tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/data/ddr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	plb
  (0x10000000-0x1fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	plb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0xcc800000-0xcc80ffff) accel_sort_plb_0	plb
  (0xfffff000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1

Check platform configuration ...
WARNING:MDT - plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
   F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:163 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
isocm_v10 (iocm) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:92 - 1
master(s) : 1 slave(s)
plb_v34 (plb) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:117 - 2
master(s) : 3 slave(s)
opb_v20 (opb) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:126 - 1
master(s) : 1 slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
isocm_v10 (iocm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\isocm_v10_v2_00_a\data\isocm_v10_v2_1_0.mp
d:35 - tcl overriding C_ISARCVALUE value 0x30 to 0xFF
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_memsize value 2048 to 4096
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:36 - tool overriding c_port_dwidth value 32 to 64
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_num_we value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:41
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:36
- tool overriding c_num_masters value 4 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:37
- tool overriding c_num_slaves value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:49 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v1_11_a\data\plb_ddr_v2_1_0.mpd:78
- tool overriding c_plb_num_masters value 8 to 2
accel_sort_plb (accel_sort_plb_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a\data\a
ccel_sort_plb_v2_1_0.mpd:33 - tool overriding c_plb_num_masters value 8 to 2
accel_sort_plb (accel_sort_plb_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a\data\a
ccel_sort_plb_v2_1_0.mpd:34 - tool overriding c_plb_mid_width value 3 to 1

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/data/ddr_v2_1_0.tcl ...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/data/ddr_v2_1_0.tcl ...
INFO: The DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 core has constraints automatically generated by XPS in implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
ppc405 (ppc405_0) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:45 -
Copying cache implementation netlist
ppc405 (ppc405_1) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:63 -
Copying cache implementation netlist
jtagppc_cntlr (jtagppc_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:69 - Copying cache
implementation netlist
proc_sys_reset (reset_block) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:76 - Copying cache
implementation netlist
isocm_v10 (iocm) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:92 -
Copying cache implementation netlist
isbram_if_cntlr (iocm_cntlr) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:100 - Copying cache
implementation netlist
bram_block (isocm_bram) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:110 - Copying cache
implementation netlist
plb_v34 (plb) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:117 -
Copying cache implementation netlist
opb_v20 (opb) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:126 -
Copying cache implementation netlist
plb2opb_bridge (plb2opb) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:134 - Copying cache
implementation netlist
opb_uartlite (rs232_uart_1) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:147 - Copying cache
implementation netlist
plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:163 - Copying cache
implementation netlist
util_vector_logic (sysclk_inv) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:209 - Copying cache
implementation netlist
util_vector_logic (clk90_inv) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:218 - Copying cache
implementation netlist
util_vector_logic (ddr_clk90_inv) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:227 - Copying cache
implementation netlist
dcm_module (dcm_0) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:236
- Copying cache implementation netlist
dcm_module (dcm_1) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:256
- Copying cache implementation netlist
accel_sort_plb (accel_sort_plb_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:274 - Copying cache
implementation netlist

Elaborating instances ...
bram_block (isocm_bram) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:110 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 5.00 seconds

Writing (top-level) BMM ...
Writing BMM -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
accel_sort_plb_0_wrapper (accel_sort_plb_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:274 - Running XST
synthesis

Running NGCBUILD ...

Rebuilding cache ...
Total run time: 413.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh; cd .."
WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 75
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Release 7.1.01i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2012: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2018: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2024: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2030: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2036: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2042: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2048: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2054: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2060: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2066: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2072: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2078: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2084: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2090: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2096: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2102: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2108: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2114: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2120: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2126: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2132: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2138: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2144: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2150: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2156: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2162: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2168: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2174: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2180: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2186: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2192: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2198: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2204: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2210: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2216: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2224: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2232: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2240: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2248: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2256: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2264: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2272: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2280: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2288: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2296: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2304: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2312: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2320: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2328: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2336: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2344: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2352: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2360: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2368: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2376: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2384: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2392: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2400: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2408: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2416: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2424: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2432: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2440: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2448: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2456: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2464: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2472: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2480: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2488: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2496: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2504: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2512: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2520: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2528: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2536: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2544: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2552: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2560: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2568: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2576: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2584: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2592: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2600: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2608: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2616: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2624: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2632: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2640: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2648: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2656: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2664: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2672: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2680: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2688: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2696: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2704: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2712: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2720: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2728: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2736: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2744: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2752: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2760: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2768: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2776: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2784: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2792: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2798: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2804: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2810: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2816: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2822: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2828: Generating a Black Box for component <IBUFG>.
WARNING:Xst:766 - "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd" line 2834: Generating a Black Box for component <IBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "f:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign2<3>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign3<0>> is assigned but never used.
Unit <system> synthesized.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/system.ngr
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 114

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 114
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 72
#      OBUF                        : 38
# Others                           : 18
#      accel_sort_plb_0_wrapper    : 1
#      clk90_inv_wrapper           : 1
#      dcm_0_wrapper               : 1
#      dcm_1_wrapper               : 1
#      ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper: 1
#      ddr_clk90_inv_wrapper       : 1
#      iocm_cntlr_wrapper          : 1
#      iocm_wrapper                : 1
#      isocm_bram_wrapper          : 1
#      jtagppc_0_wrapper           : 1
#      opb_wrapper                 : 1
#      plb2opb_wrapper             : 1
#      plb_wrapper                 : 1
#      ppc405_0_wrapper            : 1
#      ppc405_1_wrapper            : 1
#      reset_block_wrapper         : 1
#      rs232_uart_1_wrapper        : 1
#      sysclk_inv_wrapper          : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of bonded IOBs:                114  out of    556    20%  

=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 2.924ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2243 / 2171
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 1)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5:DDR_DQS_O<1> (PAD)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin<1> (PAD)

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5:DDR_DQS_O<1> to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper:DDR_DQS_O<1>    1   0.000   0.332  ddr_512mb_64mx64_rank2_row13_col10_cl2_5 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O<1>)
     IOBUF:I->IO               2.592          iobuf_35 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin<1>)
    ----------------------------------------
    Total                      2.924ns (2.592ns logic, 0.332ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
CPU : 18.73 / 18.90 s | Elapsed : 18.00 / 18.00 s
 
--> 

Total memory usage is 161464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  118 (   0 filtered)
Number of infos    :    0 (   0 filtered)
Copying Xilinx Implementation tool scripts..
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt system.ngc
Release 7.1.01i - Xflow H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt
system.ngc  

Using Flow File:
F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/fpga.flw 
Using Option File(s): 
 F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/fast_runtime.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/system.ngc -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 7.1.01i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm -uc
system.ucf F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/system.ngc
system.ngd 

Reading NGO file
'F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/system.ngc' ...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/plb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/plb2opb_wrapper.ngc"
...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/rs232_uart_1_wrapper
.ngc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/ddr_512mb_64mx64_ran
k2_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/sysclk_inv_wrapper.n
gc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/clk90_inv_wrapper.ng
c"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/ddr_clk90_inv_wrappe
r.ngc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/dcm_0_wrapper.ngc"..
.
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/dcm_1_wrapper.ngc"..
.
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/accel_sort_plb_0_wra
pper.ngc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/ppc405_0_wrapper.ngc
"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/ppc405_1_wrapper.ngc
"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/jtagppc_0_wrapper.ng
c"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/reset_block_wrapper.
ngc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/iocm_wrapper.ngc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/iocm_cntlr_wrapper.n
gc"...
Loading design module
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/isocm_bram_wrapper.n
gc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF
TS_sys_clk_pin*1.000000 HIGH 50.000000%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF
TS_sys_clk_pin*1.000000 PHASE + 2.500000 nS HIGH 50.000000%
   CLKFX: TS_dcm_0_dcm_0_CLKFX_BUF=PERIOD dcm_0_dcm_0_CLKFX_BUF
TS_sys_clk_pin/3.000000 HIGH 50.000000%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I0/FDRE_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I4/FDRE_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I3/FDRE_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I2/FDRE_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I1/FDRE_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_U
   P_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP
   _DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DP
RAM0/DPRAM5REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/contro
l/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/d
ist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I1/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx
64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_SP/REG' has unconnected
   
output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I0/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_r
ank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I6/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control
/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG' has unconnected
   out
put pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx6
4_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_SP/REG' has unconnected
  
 output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I4/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_ra
nk2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I3/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx
64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG' has unconnected
   ou
tput pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_SP/REG' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapp
   er_V2_ASYNCH_FIFO_I7/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_f
   ifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/
   module_gen/2/carry_gen/skip_one/spacer_fdce' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_
   FDRSE_BE4to77' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_
   FDRSE_BE4to76' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_
   FDRSE_BE4to75' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_
   FDRSE_BE4to74' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_
   FDRSE_BE0to33' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_
   FDRSE_BE0to32' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_
   FDRSE_BE0to31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_
   FDRSE_BE0to30' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_S_H_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_S_H_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_S_H_REG2' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_BKEND_WRCE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_BKEND_RDCE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_BKEND_CE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_BKEND_WRCE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_BKEND_RDCE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_BKEND_CE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/DATASM_I/READCNTR_I/CARRY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_so
rt_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _DELAY_MUX/FDRE_I5' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _DELAY_MUX/FDRE_I4' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CS_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_SIZE_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _DELAY_MUX/FDRE_I3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _DELAY_MUX/FDRE_I2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _DELAY_MUX/FDRE_I1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _DELAY_MUX/FDRE_I7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _DELAY_MUX/FDRE_I8' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _DELAY_MUX/FDRE_I6' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_SIZE_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CE_REG9' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CE_REG8' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CS_REG4' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CS_REG3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CE_REG7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CS_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CE_REG6' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CE_REG5' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_C
E_REG4' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CE_REG3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   ADDR_S_H_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   ADDR_S_H_REG3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   ADDR_S_H_REG4' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_
   BKEND_CS_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _DELAY_MUX/FDRE_I9' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I
   _READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_RDFIFO/I_DP_CONTROLLER/I_WRIT
   E_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_RDFIFO/I_DP_CONTROLLER/I_READ
   _ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/I_FDRSE_BE4to77' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/I_FDRSE_BE4to76' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/I_FDRSE_BE4to75' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/I_FDRSE_BE4to74' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/I_FDRSE_BE0to33' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/I_FDRSE_BE0to32' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/I_FDRSE_BE0to31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/I_FDRSE_BE0to30' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BURST_SUPP
   ORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'accel_sort_plb_0/accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BURST_SUPP
   ORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 225

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Map H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Number of Slice Flip Flops:       4,625 out of  27,392   16%
  Number of 4 input LUTs:           8,991 out of  27,392   32%
Logic Distribution:
  Number of occupied Slices:        5,938 out of  13,696   43%
  Number of Slices containing only related logic:   5,938 out of   5,938  100%
  Number of Slices containing unrelated logic:          0 out of   5,938    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          9,711 out of  27,392   35%
  Number used as logic:             8,991
  Number used as a route-thru:        110
  Number used for Dual Port RAMs:     436
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     174

  Number of bonded IOBs:              114 out of     556   20%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                 6 out of     136    4%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       2 out of       8   25%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  579,196
Additional JTAG gate count for IOBs:  5,472
Peak Memory Usage:  287 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - par H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
WARNING:Par:331 - You are using an evaluation version of Xilinx Software. In 75
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)
WARNING:Timing:2798 - The output clock dcm_0/dcm_0/CLKFX_BUF from DCM
   dcm_0/dcm_0/DCM_INST has a period (frequency) specification of 3333 ps
   (300.00 Mhz).  This violates the minimum period (maximum frequency) of 4166
   ps (240.04 Mhz).

Device speed data version:  "PRODUCTION 1.91 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  5 out of 16     31%
   Number of DCMs                      2 out of 8      25%
   Number of External IOBs           114 out of 556    20%
      Number of LOCed IOBs           114 out of 114   100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                   6 out of 136     4%
   Number of SLICEs                 5938 out of 13696  43%


Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 18 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9a3fcf) REAL time: 22 secs 

Phase 2.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires specialdesign considerations when operating above 350 MHz in the -7
   speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 2.31 (Checksum:1312cfe) REAL time: 22 secs 

Phase 3.2
.
..
..
.


Phase 3.2 (Checksum:98de91) REAL time: 40 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 40 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 40 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 41 secs 

Phase 7.8
..........
............
............
........................
...................
......................
...................
..
.....
........
...........
...............
...
....
.....
.......
..
...
..
....
...
.......
.......
....
.......
.......
..
......
.
......
Phase 7.8 (Checksum:14ff0a2) REAL time: 2 mins 36 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 2 mins 37 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 4 mins 5 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 4 mins 5 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 4 mins 14 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 4 mins 14 secs 
Writing design to file system.ncd

Total REAL time to Placer completion: 4 mins 24 secs 
Total CPU time to Placer completion: 4 mins 22 secs 

Starting Router
Phase 1: 56372 unrouted;       REAL time: 4 mins 38 secs 
Phase 2: 51812 unrouted;       REAL time: 4 mins 40 secs 
Phase 3: 16052 unrouted;       REAL time: 5 mins 15 secs 
Phase 4: 16052 unrouted; (168750)      REAL time: 5 mins 17 secs 
Phase 5: 16752 unrouted; (10066)      REAL time: 5 mins 30 secs 
Phase 6: 16800 unrouted; (9520)      REAL time: 5 mins 34 secs 
Phase 7: 16800 unrouted; (9520)      REAL time: 7 mins 45 secs 
Phase 8: 0 unrouted; (29523)      REAL time: 8 mins 23 secs 
Phase 9: 0 unrouted; (29523)      REAL time: 8 mins 33 secs 
Phase 10: 0 unrouted; (29523)      REAL time: 14 mins 31 secs 
Phase 11: 0 unrouted; (29135)      REAL time: 15 mins 1 secs 
Phase 12: 0 unrouted; (28485)      REAL time: 15 mins 36 secs 
Phase 13: 0 unrouted; (21229)      REAL time: 15 mins 52 secs 
Phase 14: 0 unrouted; (19859)      REAL time: 16 mins 41 secs 
Phase 15: 0 unrouted; (19859)      REAL time: 16 mins 44 secs 
Phase 16: 0 unrouted; (19859)      REAL time: 2 hrs 38 mins 54 secs 
Phase 17: 0 unrouted; (19859)      REAL time: 2 hrs 39 mins 10 secs 


Total REAL time to Router completion: 2 hrs 39 mins 10 secs 
Total CPU time to Router completion: 25 mins 45 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|isocm_porta_BRAM_Clk |              |      |      |            |             |
|                     |     BUFGMUX6P| No   | 3338 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX1S| No   |   50 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX7P| No   |  330 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s |     BUFGMUX4P| No   |    1 |  0.000     |  1.132      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.602      |
+---------------------+--------------+------+------+------------+-------------+
Timing Score: 19859

INFO:Par:62 - Your design did not meet timing.  The following are some
   suggestions to assist you to meet timing in your design.
   

   Review the timing report using Timing Analyzer (In ISE select "Post-Place
   & Route Static Timing Report").  Go to the failing constraint(s) and select
   the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven Packing and
Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Visit the Xilinx technical support web at http://support.xilinx.com and go
   to either "Troubleshoot->Tech Tips->Timing & Constraints" or
   " TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TSCLK2CLK90_DDR_512MB_64Mx64_rank2_row13_ | 2.500ns    | 2.497ns    | 1    
  col10_cl2_5 = MAXDELAY FROM TIMEGRP       |            |            |      
     "PLB_Clk_DDR_512MB_64Mx64_rank2_row13_ |            |            |      
  col10_cl2_5" TO TIMEGRP         "Clk90_in |            |            |      
  _DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 |            |            |      
  " 2.5 ns                                  |            |            |      
--------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A  
  pin" 10 ns HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------
* TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 10.961ns   | 66   
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |      
       HIGH 50%                             |            |            |      
--------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | 10.000ns   | 6.794ns    | 0    
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c |            |            |      
  lk_pin PHASE 2.5 ns HIGH 50%              |            |            |      
--------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLKFX_BUF = PERIOD TIMEGRP | 3.333ns    | 2.471ns    | 0    
   "dcm_0_dcm_0_CLKFX_BUF"         TS_sys_c |            |            |      
  lk_pin / 3 HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 hrs 39 mins 20 secs 
Total CPU time to PAR completion: 25 mins 54 secs 

Peak Memory Usage:  390 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 110 errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 1

Writing design to file system.ncd


PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
WARNING:Timing:2798 - The output clock dcm_0/dcm_0/CLKFX_BUF from DCM
   dcm_0/dcm_0/DCM_INST has a period (frequency) specification of 3333 ps
   (300.00 Mhz).  This violates the minimum period (maximum frequency) of 4166
   ps (240.04 Mhz).
--------------------------------------------------------------------------------
Release 7.1.01i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.91 2005-07-22)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 110  Score: 19859

Constraints cover 811287 paths, 0 nets, and 50926 connections

Design statistics:
   Minimum period:  10.961ns (Maximum frequency:  91.233MHz)
   Maximum path delay from/to any node:   2.497ns


Analysis completed Thu May 05 17:47:47 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 1
Total time: 24 secs 


xflow done!
cd implementation; bitgen -w -f bitgen.ut system
Release 7.1.01i - Bitgen H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
Opened constraints file system.pcf.

Thu May 05 17:47:59 2005

Running DRC.
WARNING:PhysDesignRules:367 - The signal <isocm_bram/isocm_bram/BRAM_Clk_B> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <isocm_bram/isocm_bram/BRAM_Rst_B> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   dcm_0/dcm_0/DCM_INST/dcm_0/dcm_0/DCM_INST, consult the device Interactive
   Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0  bootloops/ppc405_0.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.2 Build EDK_H.12.5.1
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/data/plb_ddr_v2_1_0.tcl
...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:36 - tool overriding c_family value virtex2p to 
plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v1_11_a\data\plb_ddr_v2_1_0.mpd:42
- tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to 
dcm_module (dcm_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to 
accel_sort_plb (accel_sort_plb_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a\data\a
ccel_sort_plb_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/data/ddr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	plb
  (0x10000000-0x1fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	plb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0xcc800000-0xcc80ffff) accel_sort_plb_0	plb
  (0xfffff000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file bootloops/ppc405_0.elf...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc405_0.elf tag isocm_bram  -o b implementation/download.bit 
Memory Initialization completed successfully.
Done.
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 7.1.2 Build EDK_H.12.5.1

Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri May 06 16:52:01 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0006h.
CPLD version = 0012h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Fri May 06 16:52:21 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72216	   3376	12585212	12660804	 c13044	metric/executable.elf
Done.
At Local date and time: Fri May 06 16:56:26 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72228	   3376	12585212	12660816	 c13050	metric/executable.elf
Done.
At Local date and time: Fri May 06 16:58:04 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72236	   3376	12585204	12660816	 c13050	metric/executable.elf
Done.
At Local date and time: Fri May 06 16:59:08 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72240	   3376	12585204	12660820	 c13054	metric/executable.elf
Done.
At Local date and time: Fri May 06 17:00:32 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72240	   3376	12585204	12660820	 c13054	metric/executable.elf
Done.
At Local date and time: Fri May 06 17:01:50 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72232	   3376	12585212	12660820	 c13054	metric/executable.elf
Done.
At Local date and time: Fri May 06 17:03:16 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/DesignContest08_vjs_64bit_blk4/; /usr/bin/make -f system.make metric_program; exit;" Started...
powerpc-eabi-gcc -O3 metric/aes_core.c metric/main_tc.c metric/recordio_tc.c metric/msort.c metric/sortrecord_hw_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_plb.c drivers/accel_sort_plb_v1_00_a/src/accel_sort_util.c  -o metric/executable.elf \
-msdata=eabi       -Wl,-T -Wl,metric_linker_script    -I./ppc405_0/include/  -Imetric/ -Idrivers/accel_sort_plb_v1_00_a/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size metric/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72232	   3376	12585212	12660820	 c13054	metric/executable.elf
Done.
No changes to be saved in XMP file
