`timescale 1 ns / 1 ps
module final_test;


reg m_clk;
reg n_reset,spi_cs;
reg [7:0] data_in;
wire  spi_mosi_out;
reg data_av;

event end_first_pass;
     spi_final O(spi_mosi_out,m_clk,n_reset,spi_cs,data_in,data_av);

always #50 m_clk = ~m_clk;

	// Setting the initial input values
	initial
	begin
	m_clk=0;
        data_av=1;
n_reset=1;
 spi_cs=0;
#100 spi_cs=1;
#8000 spi_cs=0;


   
	

	end
	
	/*initial 
	begin
      $dumpfile("final_waveform_result.vcd");
     $dumpvars(0,final_test);
      end */   
initial begin
		$shm_open("final.shm");
		$shm_probe("AS"); // AS = all signals
	end

	initial begin
		$display ("time m_clk, data_in,n_reset,spi_cs,data_av,spi_mosi_out");
		$monitor ("at time %0d n_reset = %b  m_clk = %b spi_cs=%b data_av =%b spi_mosi_out=%b", $time, n_reset,  m_clk, spi_cs,data_av,spi_mosi_out);
	end





initial
begin

begin
   data_av=0;     
        #90 data_in=8'd1;    

    #100 data_in=8'd2;
    #100 data_in=8'd3;
    #100 data_in=8'd4;
    #100 data_in=8'd5;
 
 
 #100 data_in=8'd6;
 #100 data_in=8'd7;
 #100 data_in=8'd8;
 
    

 #100 data_in=8'd9;
    #100 data_in=8'd10;
 #100 data_in=8'd11;
 #100 data_in=8'd12;
 #100 data_in=8'd13;


 #100 data_in=8'd14;
 #100 data_in=8'd15;


 #100 data_in=8'd16;
 #100 data_in=8'd17;
    #100 data_in=8'd18;

 #100 data_in=8'd18;
 #100 data_in=8'd19;
data_av=1;
 #100 data_in=8'd20;


#50000 ->end_first_pass;
   end
   $finish;
end
endmodule
