{
  "module_name": "io_16654.h",
  "hash_id": "013743bdf1e74a0e3b471f675a52e35bbaaa8df7eda7957990e828bc424b9c42",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/serial/io_16654.h",
  "human_readable_source": " \n \n\n#if !defined(_16654_H)\n#define\t_16654_H\n\n \n\n\t\n\t\n\t\n\t\n\t\n\t\n\t\n\t\n\t\n\n\n#define THR\t\t\t0\t\n#define RDR\t\t\t0\t\n#define IER\t\t\t1\t\n#define FCR\t\t\t2\t\n#define ISR\t\t\t2\t\n#define LCR\t\t\t3\t\n#define MCR\t\t\t4\t\n#define LSR\t\t\t5\t\n#define MSR\t\t\t6\t\n#define SPR\t\t\t7\t\n#define DLL\t\t\t8\t\n#define DLM\t\t\t9\t\n#define EFR\t\t\t10\t\n\n#define XON1\t\t\t12\t\n#define XON2\t\t\t13\t\n#define XOFF1\t\t\t14\t\n#define XOFF2\t\t\t15\t\n\n#define\tNUM_16654_REGS\t\t16\n\n#define IS_REG_2ND_BANK(x)\t((x) >= 8)\n\n\t\n\t\n\t\n\n#define IER_RX\t\t\t0x01\t\n#define IER_TX\t\t\t0x02\t\n#define IER_RXS\t\t\t0x04\t\n#define IER_MDM\t\t\t0x08\t\n#define IER_SLEEP\t\t0x10\t\n#define IER_XOFF\t\t0x20\t\n#define IER_RTS\t\t\t0x40\t\n#define IER_CTS\t\t\t0x80\t\n#define IER_ENABLE_ALL\t\t0xFF\t\n\n\n#define FCR_FIFO_EN\t\t0x01\t\n#define FCR_RXCLR\t\t0x02\t\n#define FCR_TXCLR\t\t0x04\t\n#define FCR_DMA_BLK\t\t0x08\t\n#define FCR_TX_LEVEL_MASK\t0x30\t\n#define FCR_TX_LEVEL_8\t\t0x00\t\n#define FCR_TX_LEVEL_16\t\t0x10\t\n#define FCR_TX_LEVEL_32\t\t0x20\t\n#define FCR_TX_LEVEL_56\t\t0x30\t\n#define FCR_RX_LEVEL_MASK\t0xC0\t\n#define FCR_RX_LEVEL_8\t\t0x00\t\n#define FCR_RX_LEVEL_16\t\t0x40\t\n#define FCR_RX_LEVEL_56\t\t0x80\t\n#define FCR_RX_LEVEL_60\t\t0xC0\t\n\n\n#define ISR_INT_MDM_STATUS\t0x00\t\n#define ISR_INT_NONE\t\t0x01\t\n#define ISR_INT_TXRDY\t\t0x02\t\n#define ISR_INT_RXRDY\t\t0x04\t\n#define ISR_INT_LINE_STATUS\t0x06\t\n#define ISR_INT_RX_TIMEOUT\t0x0C\t\n#define ISR_INT_RX_XOFF\t\t0x10\t\n#define ISR_INT_RTS_CTS\t\t0x20\t\n#define ISR_FIFO_ENABLED\t0xC0\t\n#define ISR_INT_BITS_MASK\t0x3E\t\n\n\n#define LCR_BITS_5\t\t0x00\t\n#define LCR_BITS_6\t\t0x01\t\n#define LCR_BITS_7\t\t0x02\t\n#define LCR_BITS_8\t\t0x03\t\n#define LCR_BITS_MASK\t\t0x03\t\n\n#define LCR_STOP_1\t\t0x00\t\n#define LCR_STOP_1_5\t\t0x04\t\n#define LCR_STOP_2\t\t0x04\t\n#define LCR_STOP_MASK\t\t0x04\t\n\n#define LCR_PAR_NONE\t\t0x00\t\n#define LCR_PAR_ODD\t\t0x08\t\n#define LCR_PAR_EVEN\t\t0x18\t\n#define LCR_PAR_MARK\t\t0x28\t\n#define LCR_PAR_SPACE\t\t0x38\t\n#define LCR_PAR_MASK\t\t0x38\t\n\n#define LCR_SET_BREAK\t\t0x40\t\n#define LCR_DL_ENABLE\t\t0x80\t\n\n#define LCR_ACCESS_EFR\t\t0xBF\t\n\t\t\t\t\t\n\t\t\t\t\t\n\n\n#define MCR_DTR\t\t\t0x01\t\n#define MCR_RTS\t\t\t0x02\t\n#define MCR_OUT1\t\t0x04\t\n#define MCR_MASTER_IE\t\t0x08\t\n#define MCR_LOOPBACK\t\t0x10\t\n#define MCR_XON_ANY\t\t0x20\t\n#define MCR_IR_ENABLE\t\t0x40\t\n#define MCR_BRG_DIV_4\t\t0x80\t\n\n\n#define LSR_RX_AVAIL\t\t0x01\t\n#define LSR_OVER_ERR\t\t0x02\t\n#define LSR_PAR_ERR\t\t0x04\t\n#define LSR_FRM_ERR\t\t0x08\t\n#define LSR_BREAK\t\t0x10\t\n#define LSR_TX_EMPTY\t\t0x20\t\n#define LSR_TX_ALL_EMPTY\t0x40\t\n#define LSR_FIFO_ERR\t\t0x80\t\n\n\n#define EDGEPORT_MSR_DELTA_CTS\t0x01\t\n#define EDGEPORT_MSR_DELTA_DSR\t0x02\t\n#define EDGEPORT_MSR_DELTA_RI\t0x04\t\n#define EDGEPORT_MSR_DELTA_CD\t0x08\t\n#define EDGEPORT_MSR_CTS\t0x10\t\n#define EDGEPORT_MSR_DSR\t0x20\t\n#define EDGEPORT_MSR_RI\t\t0x40\t\n#define EDGEPORT_MSR_CD\t\t0x80\t\n\n\n\n\t\t\t\t\t\n\t\t\t\t\t\n#define EFR_SWFC_NONE\t\t0x00\t\n#define EFR_SWFC_RX1\t\t0x02 \t\n#define EFR_SWFC_RX2\t\t0x01 \t\n#define EFR_SWFC_RX12\t\t0x03 \t\n#define EFR_SWFC_TX1\t\t0x08 \t\n#define EFR_SWFC_TX1_RX1\t0x0a \t\n#define EFR_SWFC_TX1_RX2\t0x09 \t\n#define EFR_SWFC_TX1_RX12\t0x0b \t\n#define EFR_SWFC_TX2\t\t0x04 \t\n#define EFR_SWFC_TX2_RX1\t0x06 \t\n#define EFR_SWFC_TX2_RX2\t0x05 \t\n#define EFR_SWFC_TX2_RX12\t0x07 \t\n#define EFR_SWFC_TX12\t\t0x0c \t\n#define EFR_SWFC_TX12_RX1\t0x0e \t\n#define EFR_SWFC_TX12_RX2\t0x0d \t\n#define EFR_SWFC_TX12_RX12\t0x0f \t\n\n#define EFR_TX_FC_MASK\t\t0x0c\t\n#define EFR_TX_FC_NONE\t\t0x00\t\n#define EFR_TX_FC_X1\t\t0x08\t\n#define EFR_TX_FC_X2\t\t0x04\t\n#define EFR_TX_FC_X1_2\t\t0x0c\t\n\n#define EFR_RX_FC_MASK\t\t0x03\t\n#define EFR_RX_FC_NONE\t\t0x00\t\n#define EFR_RX_FC_X1\t\t0x02\t\n#define EFR_RX_FC_X2\t\t0x01\t\n#define EFR_RX_FC_X1_2\t\t0x03\t\n\n\n#define EFR_SWFC_MASK\t\t0x0F\t\n#define EFR_ENABLE_16654\t0x10\t\n#define EFR_SPEC_DETECT\t\t0x20\t\n#define EFR_AUTO_RTS\t\t0x40\t\n#define EFR_AUTO_CTS\t\t0x80\t\n\n#endif\t\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}