<pre>name: block_names_par
description: parallel block names check
should_fail: 0
tags: 9.3.4
files: <a href="../../../tests/chapter-9/9.3.4--block_names_par.sv" target="file-frame">tests/chapter-9/9.3.4--block_names_par.sv</a>
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../tests/chapter-9/9.3.4--block_names_par.sv" target="file-frame">tests/chapter-9/9.3.4--block_names_par.sv</a>:12: syntax error, unexpected ':'
</pre>