Simulator report for CourseProject
Sat May 05 00:28:07 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 172 nodes    ;
; Simulation Coverage         ;      62.07 % ;
; Total Number of Transitions ; 8527         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+----------------------------------------+---------------+
; Option                                                                                     ; Setting                                ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                             ; Timing        ;
; Start time                                                                                 ; 0 ns                                   ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                                   ;               ;
; Vector input source                                                                        ; TestInstructionFetchAndDecodeBlock.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                     ; On            ;
; Check outputs                                                                              ; Off                                    ; Off           ;
; Report simulation coverage                                                                 ; On                                     ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                     ; On            ;
; Display missing 1-value coverage report                                                    ; On                                     ; On            ;
; Display missing 0-value coverage report                                                    ; On                                     ; On            ;
; Detect setup and hold time violations                                                      ; Off                                    ; Off           ;
; Detect glitches                                                                            ; Off                                    ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                    ; Off           ;
; Generate Signal Activity File                                                              ; Off                                    ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                    ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                    ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                     ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                             ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                    ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                                     ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                   ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.07 % ;
; Total nodes checked                                 ; 172          ;
; Total output ports checked                          ; 174          ;
; Total output ports with complete 1/0-value coverage ; 108          ;
; Total output ports with no 1/0-value coverage       ; 25           ;
; Total output ports with no 1-value coverage         ; 57           ;
; Total output ports with no 0-value coverage         ; 34           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                      ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |InstructionFetchAndDecodeBlock|job_is_done                                                                                        ; |InstructionFetchAndDecodeBlock|job_is_done                                                                                           ; pin_out          ;
; |InstructionFetchAndDecodeBlock|inst5                                                                                              ; |InstructionFetchAndDecodeBlock|inst5                                                                                                 ; out0             ;
; |InstructionFetchAndDecodeBlock|fetch_strob                                                                                        ; |InstructionFetchAndDecodeBlock|fetch_strob                                                                                           ; out              ;
; |InstructionFetchAndDecodeBlock|fetch                                                                                              ; |InstructionFetchAndDecodeBlock|fetch                                                                                                 ; pin_out          ;
; |InstructionFetchAndDecodeBlock|inst48                                                                                             ; |InstructionFetchAndDecodeBlock|inst48                                                                                                ; regout           ;
; |InstructionFetchAndDecodeBlock|inst56                                                                                             ; |InstructionFetchAndDecodeBlock|inst56                                                                                                ; out0             ;
; |InstructionFetchAndDecodeBlock|inst57                                                                                             ; |InstructionFetchAndDecodeBlock|inst57                                                                                                ; out0             ;
; |InstructionFetchAndDecodeBlock|reset                                                                                              ; |InstructionFetchAndDecodeBlock|reset                                                                                                 ; pin_out          ;
; |InstructionFetchAndDecodeBlock|clk                                                                                                ; |InstructionFetchAndDecodeBlock|clk                                                                                                   ; out              ;
; |InstructionFetchAndDecodeBlock|HIT                                                                                                ; |InstructionFetchAndDecodeBlock|HIT                                                                                                   ; out              ;
; |InstructionFetchAndDecodeBlock|inst65                                                                                             ; |InstructionFetchAndDecodeBlock|inst65                                                                                                ; out0             ;
; |InstructionFetchAndDecodeBlock|inst19                                                                                             ; |InstructionFetchAndDecodeBlock|inst19                                                                                                ; out0             ;
; |InstructionFetchAndDecodeBlock|cache_bus_is_busy                                                                                  ; |InstructionFetchAndDecodeBlock|cache_bus_is_busy                                                                                     ; out              ;
; |InstructionFetchAndDecodeBlock|submit_cache_bus                                                                                   ; |InstructionFetchAndDecodeBlock|submit_cache_bus                                                                                      ; out              ;
; |InstructionFetchAndDecodeBlock|inst53                                                                                             ; |InstructionFetchAndDecodeBlock|inst53                                                                                                ; regout           ;
; |InstructionFetchAndDecodeBlock|inst59                                                                                             ; |InstructionFetchAndDecodeBlock|inst59                                                                                                ; out0             ;
; |InstructionFetchAndDecodeBlock|inst60                                                                                             ; |InstructionFetchAndDecodeBlock|inst60                                                                                                ; out0             ;
; |InstructionFetchAndDecodeBlock|inst63                                                                                             ; |InstructionFetchAndDecodeBlock|inst63                                                                                                ; out0             ;
; |InstructionFetchAndDecodeBlock|inst62                                                                                             ; |InstructionFetchAndDecodeBlock|inst62                                                                                                ; out0             ;
; |InstructionFetchAndDecodeBlock|read_strob                                                                                         ; |InstructionFetchAndDecodeBlock|read_strob                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|clk_out                                                                                            ; |InstructionFetchAndDecodeBlock|clk_out                                                                                               ; pin_out          ;
; |InstructionFetchAndDecodeBlock|request_cache_bus                                                                                  ; |InstructionFetchAndDecodeBlock|request_cache_bus                                                                                     ; pin_out          ;
; |InstructionFetchAndDecodeBlock|set_cache_bus_busy                                                                                 ; |InstructionFetchAndDecodeBlock|set_cache_bus_busy                                                                                    ; pin_out          ;
; |InstructionFetchAndDecodeBlock|inst66                                                                                             ; |InstructionFetchAndDecodeBlock|inst66                                                                                                ; out0             ;
; |InstructionFetchAndDecodeBlock|read_first                                                                                         ; |InstructionFetchAndDecodeBlock|read_first                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|read_second                                                                                        ; |InstructionFetchAndDecodeBlock|read_second                                                                                           ; pin_out          ;
; |InstructionFetchAndDecodeBlock|read_third                                                                                         ; |InstructionFetchAndDecodeBlock|read_third                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|command[0]                                                                                         ; |InstructionFetchAndDecodeBlock|command[0]                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[6]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[6]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[5]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[5]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[4]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[4]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[6]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[6]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[5]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[5]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[4]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[4]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[3]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[3]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|cache_data[3]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[3]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|cache_data[2]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[2]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|cache_data[1]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[1]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|cache_data[0]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[0]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|instruction_address[6]                                                                             ; |InstructionFetchAndDecodeBlock|instruction_address[6]                                                                                ; pin_out          ;
; |InstructionFetchAndDecodeBlock|instruction_address[5]                                                                             ; |InstructionFetchAndDecodeBlock|instruction_address[5]                                                                                ; pin_out          ;
; |InstructionFetchAndDecodeBlock|instruction_address[4]                                                                             ; |InstructionFetchAndDecodeBlock|instruction_address[4]                                                                                ; pin_out          ;
; |InstructionFetchAndDecodeBlock|instruction_address[3]                                                                             ; |InstructionFetchAndDecodeBlock|instruction_address[3]                                                                                ; pin_out          ;
; |InstructionFetchAndDecodeBlock|instruction_address[2]                                                                             ; |InstructionFetchAndDecodeBlock|instruction_address[2]                                                                                ; pin_out          ;
; |InstructionFetchAndDecodeBlock|instruction_address[1]                                                                             ; |InstructionFetchAndDecodeBlock|instruction_address[1]                                                                                ; pin_out          ;
; |InstructionFetchAndDecodeBlock|instruction_address[0]                                                                             ; |InstructionFetchAndDecodeBlock|instruction_address[0]                                                                                ; pin_out          ;
; |InstructionFetchAndDecodeBlock|start_address[5]                                                                                   ; |InstructionFetchAndDecodeBlock|start_address[5]                                                                                      ; out              ;
; |InstructionFetchAndDecodeBlock|start_address[4]                                                                                   ; |InstructionFetchAndDecodeBlock|start_address[4]                                                                                      ; out              ;
; |InstructionFetchAndDecodeBlock|start_address[3]                                                                                   ; |InstructionFetchAndDecodeBlock|start_address[3]                                                                                      ; out              ;
; |InstructionFetchAndDecodeBlock|start_address[2]                                                                                   ; |InstructionFetchAndDecodeBlock|start_address[2]                                                                                      ; out              ;
; |InstructionFetchAndDecodeBlock|start_address[1]                                                                                   ; |InstructionFetchAndDecodeBlock|start_address[1]                                                                                      ; out              ;
; |InstructionFetchAndDecodeBlock|start_address[0]                                                                                   ; |InstructionFetchAndDecodeBlock|start_address[0]                                                                                      ; out              ;
; |InstructionFetchAndDecodeBlock|gdfx_temp0[1]                                                                                      ; |InstructionFetchAndDecodeBlock|gdfx_temp0[1]                                                                                         ; out0             ;
; |InstructionFetchAndDecodeBlock|gdfx_temp0[0]                                                                                      ; |InstructionFetchAndDecodeBlock|gdfx_temp0[0]                                                                                         ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0            ; |InstructionFetchAndDecodeBlock|lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~1            ; |InstructionFetchAndDecodeBlock|lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~1               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout              ; |InstructionFetchAndDecodeBlock|lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout                 ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita0   ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita0      ; sumout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita0   ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita1   ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita1      ; sumout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita1   ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2   ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2      ; sumout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[1] ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]               ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[0] ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]               ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[2]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[2]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[1]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[1]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]         ; |InstructionFetchAndDecodeBlock|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]            ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~0             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~0                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~1             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~1                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~3             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~3                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~5             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~5                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~7             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~7                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~8             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~8                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9             ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9                ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~12            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~12               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~17            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~17               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~18            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~18               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~22            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~22               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~23            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~23               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~24            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~24               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~27            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~27               ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                      ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |InstructionFetchAndDecodeBlock|command[4]                                                                                         ; |InstructionFetchAndDecodeBlock|command[4]                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|command[3]                                                                                         ; |InstructionFetchAndDecodeBlock|command[3]                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|command[2]                                                                                         ; |InstructionFetchAndDecodeBlock|command[2]                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[3]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[3]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[2]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[2]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[1]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[1]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[2]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[2]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[1]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[1]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[0]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[0]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|cache_data[7]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[7]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|cache_data[6]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[6]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|cache_data[5]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[5]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|gdfx_temp0[6]                                                                                      ; |InstructionFetchAndDecodeBlock|gdfx_temp0[6]                                                                                         ; out0             ;
; |InstructionFetchAndDecodeBlock|gdfx_temp0[5]                                                                                      ; |InstructionFetchAndDecodeBlock|gdfx_temp0[5]                                                                                         ; out0             ;
; |InstructionFetchAndDecodeBlock|gdfx_temp0[4]                                                                                      ; |InstructionFetchAndDecodeBlock|gdfx_temp0[4]                                                                                         ; out0             ;
; |InstructionFetchAndDecodeBlock|gdfx_temp0[3]                                                                                      ; |InstructionFetchAndDecodeBlock|gdfx_temp0[3]                                                                                         ; out0             ;
; |InstructionFetchAndDecodeBlock|gdfx_temp0[2]                                                                                      ; |InstructionFetchAndDecodeBlock|gdfx_temp0[2]                                                                                         ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2   ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita3   ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita3      ; sumout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[3] ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]               ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[2] ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]               ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~11            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~11               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~21            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~21               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25               ; out0             ;
; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26            ; |InstructionFetchAndDecodeBlock|lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26               ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                      ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |InstructionFetchAndDecodeBlock|command[4]                                                                                         ; |InstructionFetchAndDecodeBlock|command[4]                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|command[3]                                                                                         ; |InstructionFetchAndDecodeBlock|command[3]                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|command[2]                                                                                         ; |InstructionFetchAndDecodeBlock|command[2]                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|command[1]                                                                                         ; |InstructionFetchAndDecodeBlock|command[1]                                                                                            ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[3]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[3]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[2]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[2]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[1]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[1]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_1_address[0]                                                                               ; |InstructionFetchAndDecodeBlock|operand_1_address[0]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[2]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[2]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[1]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[1]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|operand_2_address[0]                                                                               ; |InstructionFetchAndDecodeBlock|operand_2_address[0]                                                                                  ; pin_out          ;
; |InstructionFetchAndDecodeBlock|cache_data[7]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[7]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|cache_data[6]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[6]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|cache_data[5]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[5]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|cache_data[4]                                                                                      ; |InstructionFetchAndDecodeBlock|cache_data[4]                                                                                         ; out              ;
; |InstructionFetchAndDecodeBlock|start_address[6]                                                                                   ; |InstructionFetchAndDecodeBlock|start_address[6]                                                                                      ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |InstructionFetchAndDecodeBlock|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |InstructionFetchAndDecodeBlock|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                        ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2   ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita3   ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita3      ; sumout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[3] ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]               ; regout           ;
; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[2] ; |InstructionFetchAndDecodeBlock|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]               ; regout           ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat May 05 00:28:05 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CourseProject -c CourseProject
Info: Using vector source file "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/TestInstructionFetchAndDecodeBlock.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of TestInstructionFetchAndDecodeBlock.vwf called CourseProject.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.07 %
Info: Number of transitions in simulation is 8527
Info: Vector file TestInstructionFetchAndDecodeBlock.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Sat May 05 00:28:07 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


