#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun  6 17:37:59 2020
# Process ID: 3652
# Current directory: C:/Users/mi/Desktop/lab5_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17056 C:\Users\mi\Desktop\lab5_cpu\lab5_cpu.xpr
# Log file: C:/Users/mi/Desktop/lab5_cpu/vivado.log
# Journal file: C:/Users/mi/Desktop/lab5_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/DataMemory.xci]
export_ip_user_files -of_objects [get_files C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/DataMemory.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/DataMemory.xci] -directory C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.ip_user_files -ipstatic_source_dir C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.cache/compile_simlib/questa} {riviera=C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/InstructionMemory.xci]
export_ip_user_files -of_objects [get_files C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/InstructionMemory.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/InstructionMemory.xci] -directory C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.ip_user_files -ipstatic_source_dir C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.cache/compile_simlib/questa} {riviera=C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb.tcl
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/IF_instruction}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/ID_instruction}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/m}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/alu/a}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/alu/b}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/ram/a}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/ram/d}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/ram/clk}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/ram/we}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/ram/spo}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/ForwardC}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/MUXtoData}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/MEM_RegData1}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/MEM_MemWrite}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/WB_RegWrite}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/WB_Rd}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/MEM_Rd}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/EX_Rtd}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/EX_Rt}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/EX_Rs}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/cur_addr}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/jump}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/registers/ra0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/registers/rd0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/registers/ra1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/cpu/registers/rd1}} 
relaunch_sim
close_sim
