
*** Running vivado
    with args -log top_MAC_Test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_MAC_Test.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_MAC_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1711.199 ; gain = 85.996 ; free physical = 24216 ; free virtual = 35679
Command: link_design -top top_MAC_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.082 ; gain = 0.000 ; free physical = 23752 ; free virtual = 35274
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC/200MHz/temp_200MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC/200MHz/temp_200MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.547 ; gain = 0.000 ; free physical = 23674 ; free virtual = 35195
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2224.547 ; gain = 509.348 ; free physical = 23674 ; free virtual = 35195
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2314.328 ; gain = 89.781 ; free physical = 23659 ; free virtual = 35181

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bcb2c2d7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2708.148 ; gain = 393.820 ; free physical = 23325 ; free virtual = 34858

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bcb2c2d7

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2985.969 ; gain = 0.000 ; free physical = 23049 ; free virtual = 34586
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bcb2c2d7

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2985.969 ; gain = 0.000 ; free physical = 23049 ; free virtual = 34586
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19ce672cf

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2985.969 ; gain = 0.000 ; free physical = 23049 ; free virtual = 34586
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19ce672cf

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3017.984 ; gain = 32.016 ; free physical = 23049 ; free virtual = 34586
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19ce672cf

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3017.984 ; gain = 32.016 ; free physical = 23049 ; free virtual = 34586
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19ce672cf

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3017.984 ; gain = 32.016 ; free physical = 23049 ; free virtual = 34586
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.984 ; gain = 0.000 ; free physical = 23049 ; free virtual = 34586
Ending Logic Optimization Task | Checksum: efb5b951

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3017.984 ; gain = 32.016 ; free physical = 23049 ; free virtual = 34586

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: efb5b951

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.984 ; gain = 0.000 ; free physical = 23049 ; free virtual = 34586

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: efb5b951

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.984 ; gain = 0.000 ; free physical = 23049 ; free virtual = 34586

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.984 ; gain = 0.000 ; free physical = 23049 ; free virtual = 34586
Ending Netlist Obfuscation Task | Checksum: efb5b951

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.984 ; gain = 0.000 ; free physical = 23049 ; free virtual = 34586
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3017.984 ; gain = 793.438 ; free physical = 23049 ; free virtual = 34586
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3058.004 ; gain = 32.016 ; free physical = 23038 ; free virtual = 34575
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC/200MHz/impl_MAC_200MHz.runs/impl_1/top_MAC_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_MAC_Test_drc_opted.rpt -pb top_MAC_Test_drc_opted.pb -rpx top_MAC_Test_drc_opted.rpx
Command: report_drc -file top_MAC_Test_drc_opted.rpt -pb top_MAC_Test_drc_opted.pb -rpx top_MAC_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC/200MHz/impl_MAC_200MHz.runs/impl_1/top_MAC_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23094 ; free virtual = 34592
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 64c3b3d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23094 ; free virtual = 34592
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23094 ; free virtual = 34592

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7304902

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23083 ; free virtual = 34581

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19409c027

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23082 ; free virtual = 34580

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19409c027

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23082 ; free virtual = 34580
Phase 1 Placer Initialization | Checksum: 19409c027

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23082 ; free virtual = 34580

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e22e321d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23100 ; free virtual = 34598

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b03c4f63

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23099 ; free virtual = 34597

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a7b508ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23099 ; free virtual = 34598

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: afbdad99

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23012 ; free virtual = 34517

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 13 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 3, total 13, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 17 nets or LUTs. Breaked 13 LUTs, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22998 ; free virtual = 34498

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |              4  |                    17  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |              4  |                    17  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f56c497c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23016 ; free virtual = 34501
Phase 2.4 Global Placement Core | Checksum: 14b4c5506

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22996 ; free virtual = 34482
Phase 2 Global Placement | Checksum: 14b4c5506

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22996 ; free virtual = 34482

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: da74a508

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22995 ; free virtual = 34481

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12d59066f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22998 ; free virtual = 34484

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 197a64aad

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22998 ; free virtual = 34484

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12bfbbfae

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22998 ; free virtual = 34484

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18eaaa362

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22980 ; free virtual = 34466

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 136495a53

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22993 ; free virtual = 34480

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ec8600ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22993 ; free virtual = 34480

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 141b7eb64

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22993 ; free virtual = 34480

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 106889129

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23016 ; free virtual = 34503
Phase 3 Detail Placement | Checksum: 106889129

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23016 ; free virtual = 34503

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 104293c32

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.091 | TNS=-21.928 |
Phase 1 Physical Synthesis Initialization | Checksum: 12867505c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23016 ; free virtual = 34504
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18ee3c9e9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23016 ; free virtual = 34504
Phase 4.1.1.1 BUFG Insertion | Checksum: 104293c32

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23016 ; free virtual = 34504

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.847. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 263c6f45a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23059 ; free virtual = 34542

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23058 ; free virtual = 34542
Phase 4.1 Post Commit Optimization | Checksum: 263c6f45a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23053 ; free virtual = 34537

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 263c6f45a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23053 ; free virtual = 34537

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 263c6f45a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23053 ; free virtual = 34537
Phase 4.3 Placer Reporting | Checksum: 263c6f45a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23052 ; free virtual = 34536

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23051 ; free virtual = 34535

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23051 ; free virtual = 34535
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2006efb6b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23051 ; free virtual = 34535
Ending Placer Task | Checksum: 10de45932

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23051 ; free virtual = 34535
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23064 ; free virtual = 34548
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23053 ; free virtual = 34538
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC/200MHz/impl_MAC_200MHz.runs/impl_1/top_MAC_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_MAC_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23035 ; free virtual = 34519
INFO: [runtcl-4] Executing : report_utilization -file top_MAC_Test_utilization_placed.rpt -pb top_MAC_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_MAC_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23025 ; free virtual = 34509
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23025 ; free virtual = 34510
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.42s |  WALL: 0.19s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23025 ; free virtual = 34510

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-13.611 |
Phase 1 Physical Synthesis Initialization | Checksum: 199c7c44b

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23033 ; free virtual = 34518
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-13.611 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 199c7c44b

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 23033 ; free virtual = 34518

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-13.611 |
INFO: [Physopt 32-702] Processed net add_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net add_inst/aligned_x_1[2].  Re-placed instance add_inst/aligned_x_1_reg[2]
INFO: [Physopt 32-735] Processed net add_inst/aligned_x_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.736 | TNS=-10.770 |
INFO: [Physopt 32-663] Processed net add_inst/aligned_x_1[10].  Re-placed instance add_inst/aligned_x_1_reg[10]
INFO: [Physopt 32-735] Processed net add_inst/aligned_x_1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.711 | TNS=-10.504 |
INFO: [Physopt 32-81] Processed net add_inst/aligned_x_1[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net add_inst/aligned_x_1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.710 | TNS=-11.954 |
INFO: [Physopt 32-663] Processed net add_inst/aligned_x_1[2].  Re-placed instance add_inst/aligned_x_1_reg[2]
INFO: [Physopt 32-735] Processed net add_inst/aligned_x_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.708 | TNS=-11.610 |
INFO: [Physopt 32-81] Processed net add_inst/aligned_x_1[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net add_inst/aligned_x_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.701 | TNS=-11.763 |
INFO: [Physopt 32-663] Processed net add_inst/aligned_x_1[6].  Re-placed instance add_inst/aligned_x_1_reg[6]
INFO: [Physopt 32-735] Processed net add_inst/aligned_x_1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.701 | TNS=-12.434 |
INFO: [Physopt 32-663] Processed net add_inst/aligned_x_1[4].  Re-placed instance add_inst/aligned_x_1_reg[4]
INFO: [Physopt 32-735] Processed net add_inst/aligned_x_1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.700 | TNS=-13.030 |
INFO: [Physopt 32-663] Processed net add_inst/aligned_x_1[0].  Re-placed instance add_inst/aligned_x_1_reg[0]
INFO: [Physopt 32-735] Processed net add_inst/aligned_x_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.699 | TNS=-13.337 |
INFO: [Physopt 32-663] Processed net add_inst/aligned_x_1[9].  Re-placed instance add_inst/aligned_x_1_reg[9]
INFO: [Physopt 32-735] Processed net add_inst/aligned_x_1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.697 | TNS=-13.315 |
INFO: [Physopt 32-702] Processed net add_inst/aligned_x_1[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[35]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[40]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/aligned_x_1[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[40]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.697 | TNS=-13.315 |
Phase 3 Critical Path Optimization | Checksum: 199c7c44b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22990 ; free virtual = 34479

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.697 | TNS=-13.315 |
INFO: [Physopt 32-702] Processed net add_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/aligned_x_1[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[35]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[40]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/aligned_x_1[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_21_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net add_inst/r_mant_2_reg[40]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.697 | TNS=-13.315 |
Phase 4 Critical Path Optimization | Checksum: 199c7c44b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22973 ; free virtual = 34462
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22973 ; free virtual = 34462
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.697 | TNS=-13.315 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.150  |          0.296  |            2  |              0  |                     9  |           0  |           2  |  00:00:03  |
|  Total          |          0.150  |          0.296  |            2  |              0  |                     9  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22973 ; free virtual = 34462
Ending Physical Synthesis Task | Checksum: 165ed0e06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22973 ; free virtual = 34462
INFO: [Common 17-83] Releasing license: Implementation
171 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3136.910 ; gain = 0.000 ; free physical = 22957 ; free virtual = 34448
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC/200MHz/impl_MAC_200MHz.runs/impl_1/top_MAC_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 74c96691 ConstDB: 0 ShapeSum: 7c74cdb9 RouteDB: 0
Post Restoration Checksum: NetGraph: bcf1d9a1 NumContArr: 5c972481 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 11988fe22

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3189.465 ; gain = 50.957 ; free physical = 22715 ; free virtual = 34268

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11988fe22

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3222.465 ; gain = 83.957 ; free physical = 22676 ; free virtual = 34229

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11988fe22

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3222.465 ; gain = 83.957 ; free physical = 22676 ; free virtual = 34229
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1881af563

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3237.762 ; gain = 99.254 ; free physical = 22629 ; free virtual = 34185
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.688 | TNS=-11.527| WHS=-0.109 | THS=-6.426 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 868
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 868
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a69885fd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 22703 ; free virtual = 34231

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a69885fd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 22726 ; free virtual = 34254
Phase 3 Initial Routing | Checksum: 1b3eb0b9c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23193 ; free virtual = 34649
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                    |
+====================+===================+========================================+
| sys_clk_pin        | sys_clk_pin       | add_inst/r_mant_2_reg[25]/D            |
| sys_clk_pin        | sys_clk_pin       | add_inst/shift_count_computed_reg[1]/D |
| sys_clk_pin        | sys_clk_pin       | add_inst/r_mant_2_reg[16]/D            |
| sys_clk_pin        | sys_clk_pin       | add_inst/signe_r_3_reg/D               |
| sys_clk_pin        | sys_clk_pin       | add_inst/r_mant_2_reg[12]/D            |
+--------------------+-------------------+----------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 438
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.099 | TNS=-29.155| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 284b57169

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23290 ; free virtual = 34745

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.225 | TNS=-32.520| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a6d2c28f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23285 ; free virtual = 34741
Phase 4 Rip-up And Reroute | Checksum: 1a6d2c28f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23285 ; free virtual = 34741

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ee379b0d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23285 ; free virtual = 34741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.020 | TNS=-24.057| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21a668913

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23278 ; free virtual = 34734

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21a668913

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23278 ; free virtual = 34734
Phase 5 Delay and Skew Optimization | Checksum: 21a668913

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23278 ; free virtual = 34734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e52af867

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23278 ; free virtual = 34734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.020 | TNS=-23.716| WHS=0.152  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e52af867

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23278 ; free virtual = 34734
Phase 6 Post Hold Fix | Checksum: 1e52af867

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23278 ; free virtual = 34734

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.163207 %
  Global Horizontal Routing Utilization  = 0.207516 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1bdda346b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23278 ; free virtual = 34734

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bdda346b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 106.707 ; free physical = 23277 ; free virtual = 34732

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19ed15e11

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3261.223 ; gain = 122.715 ; free physical = 23276 ; free virtual = 34732

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.020 | TNS=-23.716| WHS=0.152  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19ed15e11

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3261.223 ; gain = 122.715 ; free physical = 23276 ; free virtual = 34732
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3261.223 ; gain = 122.715 ; free physical = 23308 ; free virtual = 34764

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
190 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3261.223 ; gain = 124.312 ; free physical = 23308 ; free virtual = 34764
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3261.223 ; gain = 0.000 ; free physical = 23295 ; free virtual = 34753
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC/200MHz/impl_MAC_200MHz.runs/impl_1/top_MAC_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_MAC_Test_drc_routed.rpt -pb top_MAC_Test_drc_routed.pb -rpx top_MAC_Test_drc_routed.rpx
Command: report_drc -file top_MAC_Test_drc_routed.rpt -pb top_MAC_Test_drc_routed.pb -rpx top_MAC_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC/200MHz/impl_MAC_200MHz.runs/impl_1/top_MAC_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_MAC_Test_methodology_drc_routed.rpt -pb top_MAC_Test_methodology_drc_routed.pb -rpx top_MAC_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_MAC_Test_methodology_drc_routed.rpt -pb top_MAC_Test_methodology_drc_routed.pb -rpx top_MAC_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC/200MHz/impl_MAC_200MHz.runs/impl_1/top_MAC_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_MAC_Test_power_routed.rpt -pb top_MAC_Test_power_summary_routed.pb -rpx top_MAC_Test_power_routed.rpx
Command: report_power -file top_MAC_Test_power_routed.rpt -pb top_MAC_Test_power_summary_routed.pb -rpx top_MAC_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
202 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_MAC_Test_route_status.rpt -pb top_MAC_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Test_timing_summary_routed.rpt -pb top_MAC_Test_timing_summary_routed.pb -rpx top_MAC_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_MAC_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_MAC_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_MAC_Test_bus_skew_routed.rpt -pb top_MAC_Test_bus_skew_routed.pb -rpx top_MAC_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 10:39:41 2025...
