v 20130925 2
C 46600 26400 1 0 0 EP4CE22E22.sym
{
T 54900 55700 5 10 1 1 0 6 1
refdes=U1
T 47000 53100 5 10 0 0 0 0 1
device=EP4CE22E22
T 47000 53300 5 10 0 0 0 0 1
footprint=TQFP144_28
}
C 55600 55100 1 0 0 io-1.sym
{
T 56500 55300 5 10 0 0 0 0 1
net=IO_76:1
T 55800 55700 5 10 0 0 0 0 1
device=none
T 56500 55200 5 10 1 1 0 1 1
value=IO_76
}
N 55600 55200 55300 55200 4
C 55600 54700 1 0 0 io-1.sym
{
T 56500 54900 5 10 0 0 0 0 1
net=IO_77:1
T 55800 55300 5 10 0 0 0 0 1
device=none
T 56500 54800 5 10 1 1 0 1 1
value=IO_77
}
N 55600 54800 55300 54800 4
C 55600 54300 1 0 0 io-1.sym
{
T 56500 54500 5 10 0 0 0 0 1
net=IO_80:1
T 55800 54900 5 10 0 0 0 0 1
device=none
T 56500 54400 5 10 1 1 0 1 1
value=IO_80
}
N 55600 54400 55300 54400 4
C 55600 53900 1 0 0 io-1.sym
{
T 56500 54100 5 10 0 0 0 0 1
net=IO_83:1
T 55800 54500 5 10 0 0 0 0 1
device=none
T 56500 54000 5 10 1 1 0 1 1
value=IO_83
}
N 55600 54000 55300 54000 4
C 55600 53500 1 0 0 io-1.sym
{
T 56500 53700 5 10 0 0 0 0 1
net=IO_85:1
T 55800 54100 5 10 0 0 0 0 1
device=none
T 56500 53600 5 10 1 1 0 1 1
value=IO_85
}
N 55600 53600 55300 53600 4
C 55600 53100 1 0 0 io-1.sym
{
T 56500 53300 5 10 0 0 0 0 1
net=IO_86:1
T 55800 53700 5 10 0 0 0 0 1
device=none
T 56500 53200 5 10 1 1 0 1 1
value=IO_86
}
N 55600 53200 55300 53200 4
C 55600 52700 1 0 0 io-1.sym
{
T 56500 52900 5 10 0 0 0 0 1
net=IO_87:1
T 55800 53300 5 10 0 0 0 0 1
device=none
T 56500 52800 5 10 1 1 0 1 1
value=IO_87
}
N 55600 52800 55300 52800 4
C 55600 52300 1 0 0 io-1.sym
{
T 56500 52500 5 10 0 0 0 0 1
net=IO_88:1
T 55800 52900 5 10 0 0 0 0 1
device=none
T 56500 52400 5 10 1 1 0 1 1
value=IO_88
}
N 55600 52400 55300 52400 4
C 55600 51900 1 0 0 io-1.sym
{
T 56500 52100 5 10 0 0 0 0 1
net=IO_89:1
T 55800 52500 5 10 0 0 0 0 1
device=none
T 56500 52000 5 10 1 1 0 1 1
value=IO_89
}
N 55600 52000 55300 52000 4
C 55600 51100 1 0 0 io-1.sym
{
T 56500 51300 5 10 0 0 0 0 1
net=IO_90:1
T 55800 51700 5 10 0 0 0 0 1
device=none
T 56500 51200 5 10 1 1 0 1 1
value=IO_90
}
N 55600 51200 55300 51200 4
C 55600 50700 1 0 0 io-1.sym
{
T 56500 50900 5 10 0 0 0 0 1
net=IO_91:1
T 55800 51300 5 10 0 0 0 0 1
device=none
T 56500 50800 5 10 1 1 0 1 1
value=IO_91
}
N 55600 50800 55300 50800 4
C 55600 50300 1 0 0 io-1.sym
{
T 56500 50500 5 10 0 0 0 0 1
net=IO_92:1
T 55800 50900 5 10 0 0 0 0 1
device=none
T 56500 50400 5 10 1 1 0 1 1
value=IO_92
}
N 55600 50400 55300 50400 4
C 55600 49900 1 0 0 io-1.sym
{
T 56500 50100 5 10 0 0 0 0 1
net=IO_94:1
T 55800 50500 5 10 0 0 0 0 1
device=none
T 56500 50000 5 10 1 1 0 1 1
value=IO_94
}
N 55600 50000 55300 50000 4
C 55600 49500 1 0 0 io-1.sym
{
T 56500 49700 5 10 0 0 0 0 1
net=IO_96:1
T 55800 50100 5 10 0 0 0 0 1
device=none
T 56500 49600 5 10 1 1 0 1 1
value=IO_96
}
N 55600 49600 55300 49600 4
C 55600 49100 1 0 0 io-1.sym
{
T 56500 49300 5 10 0 0 0 0 1
net=IO_97:1
T 55800 49700 5 10 0 0 0 0 1
device=none
T 56500 49200 5 10 1 1 0 1 1
value=IO_97
}
N 55600 49200 55300 49200 4
C 55600 48700 1 0 0 io-1.sym
{
T 56500 48900 5 10 0 0 0 0 1
net=IO_98:1
T 55800 49300 5 10 0 0 0 0 1
device=none
T 56500 48800 5 10 1 1 0 1 1
value=IO_98
}
N 55600 48800 55300 48800 4
C 55600 48300 1 0 0 io-1.sym
{
T 56500 48500 5 10 0 0 0 0 1
net=IO_99:1
T 55800 48900 5 10 0 0 0 0 1
device=none
T 56500 48400 5 10 1 1 0 1 1
value=IO_99
}
N 55600 48400 55300 48400 4
C 46400 55100 1 0 1 io-1.sym
{
T 45500 55300 5 10 0 0 0 6 1
net=IO_8:1
T 46200 55700 5 10 0 0 0 6 1
device=none
T 45500 55200 5 10 1 1 0 7 1
value=IO_8
}
N 46400 55200 46700 55200 4
C 46400 54700 1 0 1 io-1.sym
{
T 45500 54900 5 10 0 0 0 6 1
net=IO_9:1
T 46200 55300 5 10 0 0 0 6 1
device=none
T 45500 54800 5 10 1 1 0 7 1
value=IO_9
}
N 46400 54800 46700 54800 4
C 46400 54300 1 0 1 io-1.sym
{
T 45500 54500 5 10 0 0 0 6 1
net=IO_10:1
T 46200 54900 5 10 0 0 0 6 1
device=none
T 45500 54400 5 10 1 1 0 7 1
value=IO_10
}
N 46400 54400 46700 54400 4
C 46400 53900 1 0 1 io-1.sym
{
T 45500 54100 5 10 0 0 0 6 1
net=IO_11:1
T 46200 54500 5 10 0 0 0 6 1
device=none
T 45500 54000 5 10 1 1 0 7 1
value=IO_11
}
N 46400 54000 46700 54000 4
C 46400 53500 1 0 1 io-1.sym
{
T 45500 53700 5 10 0 0 0 6 1
net=IO_23:1
T 46200 54100 5 10 0 0 0 6 1
device=none
T 45500 53600 5 10 1 1 0 7 1
value=IO_23
}
N 46400 53600 46700 53600 4
C 46400 52700 1 0 1 io-1.sym
{
T 45500 52900 5 10 0 0 0 6 1
net=IO_24:1
T 46200 53300 5 10 0 0 0 6 1
device=none
T 45500 52800 5 10 1 1 0 7 1
value=IO_24
}
N 46400 52800 46700 52800 4
C 46400 52300 1 0 1 io-1.sym
{
T 45500 52500 5 10 0 0 0 6 1
net=IO_25:1
T 46200 52900 5 10 0 0 0 6 1
device=none
T 45500 52400 5 10 1 1 0 7 1
value=IO_25
}
N 46400 52400 46700 52400 4
C 46400 51900 1 0 1 io-1.sym
{
T 45500 52100 5 10 0 0 0 6 1
net=IO_28:1
T 46200 52500 5 10 0 0 0 6 1
device=none
T 45500 52000 5 10 1 1 0 7 1
value=IO_28
}
N 46400 52000 46700 52000 4
C 46400 51500 1 0 1 io-1.sym
{
T 45500 51700 5 10 0 0 0 6 1
net=IO_30:1
T 46200 52100 5 10 0 0 0 6 1
device=none
T 45500 51600 5 10 1 1 0 7 1
value=IO_30
}
N 46400 51600 46700 51600 4
C 46400 51100 1 0 1 io-1.sym
{
T 45500 51300 5 10 0 0 0 6 1
net=IO_31:1
T 46200 51700 5 10 0 0 0 6 1
device=none
T 45500 51200 5 10 1 1 0 7 1
value=IO_31
}
N 46400 51200 46700 51200 4
C 46400 50700 1 0 1 io-1.sym
{
T 45500 50900 5 10 0 0 0 6 1
net=IO_32:1
T 46200 51300 5 10 0 0 0 6 1
device=none
T 45500 50800 5 10 1 1 0 7 1
value=IO_32
}
N 46400 50800 46700 50800 4
C 46400 50300 1 0 1 io-1.sym
{
T 45500 50500 5 10 0 0 0 6 1
net=IO_33:1
T 46200 50900 5 10 0 0 0 6 1
device=none
T 45500 50400 5 10 1 1 0 7 1
value=IO_33
}
N 46400 50400 46700 50400 4
C 46400 49500 1 0 1 io-1.sym
{
T 45500 49700 5 10 0 0 0 6 1
net=IO_39:1
T 46200 50100 5 10 0 0 0 6 1
device=none
T 45500 49600 5 10 1 1 0 7 1
value=IO_39
}
N 46400 49600 46700 49600 4
C 46400 49100 1 0 1 io-1.sym
{
T 45500 49300 5 10 0 0 0 6 1
net=IO_42:1
T 46200 49700 5 10 0 0 0 6 1
device=none
T 45500 49200 5 10 1 1 0 7 1
value=IO_42
}
N 46400 49200 46700 49200 4
C 46400 48700 1 0 1 io-1.sym
{
T 45500 48900 5 10 0 0 0 6 1
net=IO_43:1
T 46200 49300 5 10 0 0 0 6 1
device=none
T 45500 48800 5 10 1 1 0 7 1
value=IO_43
}
N 46400 48800 46700 48800 4
C 46400 48300 1 0 1 io-1.sym
{
T 45500 48500 5 10 0 0 0 6 1
net=IO_44:1
T 46200 48900 5 10 0 0 0 6 1
device=none
T 45500 48400 5 10 1 1 0 7 1
value=IO_44
}
N 46400 48400 46700 48400 4
C 46400 47900 1 0 1 io-1.sym
{
T 45500 48100 5 10 0 0 0 6 1
net=IO_46:1
T 46200 48500 5 10 0 0 0 6 1
device=none
T 45500 48000 5 10 1 1 0 7 1
value=IO_46
}
N 46400 48000 46700 48000 4
C 46400 47500 1 0 1 io-1.sym
{
T 45500 47700 5 10 0 0 0 6 1
net=IO_49:1
T 46200 48100 5 10 0 0 0 6 1
device=none
T 45500 47600 5 10 1 1 0 7 1
value=IO_49
}
N 46400 47600 46700 47600 4
C 46400 47100 1 0 1 io-1.sym
{
T 45500 47300 5 10 0 0 0 6 1
net=IO_50:1
T 46200 47700 5 10 0 0 0 6 1
device=none
T 45500 47200 5 10 1 1 0 7 1
value=IO_50
}
N 46400 47200 46700 47200 4
C 46400 46700 1 0 1 io-1.sym
{
T 45500 46900 5 10 0 0 0 6 1
net=IO_51:1
T 46200 47300 5 10 0 0 0 6 1
device=none
T 45500 46800 5 10 1 1 0 7 1
value=IO_51
}
N 46400 46800 46700 46800 4
C 46400 46300 1 0 1 io-1.sym
{
T 45500 46500 5 10 0 0 0 6 1
net=IO_52:1
T 46200 46900 5 10 0 0 0 6 1
device=none
T 45500 46400 5 10 1 1 0 7 1
value=IO_52
}
N 46400 46400 46700 46400 4
C 46400 45900 1 0 1 io-1.sym
{
T 45500 46100 5 10 0 0 0 6 1
net=IO_53:1
T 46200 46500 5 10 0 0 0 6 1
device=none
T 45500 46000 5 10 1 1 0 7 1
value=IO_53
}
N 46400 46000 46700 46000 4
C 46400 45100 1 0 1 io-1.sym
{
T 45500 45300 5 10 0 0 0 6 1
net=IO_54:1
T 46200 45700 5 10 0 0 0 6 1
device=none
T 45500 45200 5 10 1 1 0 7 1
value=IO_54
}
N 46400 45200 46700 45200 4
C 46400 44700 1 0 1 io-1.sym
{
T 45500 44900 5 10 0 0 0 6 1
net=IO_55:1
T 46200 45300 5 10 0 0 0 6 1
device=none
T 45500 44800 5 10 1 1 0 7 1
value=IO_55
}
N 46400 44800 46700 44800 4
C 46400 44300 1 0 1 io-1.sym
{
T 45500 44500 5 10 0 0 0 6 1
net=IO_58:1
T 46200 44900 5 10 0 0 0 6 1
device=none
T 45500 44400 5 10 1 1 0 7 1
value=IO_58
}
N 46400 44400 46700 44400 4
C 46400 43900 1 0 1 io-1.sym
{
T 45500 44100 5 10 0 0 0 6 1
net=IO_59:1
T 46200 44500 5 10 0 0 0 6 1
device=none
T 45500 44000 5 10 1 1 0 7 1
value=IO_59
}
N 46400 44000 46700 44000 4
C 46400 43500 1 0 1 io-1.sym
{
T 45500 43700 5 10 0 0 0 6 1
net=IO_60:1
T 46200 44100 5 10 0 0 0 6 1
device=none
T 45500 43600 5 10 1 1 0 7 1
value=IO_60
}
N 46400 43600 46700 43600 4
C 46400 43100 1 0 1 io-1.sym
{
T 45500 43300 5 10 0 0 0 6 1
net=IO_64:1
T 46200 43700 5 10 0 0 0 6 1
device=none
T 45500 43200 5 10 1 1 0 7 1
value=IO_64
}
N 46400 43200 46700 43200 4
C 46400 42700 1 0 1 io-1.sym
{
T 45500 42900 5 10 0 0 0 6 1
net=IO_65:1
T 46200 43300 5 10 0 0 0 6 1
device=none
T 45500 42800 5 10 1 1 0 7 1
value=IO_65
}
N 46400 42800 46700 42800 4
C 46400 42300 1 0 1 io-1.sym
{
T 45500 42500 5 10 0 0 0 6 1
net=IO_66:1
T 46200 42900 5 10 0 0 0 6 1
device=none
T 45500 42400 5 10 1 1 0 7 1
value=IO_66
}
N 46400 42400 46700 42400 4
C 46400 41900 1 0 1 io-1.sym
{
T 45500 42100 5 10 0 0 0 6 1
net=IO_67:1
T 46200 42500 5 10 0 0 0 6 1
device=none
T 45500 42000 5 10 1 1 0 7 1
value=IO_67
}
N 46400 42000 46700 42000 4
C 46400 41500 1 0 1 io-1.sym
{
T 45500 41700 5 10 0 0 0 6 1
net=IO_68:1
T 46200 42100 5 10 0 0 0 6 1
device=none
T 45500 41600 5 10 1 1 0 7 1
value=IO_68
}
N 46400 41600 46700 41600 4
C 46400 41100 1 0 1 io-1.sym
{
T 45500 41300 5 10 0 0 0 6 1
net=IO_69:1
T 46200 41700 5 10 0 0 0 6 1
device=none
T 45500 41200 5 10 1 1 0 7 1
value=IO_69
}
N 46400 41200 46700 41200 4
C 46400 40700 1 0 1 io-1.sym
{
T 45500 40900 5 10 0 0 0 6 1
net=IO_71:1
T 46200 41300 5 10 0 0 0 6 1
device=none
T 45500 40800 5 10 1 1 0 7 1
value=IO_71
}
N 46400 40800 46700 40800 4
C 46400 40300 1 0 1 io-1.sym
{
T 45500 40500 5 10 0 0 0 6 1
net=IO_72:1
T 46200 40900 5 10 0 0 0 6 1
device=none
T 45500 40400 5 10 1 1 0 7 1
value=IO_72
}
N 46400 40400 46700 40400 4
C 55600 47900 1 0 0 io-1.sym
{
T 56500 48100 5 10 0 0 0 0 1
net=IO_101:1
T 55800 48500 5 10 0 0 0 0 1
device=none
T 56500 48000 5 10 1 1 0 1 1
value=IO_101
}
N 55600 48000 55300 48000 4
C 55600 47500 1 0 0 io-1.sym
{
T 56500 47700 5 10 0 0 0 0 1
net=IO_103:1
T 55800 48100 5 10 0 0 0 0 1
device=none
T 56500 47600 5 10 1 1 0 1 1
value=IO_103
}
N 55600 47600 55300 47600 4
C 55600 47100 1 0 0 io-1.sym
{
T 56500 47300 5 10 0 0 0 0 1
net=IO_104:1
T 55800 47700 5 10 0 0 0 0 1
device=none
T 56500 47200 5 10 1 1 0 1 1
value=IO_104
}
N 55600 47200 55300 47200 4
C 55600 46700 1 0 0 io-1.sym
{
T 56500 46900 5 10 0 0 0 0 1
net=IO_105:1
T 55800 47300 5 10 0 0 0 0 1
device=none
T 56500 46800 5 10 1 1 0 1 1
value=IO_105
}
N 55600 46800 55300 46800 4
C 55600 46300 1 0 0 io-1.sym
{
T 56500 46500 5 10 0 0 0 0 1
net=IO_106:1
T 55800 46900 5 10 0 0 0 0 1
device=none
T 56500 46400 5 10 1 1 0 1 1
value=IO_106
}
N 55600 46400 55300 46400 4
C 55600 45500 1 0 0 io-1.sym
{
T 56500 45700 5 10 0 0 0 0 1
net=IO_110:1
T 55800 46100 5 10 0 0 0 0 1
device=none
T 56500 45600 5 10 1 1 0 1 1
value=IO_110
}
N 55600 45600 55300 45600 4
C 55600 45100 1 0 0 io-1.sym
{
T 56500 45300 5 10 0 0 0 0 1
net=IO_111:1
T 55800 45700 5 10 0 0 0 0 1
device=none
T 56500 45200 5 10 1 1 0 1 1
value=IO_111
}
N 55600 45200 55300 45200 4
C 55600 44700 1 0 0 io-1.sym
{
T 56500 44900 5 10 0 0 0 0 1
net=IO_112:1
T 55800 45300 5 10 0 0 0 0 1
device=none
T 56500 44800 5 10 1 1 0 1 1
value=IO_112
}
N 55600 44800 55300 44800 4
C 55600 44300 1 0 0 io-1.sym
{
T 56500 44500 5 10 0 0 0 0 1
net=IO_113:1
T 55800 44900 5 10 0 0 0 0 1
device=none
T 56500 44400 5 10 1 1 0 1 1
value=IO_113
}
N 55600 44400 55300 44400 4
C 55600 43900 1 0 0 io-1.sym
{
T 56500 44100 5 10 0 0 0 0 1
net=IO_114:1
T 55800 44500 5 10 0 0 0 0 1
device=none
T 56500 44000 5 10 1 1 0 1 1
value=IO_114
}
N 55600 44000 55300 44000 4
C 55600 43500 1 0 0 io-1.sym
{
T 56500 43700 5 10 0 0 0 0 1
net=IO_115:1
T 55800 44100 5 10 0 0 0 0 1
device=none
T 56500 43600 5 10 1 1 0 1 1
value=IO_115
}
N 55600 43600 55300 43600 4
C 55600 43100 1 0 0 io-1.sym
{
T 56500 43300 5 10 0 0 0 0 1
net=IO_119:1
T 55800 43700 5 10 0 0 0 0 1
device=none
T 56500 43200 5 10 1 1 0 1 1
value=IO_119
}
N 55600 43200 55300 43200 4
C 55600 42700 1 0 0 io-1.sym
{
T 56500 42900 5 10 0 0 0 0 1
net=IO_120:1
T 55800 43300 5 10 0 0 0 0 1
device=none
T 56500 42800 5 10 1 1 0 1 1
value=IO_120
}
N 55600 42800 55300 42800 4
C 55600 42300 1 0 0 io-1.sym
{
T 56500 42500 5 10 0 0 0 0 1
net=IO_121:1
T 55800 42900 5 10 0 0 0 0 1
device=none
T 56500 42400 5 10 1 1 0 1 1
value=IO_121
}
N 55600 42400 55300 42400 4
C 55600 41900 1 0 0 io-1.sym
{
T 56500 42100 5 10 0 0 0 0 1
net=IO_125:1
T 55800 42500 5 10 0 0 0 0 1
device=none
T 56500 42000 5 10 1 1 0 1 1
value=IO_125
}
N 55600 42000 55300 42000 4
C 55600 41500 1 0 0 io-1.sym
{
T 56500 41700 5 10 0 0 0 0 1
net=IO_126:1
T 55800 42100 5 10 0 0 0 0 1
device=none
T 56500 41600 5 10 1 1 0 1 1
value=IO_126
}
N 55600 41600 55300 41600 4
C 55600 41100 1 0 0 io-1.sym
{
T 56500 41300 5 10 0 0 0 0 1
net=IO_127:1
T 55800 41700 5 10 0 0 0 0 1
device=none
T 56500 41200 5 10 1 1 0 1 1
value=IO_127
}
N 55600 41200 55300 41200 4
C 55600 40300 1 0 0 io-1.sym
{
T 56500 40500 5 10 0 0 0 0 1
net=IO_128:1
T 55800 40900 5 10 0 0 0 0 1
device=none
T 56500 40400 5 10 1 1 0 1 1
value=IO_128
}
N 55600 40400 55300 40400 4
C 55600 39900 1 0 0 io-1.sym
{
T 56500 40100 5 10 0 0 0 0 1
net=IO_129:1
T 55800 40500 5 10 0 0 0 0 1
device=none
T 56500 40000 5 10 1 1 0 1 1
value=IO_129
}
N 55600 40000 55300 40000 4
C 55600 39500 1 0 0 io-1.sym
{
T 56500 39700 5 10 0 0 0 0 1
net=IO_132:1
T 55800 40100 5 10 0 0 0 0 1
device=none
T 56500 39600 5 10 1 1 0 1 1
value=IO_132
}
N 55600 39600 55300 39600 4
C 55600 39100 1 0 0 io-1.sym
{
T 56500 39300 5 10 0 0 0 0 1
net=IO_133:1
T 55800 39700 5 10 0 0 0 0 1
device=none
T 56500 39200 5 10 1 1 0 1 1
value=IO_133
}
N 55600 39200 55300 39200 4
C 55600 38700 1 0 0 io-1.sym
{
T 56500 38900 5 10 0 0 0 0 1
net=IO_135:1
T 55800 39300 5 10 0 0 0 0 1
device=none
T 56500 38800 5 10 1 1 0 1 1
value=IO_135
}
N 55600 38800 55300 38800 4
C 55600 38300 1 0 0 io-1.sym
{
T 56500 38500 5 10 0 0 0 0 1
net=IO_136:1
T 55800 38900 5 10 0 0 0 0 1
device=none
T 56500 38400 5 10 1 1 0 1 1
value=IO_136
}
N 55600 38400 55300 38400 4
C 55600 37900 1 0 0 io-1.sym
{
T 56500 38100 5 10 0 0 0 0 1
net=IO_137:1
T 55800 38500 5 10 0 0 0 0 1
device=none
T 56500 38000 5 10 1 1 0 1 1
value=IO_137
}
N 55600 38000 55300 38000 4
C 55600 37500 1 0 0 io-1.sym
{
T 56500 37700 5 10 0 0 0 0 1
net=IO_141:1
T 55800 38100 5 10 0 0 0 0 1
device=none
T 56500 37600 5 10 1 1 0 1 1
value=IO_141
}
N 55600 37600 55300 37600 4
C 55600 37100 1 0 0 io-1.sym
{
T 56500 37300 5 10 0 0 0 0 1
net=IO_142:1
T 55800 37700 5 10 0 0 0 0 1
device=none
T 56500 37200 5 10 1 1 0 1 1
value=IO_142
}
N 55600 37200 55300 37200 4
C 55600 36700 1 0 0 io-1.sym
{
T 56500 36900 5 10 0 0 0 0 1
net=IO_143:1
T 55800 37300 5 10 0 0 0 0 1
device=none
T 56500 36800 5 10 1 1 0 1 1
value=IO_143
}
N 55600 36800 55300 36800 4
C 55600 36300 1 0 0 io-1.sym
{
T 56500 36500 5 10 0 0 0 0 1
net=IO_144:1
T 55800 36900 5 10 0 0 0 0 1
device=none
T 56500 36400 5 10 1 1 0 1 1
value=IO_144
}
N 55600 36400 55300 36400 4
N 48200 26500 48200 26200 4
N 48200 26200 53800 26200 4
N 53800 26200 53800 26500 4
N 48600 26500 48600 26200 4
N 49000 26500 49000 26200 4
N 49400 26500 49400 26200 4
N 49800 26500 49800 26200 4
N 50200 26500 50200 26200 4
N 50600 26500 50600 26200 4
N 51000 26500 51000 26200 4
N 51400 26500 51400 26200 4
N 51800 26500 51800 26200 4
N 52200 26500 52200 26200 4
N 52600 26500 52600 26200 4
N 53000 26500 53000 26200 4
N 53400 26500 53400 26200 4
C 50900 25900 1 0 0 gnd-1.sym
N 46700 34000 46400 34000 4
N 46400 34000 46400 27200 4
N 46400 27200 46700 27200 4
N 46700 27600 46400 27600 4
N 46700 28000 46400 28000 4
N 46700 28400 46400 28400 4
N 46700 28800 46400 28800 4
N 46700 29200 46400 29200 4
N 46700 29600 46400 29600 4
N 46700 30000 46400 30000 4
N 46700 30400 46400 30400 4
N 46700 30800 46400 30800 4
N 46700 31200 46400 31200 4
N 46700 31600 46400 31600 4
N 46700 32000 46400 32000 4
N 46700 32400 46400 32400 4
N 46700 32800 46400 32800 4
N 46700 33200 46400 33200 4
N 46700 33600 46400 33600 4
N 55300 35600 55600 35600 4
N 55600 35600 55600 31200 4
N 55600 31200 55300 31200 4
N 55300 31600 55600 31600 4
N 55300 32000 55600 32000 4
N 55300 32400 55600 32400 4
N 55300 32800 55600 32800 4
N 55300 33200 55600 33200 4
N 55300 33600 55600 33600 4
N 55300 34000 55600 34000 4
N 55300 34400 55600 34400 4
N 55300 34800 55600 34800 4
N 55300 35200 55600 35200 4
N 55300 30400 55600 30400 4
N 55600 30400 55600 29200 4
N 55600 29200 55300 29200 4
N 55300 30000 55600 30000 4
N 55300 29600 55600 29600 4
N 55300 28400 55600 28400 4
N 55600 28400 55600 27200 4
N 55600 27200 55300 27200 4
N 55300 28000 55600 28000 4
N 55300 27600 55600 27600 4
C 55500 26900 1 0 0 gnd-1.sym
C 46300 34000 1 0 0 vcc.sym
{
T 46300 35700 5 8 0 0 0 0 1
footprint=none
T 46300 35500 5 8 0 0 0 0 1
symversion=1.0
T 46300 34000 5 10 0 1 0 0 1
net=1V2:1
T 46000 34000 5 10 1 1 0 0 1
value=1V2
}
C 55500 30400 1 0 0 vcc.sym
{
T 55500 32100 5 8 0 0 0 0 1
footprint=none
T 55500 31900 5 8 0 0 0 0 1
symversion=1.0
T 55500 30400 5 10 0 1 0 0 1
net=2V5:1
T 55700 30400 5 10 1 1 0 0 1
value=2V5
}
C 55500 35600 1 0 0 vcc.sym
{
T 55500 37300 5 8 0 0 0 0 1
footprint=none
T 55500 37100 5 8 0 0 0 0 1
symversion=1.0
T 55500 35600 5 10 0 1 0 0 1
net=3V3:1
T 55700 35600 5 10 1 1 0 0 1
value=3V3
}
N 46400 39600 46700 39600 4
N 46400 39200 46700 39200 4
N 46400 38800 46700 38800 4
N 46400 38400 46700 38400 4
C 46400 37500 1 0 1 io-1.sym
{
T 45500 37700 5 10 0 0 0 6 1
net=TDI:1
T 46200 38100 5 10 0 0 0 6 1
device=none
T 45500 37600 5 10 1 1 0 7 1
value=TDI
}
N 46400 37600 46700 37600 4
C 46400 37100 1 0 1 io-1.sym
{
T 45500 37300 5 10 0 0 0 6 1
net=TCK:1
T 46200 37700 5 10 0 0 0 6 1
device=none
T 45500 37200 5 10 1 1 0 7 1
value=TCK
}
N 46400 37200 46700 37200 4
C 46400 36700 1 0 1 io-1.sym
{
T 45500 36900 5 10 0 0 0 6 1
net=TMS:1
T 46200 37300 5 10 0 0 0 6 1
device=none
T 45500 36800 5 10 1 1 0 7 1
value=TMS
}
N 46400 36800 46700 36800 4
C 46400 36300 1 0 1 io-1.sym
{
T 45500 36500 5 10 0 0 0 6 1
net=TDO:1
T 46200 36900 5 10 0 0 0 6 1
device=none
T 45500 36400 5 10 1 1 0 7 1
value=TDO
}
N 46400 36400 46700 36400 4
N 46400 35600 46700 35600 4
N 46400 35200 46700 35200 4
N 46400 34800 46700 34800 4
C 46400 39100 1 0 1 output-1.sym
{
T 46300 39400 5 10 0 0 0 6 1
device=OUTPUT
T 46400 39100 5 10 0 0 0 6 1
net=nCSO:1
T 45500 39100 5 10 1 1 0 6 1
value=nCSO
}
C 46400 39500 1 0 1 output-1.sym
{
T 46300 39800 5 10 0 0 0 6 1
device=OUTPUT
T 46400 39500 5 10 0 0 0 6 1
net=ASDO:1
T 45500 39500 5 10 1 1 0 6 1
value=ASDO
}
C 46400 38700 1 0 1 output-1.sym
{
T 46300 39000 5 10 0 0 0 6 1
device=OUTPUT
T 46400 38700 5 10 0 0 0 6 1
net=DCLK:1
T 45500 38700 5 10 1 1 0 6 1
value=DCLK
}
C 45600 38500 1 180 1 input-1.sym
{
T 45600 38200 5 10 0 0 180 6 1
device=INPUT
T 45600 38500 5 10 0 0 180 6 1
net=DATA0:1
T 45500 38300 5 10 1 1 0 6 1
value=DATA0
}
C 45600 34900 1 180 1 input-1.sym
{
T 45600 34600 5 10 0 0 180 6 1
device=INPUT
T 45600 34900 5 10 0 0 180 6 1
net=RESET:1
T 45500 34700 5 10 1 1 0 6 1
value=RESET
}
C 45600 35300 1 180 1 input-1.sym
{
T 45600 35000 5 10 0 0 180 6 1
device=INPUT
T 45600 35300 5 10 0 0 180 6 1
net=nCONFIG:1
T 45500 35100 5 10 1 1 0 6 1
value=nCONFIG
}
C 36100 50400 1 0 0 EPCS1.sym
{
T 37900 52600 5 10 1 1 0 6 1
refdes=U2
T 36500 52800 5 10 0 0 0 0 1
device=EPCS1SI8N
T 36500 53000 5 10 0 0 0 0 1
footprint=SO8
}
C 38400 52100 1 0 0 vcc.sym
{
T 38400 53800 5 8 0 0 0 0 1
footprint=none
T 38400 53600 5 8 0 0 0 0 1
symversion=1.0
T 38400 52100 5 10 0 1 0 0 1
net=3V3:1
T 38600 52100 5 10 1 1 0 0 1
value=3V3
}
N 38500 52100 38200 52100 4
N 38200 51700 38500 51700 4
N 38500 51700 38500 52100 4
C 36000 51300 1 0 1 vcc.sym
{
T 36000 53000 5 8 0 0 0 6 1
footprint=none
T 36000 52800 5 8 0 0 0 6 1
symversion=1.0
T 36000 51300 5 10 0 1 0 6 1
net=3V3:1
T 35800 51300 5 10 1 1 0 6 1
value=3V3
}
N 35900 51300 36200 51300 4
C 35600 51000 1 270 0 gnd-1.sym
N 35900 50900 36200 50900 4
C 35100 52200 1 180 1 input-1.sym
{
T 35100 51900 5 10 0 0 180 6 1
device=INPUT
T 35100 52200 5 10 0 0 180 6 1
net=nCS0:1
T 35000 52000 5 10 1 1 0 6 1
value=nCS0
}
N 35900 52100 36200 52100 4
C 39300 51400 1 180 0 input-1.sym
{
T 39300 51100 5 10 0 0 180 0 1
device=INPUT
T 39300 51400 5 10 0 0 180 0 1
net=DCLK:1
T 39400 51200 5 10 1 1 0 0 1
value=DCLK
}
N 38500 51300 38200 51300 4
C 39300 51000 1 180 0 input-1.sym
{
T 39300 50700 5 10 0 0 180 0 1
device=INPUT
T 39300 51000 5 10 0 0 180 0 1
net=ASDO:1
T 39400 50800 5 10 1 1 0 0 1
value=ASDO
}
N 38500 50900 38200 50900 4
C 35900 51600 1 0 1 output-1.sym
{
T 35800 51900 5 10 0 0 0 6 1
device=OUTPUT
T 35900 51600 5 10 0 0 0 6 1
net=DATA0:1
T 35000 51600 5 10 1 1 0 6 1
value=DATA0
}
N 35900 51700 36200 51700 4
C 36100 46000 1 0 0 EPCS128.sym
{
T 37900 49800 5 10 1 1 0 6 1
refdes=U3
T 36500 50000 5 10 0 0 0 0 1
device=EPCS128SI16N
T 36500 50200 5 10 0 0 0 0 1
footprint=SO16W
}
C 36000 49300 1 0 1 vcc.sym
{
T 36000 51000 5 8 0 0 0 6 1
footprint=none
T 36000 50800 5 8 0 0 0 6 1
symversion=1.0
T 36000 49300 5 10 0 1 0 6 1
net=3V3:1
T 35800 49300 5 10 1 1 0 6 1
value=3V3
}
N 35900 49300 36200 49300 4
N 36200 48900 35900 48900 4
N 35900 48900 35900 49300 4
C 39300 49400 1 180 0 input-1.sym
{
T 39300 49100 5 10 0 0 180 0 1
device=INPUT
T 39300 49400 5 10 0 0 180 0 1
net=ASDO:1
T 39400 49200 5 10 1 1 0 0 1
value=ASDO
}
N 38500 49300 38200 49300 4
C 39300 49000 1 180 0 input-1.sym
{
T 39300 48700 5 10 0 0 180 0 1
device=INPUT
T 39300 49000 5 10 0 0 180 0 1
net=DCLK:1
T 39400 48800 5 10 1 1 0 0 1
value=DCLK
}
N 38500 48900 38200 48900 4
C 38800 46800 1 90 0 gnd-1.sym
N 38500 46900 38200 46900 4
C 38400 46500 1 0 0 vcc.sym
{
T 38400 48200 5 8 0 0 0 0 1
footprint=none
T 38400 48000 5 8 0 0 0 0 1
symversion=1.0
T 38400 46500 5 10 0 1 0 0 1
net=3V3:1
T 38600 46500 5 10 1 1 0 0 1
value=3V3
}
N 38500 46500 38200 46500 4
C 35100 47000 1 180 1 input-1.sym
{
T 35100 46700 5 10 0 0 180 6 1
device=INPUT
T 35100 47000 5 10 0 0 180 6 1
net=nCS0:1
T 35000 46800 5 10 1 1 0 6 1
value=nCS0
}
N 35900 46900 36200 46900 4
C 35900 46400 1 0 1 output-1.sym
{
T 35800 46700 5 10 0 0 0 6 1
device=OUTPUT
T 35900 46400 5 10 0 0 0 6 1
net=DATA0:1
T 35000 46400 5 10 1 1 0 6 1
value=DATA0
}
N 35900 46500 36200 46500 4
C 36500 43000 1 0 0 header10-2.sym
{
T 36500 45000 5 10 0 1 0 0 1
device=HEADER10
T 37100 45100 5 10 1 1 0 0 1
refdes=J1
}
C 36200 43100 1 0 1 io-1.sym
{
T 35300 43300 5 10 0 0 0 6 1
net=TDI:1
T 36000 43700 5 10 0 0 0 6 1
device=none
T 35300 43200 5 10 1 1 0 7 1
value=TDI
}
N 36200 43200 36500 43200 4
C 36200 44700 1 0 1 io-1.sym
{
T 35300 44900 5 10 0 0 0 6 1
net=TCK:1
T 36000 45300 5 10 0 0 0 6 1
device=none
T 35300 44800 5 10 1 1 0 7 1
value=TCK
}
C 36200 43900 1 0 1 io-1.sym
{
T 35300 44100 5 10 0 0 0 6 1
net=TMS:1
T 36000 44500 5 10 0 0 0 6 1
device=none
T 35300 44000 5 10 1 1 0 7 1
value=TMS
}
C 36200 44300 1 0 1 io-1.sym
{
T 35300 44500 5 10 0 0 0 6 1
net=TDO:1
T 36000 44900 5 10 0 0 0 6 1
device=none
T 35300 44400 5 10 1 1 0 7 1
value=TDO
}
N 36200 44000 36500 44000 4
N 36200 44400 36500 44400 4
N 36200 44800 36500 44800 4
C 38100 44400 1 0 0 vcc.sym
{
T 38100 46100 5 8 0 0 0 0 1
footprint=none
T 38100 45900 5 8 0 0 0 0 1
symversion=1.0
T 38100 44400 5 10 0 1 0 0 1
net=3V3:1
T 38300 44400 5 10 1 1 0 0 1
value=3V3
}
N 38200 44400 37900 44400 4
C 38500 44700 1 90 0 gnd-1.sym
N 38200 44800 37900 44800 4
C 38500 43100 1 90 0 gnd-1.sym
N 38200 43200 37900 43200 4
C 30800 40300 1 0 1 jumper2.sym
{
T 29800 40100 5 8 0 0 0 6 1
device=JUMPER2
T 30400 41200 5 10 1 1 0 6 1
refdes=J2
T 30500 40100 5 8 1 1 0 6 1
footprint=PWL2
}
N 30800 40500 32200 40500 4
N 30800 40900 32200 40900 4
C 36200 39700 1 0 0 ADP3338.sym
{
T 38000 41400 5 10 1 1 0 6 1
refdes=U5
T 36600 41600 5 10 0 0 0 0 1
device=ADP3338AKC
T 36600 41800 5 10 0 0 0 0 1
footprint=SOT223
}
C 36100 34700 1 0 0 LD1117.sym
{
T 37900 36400 5 10 1 1 0 6 1
refdes=U7
T 36500 36600 5 10 0 0 0 0 1
device=LD1117
T 36500 36800 5 10 0 0 0 0 1
footprint=SOT223
}
C 37200 39500 1 0 0 gnd-1.sym
C 37100 34500 1 0 0 gnd-1.sym
C 32100 39700 1 0 0 BNX016.sym
{
T 32500 41600 5 10 0 0 0 0 1
device=BNX016
T 32500 41800 5 10 0 0 0 0 1
footprint=BNX016_Murata
T 33900 41400 5 10 1 1 0 6 1
refdes=U4
}
N 34200 39800 34200 40500 4
N 33000 39800 34200 39800 4
C 36200 37400 1 0 0 lp2985.sym
{
T 37900 39100 5 10 1 1 0 6 1
refdes=U6
T 36500 39300 5 10 0 0 0 0 1
device=LP2985
T 36500 39500 5 10 0 0 0 0 1
footprint=SOT23
}
C 36000 35900 1 0 1 vcc.sym
{
T 36000 37600 5 8 0 0 0 6 1
footprint=none
T 36000 37400 5 8 0 0 0 6 1
symversion=1.0
T 36000 35900 5 10 0 1 0 6 1
net=3V3:1
T 35800 35900 5 10 1 1 0 6 1
value=3V3
}
N 35900 35900 36200 35900 4
C 39500 40000 1 90 0 capacitor-1.sym
{
T 38800 40200 5 10 0 0 90 0 1
device=CAPACITOR
T 38600 40200 5 10 0 0 90 0 1
symversion=0.1
T 39500 40000 5 10 0 1 0 0 1
footprint=0603
T 39300 40500 5 10 1 1 0 0 1
refdes=C1
T 39300 40200 5 10 1 1 0 0 1
value=1u
}
C 40100 40000 1 90 0 resistor-2.sym
{
T 39750 40400 5 10 0 0 90 0 1
device=RESISTOR
T 40100 40000 5 10 0 1 0 0 1
footprint=0603
T 40100 40500 5 10 1 1 0 0 1
refdes=R1
T 40100 40200 5 10 1 1 0 0 1
value=3k3
}
C 39900 40000 1 270 0 led-2.sym
{
T 40500 39900 5 10 0 0 270 0 1
device=LED
T 39900 40000 5 10 0 1 0 0 1
footprint=0603
T 39900 39500 5 10 1 1 0 8 1
refdes=D2
}
C 39500 40900 1 0 0 testpt-1.sym
{
T 39900 41800 5 10 0 0 0 0 1
device=TESTPOINT
T 39900 41600 5 10 0 0 0 0 1
footprint=testpt
T 39600 41300 5 10 1 1 0 0 1
refdes=TP1
}
N 38300 40900 40300 40900 4
N 38600 40900 38600 40500 4
N 38600 40500 38300 40500 4
C 36000 40000 1 90 0 capacitor-1.sym
{
T 35300 40200 5 10 0 0 90 0 1
device=CAPACITOR
T 35100 40200 5 10 0 0 90 0 1
symversion=0.1
T 36000 40000 5 10 0 1 0 0 1
footprint=0603
T 35800 40500 5 10 1 1 0 0 1
refdes=C2
T 35800 40200 5 10 1 1 0 0 1
value=1u
}
C 39200 39700 1 0 0 gnd-1.sym
C 39900 38800 1 0 0 gnd-1.sym
C 35700 39700 1 0 0 gnd-1.sym
N 34200 40900 36300 40900 4
C 40200 40900 1 0 0 vcc.sym
{
T 40200 42600 5 8 0 0 0 0 1
footprint=none
T 40200 42400 5 8 0 0 0 0 1
symversion=1.0
T 40200 40900 5 10 0 1 0 0 1
net=3V3:1
T 40400 40900 5 10 1 1 0 0 1
value=3V3
}
C 39500 35000 1 90 0 capacitor-1.sym
{
T 38800 35200 5 10 0 0 90 0 1
device=CAPACITOR
T 38600 35200 5 10 0 0 90 0 1
symversion=0.1
T 39500 35000 5 10 0 1 0 0 1
footprint=0603
T 39300 35500 5 10 1 1 0 0 1
refdes=C3
T 39300 35200 5 10 1 1 0 0 1
value=1u
}
C 38800 35900 1 0 0 testpt-1.sym
{
T 39200 36800 5 10 0 0 0 0 1
device=TESTPOINT
T 39200 36600 5 10 0 0 0 0 1
footprint=testpt
T 38900 36300 5 10 1 1 0 0 1
refdes=TP2
}
C 39200 34700 1 0 0 gnd-1.sym
C 39500 35900 1 0 0 vcc.sym
{
T 39500 37600 5 8 0 0 0 0 1
footprint=none
T 39500 37400 5 8 0 0 0 0 1
symversion=1.0
T 39500 35900 5 10 0 1 0 0 1
net=1V2:1
T 39700 35900 5 10 1 1 0 0 1
value=1V2
}
N 39600 35900 38200 35900 4
C 35100 37700 1 90 0 capacitor-1.sym
{
T 34400 37900 5 10 0 0 90 0 1
device=CAPACITOR
T 34200 37900 5 10 0 0 90 0 1
symversion=0.1
T 35100 37700 5 10 0 1 0 0 1
footprint=0603
T 34900 38200 5 10 1 1 0 0 1
refdes=C4
T 34900 37900 5 10 1 1 0 0 1
value=1u
}
C 34800 37400 1 0 0 gnd-1.sym
C 35600 38300 1 270 0 gnd-1.sym
N 35900 38200 36200 38200 4
N 34900 38600 36200 38600 4
N 34900 38600 34900 40900 4
N 35400 38600 35400 37800 4
N 35400 37800 36200 37800 4
C 38700 36900 1 90 0 capacitor-1.sym
{
T 38000 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 37800 37100 5 10 0 0 90 0 1
symversion=0.1
T 38700 36900 5 10 0 1 0 0 1
footprint=0603
T 38500 37400 5 10 1 1 0 0 1
refdes=C5
T 38500 37100 5 10 1 1 0 0 1
value=0.01u
}
N 38500 37800 38200 37800 4
C 38400 36600 1 0 0 gnd-1.sym
C 39200 37700 1 90 0 capacitor-1.sym
{
T 38500 37900 5 10 0 0 90 0 1
device=CAPACITOR
T 38300 37900 5 10 0 0 90 0 1
symversion=0.1
T 39200 37700 5 10 0 1 0 0 1
footprint=0603
T 39000 38200 5 10 1 1 0 0 1
refdes=C6
T 39000 37900 5 10 1 1 0 0 1
value=2.2u
}
C 38900 37400 1 0 0 gnd-1.sym
N 38200 38600 39300 38600 4
C 39200 38600 1 0 0 vcc.sym
{
T 39200 40300 5 8 0 0 0 0 1
footprint=none
T 39200 40100 5 8 0 0 0 0 1
symversion=1.0
T 39200 38600 5 10 0 1 0 0 1
net=2V5:1
T 39400 38600 5 10 1 1 0 0 1
value=2V5
}
C 64500 33200 1 0 0 header10-2.sym
{
T 64500 35200 5 10 0 1 0 0 1
device=HEADER10
T 65100 35300 5 10 1 1 0 0 1
refdes=J4
}
C 64500 30200 1 0 0 header10-2.sym
{
T 64500 32200 5 10 0 1 0 0 1
device=HEADER10
T 65100 32300 5 10 1 1 0 0 1
refdes=J5
}
C 64500 45300 1 0 0 header40-2.sym
{
T 64750 53800 5 10 0 1 0 0 1
device=HEADER40
T 65100 53400 5 10 1 1 0 0 1
refdes=J3
}
C 34100 39500 1 0 0 gnd-1.sym
C 66500 51000 1 90 0 gnd-1.sym
N 66200 51100 65900 51100 4
C 66500 47400 1 90 0 gnd-1.sym
N 66200 47500 65900 47500 4
C 64500 36200 1 0 0 header40-2.sym
{
T 64750 44700 5 10 0 1 0 0 1
device=HEADER40
T 65100 44300 5 10 1 1 0 0 1
refdes=J7
}
C 66500 38300 1 90 0 gnd-1.sym
N 66200 38400 65900 38400 4
C 66500 41900 1 90 0 gnd-1.sym
N 66200 42000 65900 42000 4
C 64200 47600 1 180 0 resistor-2.sym
{
T 63800 47250 5 10 0 0 180 0 1
device=RESISTOR
T 64200 47600 5 10 0 1 90 0 1
footprint=0603
T 63700 47800 5 10 1 1 180 0 1
refdes=R3
T 64100 47800 5 10 1 1 180 0 1
value=DNI
}
N 64200 47500 64500 47500 4
C 31500 40900 1 0 0 vcc.sym
{
T 31500 42600 5 8 0 0 0 0 1
footprint=none
T 31500 42400 5 8 0 0 0 0 1
symversion=1.0
T 31500 40900 5 10 0 1 0 0 1
net=5V5:1
T 31700 40900 5 10 1 1 0 0 1
value=5V5
}
C 63100 47500 1 0 1 vcc.sym
{
T 63100 49200 5 8 0 0 0 6 1
footprint=none
T 63100 49000 5 8 0 0 0 6 1
symversion=1.0
T 63100 47500 5 10 0 1 0 6 1
net=5V5:1
T 62900 47500 5 10 1 1 0 6 1
value=5V5
}
N 63000 47500 63300 47500 4
C 64200 51200 1 180 0 resistor-2.sym
{
T 63800 50850 5 10 0 0 180 0 1
device=RESISTOR
T 64200 51200 5 10 0 1 90 0 1
footprint=0603
T 63700 51400 5 10 1 1 180 0 1
refdes=R4
T 64100 51400 5 10 1 1 180 0 1
value=DNI
}
C 63100 51100 1 0 1 vcc.sym
{
T 63100 52800 5 8 0 0 0 6 1
footprint=none
T 63100 52600 5 8 0 0 0 6 1
symversion=1.0
T 63100 51100 5 10 0 1 0 6 1
net=5V5:1
T 62900 51100 5 10 1 1 0 6 1
value=5V5
}
N 63000 51100 63300 51100 4
N 64200 51100 64500 51100 4
C 64200 42100 1 180 0 resistor-2.sym
{
T 63800 41750 5 10 0 0 180 0 1
device=RESISTOR
T 64200 42100 5 10 0 1 90 0 1
footprint=0603
T 63700 42300 5 10 1 1 180 0 1
refdes=R5
T 64100 42300 5 10 1 1 180 0 1
value=DNI
}
C 63100 42000 1 0 1 vcc.sym
{
T 63100 43700 5 8 0 0 0 6 1
footprint=none
T 63100 43500 5 8 0 0 0 6 1
symversion=1.0
T 63100 42000 5 10 0 1 0 6 1
net=5V5:1
T 62900 42000 5 10 1 1 0 6 1
value=5V5
}
N 63000 42000 63300 42000 4
N 64200 42000 64500 42000 4
C 64200 38500 1 180 0 resistor-2.sym
{
T 63800 38150 5 10 0 0 180 0 1
device=RESISTOR
T 64200 38500 5 10 0 1 90 0 1
footprint=0603
T 63700 38700 5 10 1 1 180 0 1
refdes=R6
T 64100 38700 5 10 1 1 180 0 1
value=DNI
}
C 63100 38400 1 0 1 vcc.sym
{
T 63100 40100 5 8 0 0 0 6 1
footprint=none
T 63100 39900 5 8 0 0 0 6 1
symversion=1.0
T 63100 38400 5 10 0 1 0 6 1
net=5V5:1
T 62900 38400 5 10 1 1 0 6 1
value=5V5
}
N 63000 38400 63300 38400 4
N 64200 38400 64500 38400 4
C 64200 53000 1 0 1 io-1.sym
{
T 63300 53200 5 10 0 0 0 6 1
net=IO_8:1
T 64000 53600 5 10 0 0 0 6 1
device=none
T 63300 53100 5 10 1 1 0 7 1
value=IO_8
}
C 66200 53000 1 0 0 io-1.sym
{
T 67100 53200 5 10 0 0 0 0 1
net=IO_9:1
T 66400 53600 5 10 0 0 0 0 1
device=none
T 67100 53100 5 10 1 1 0 1 1
value=IO_9
}
C 64200 52600 1 0 1 io-1.sym
{
T 63300 52800 5 10 0 0 0 6 1
net=IO_10:1
T 64000 53200 5 10 0 0 0 6 1
device=none
T 63300 52700 5 10 1 1 0 7 1
value=IO_10
}
C 66200 52600 1 0 0 io-1.sym
{
T 67100 52800 5 10 0 0 0 0 1
net=IO_11:1
T 66400 53200 5 10 0 0 0 0 1
device=none
T 67100 52700 5 10 1 1 0 1 1
value=IO_11
}
C 64200 52200 1 0 1 io-1.sym
{
T 63300 52400 5 10 0 0 0 6 1
net=IO_23:1
T 64000 52800 5 10 0 0 0 6 1
device=none
T 63300 52300 5 10 1 1 0 7 1
value=IO_23
}
N 66200 53100 65900 53100 4
N 64200 53100 64500 53100 4
N 64200 52700 64500 52700 4
N 66200 52700 65900 52700 4
N 64200 52300 64500 52300 4
C 66200 52200 1 0 0 io-1.sym
{
T 67100 52400 5 10 0 0 0 0 1
net=IO_24:1
T 66400 52800 5 10 0 0 0 0 1
device=none
T 67100 52300 5 10 1 1 0 1 1
value=IO_24
}
C 64200 51800 1 0 1 io-1.sym
{
T 63300 52000 5 10 0 0 0 6 1
net=IO_25:1
T 64000 52400 5 10 0 0 0 6 1
device=none
T 63300 51900 5 10 1 1 0 7 1
value=IO_25
}
C 66200 51800 1 0 0 io-1.sym
{
T 67100 52000 5 10 0 0 0 0 1
net=IO_28:1
T 66400 52400 5 10 0 0 0 0 1
device=none
T 67100 51900 5 10 1 1 0 1 1
value=IO_28
}
C 64200 51400 1 0 1 io-1.sym
{
T 63300 51600 5 10 0 0 0 6 1
net=IO_30:1
T 64000 52000 5 10 0 0 0 6 1
device=none
T 63300 51500 5 10 1 1 0 7 1
value=IO_30
}
C 66200 51400 1 0 0 io-1.sym
{
T 67100 51600 5 10 0 0 0 0 1
net=IO_31:1
T 66400 52000 5 10 0 0 0 0 1
device=none
T 67100 51500 5 10 1 1 0 1 1
value=IO_31
}
C 64200 50600 1 0 1 io-1.sym
{
T 63300 50800 5 10 0 0 0 6 1
net=IO_32:1
T 64000 51200 5 10 0 0 0 6 1
device=none
T 63300 50700 5 10 1 1 0 7 1
value=IO_32
}
C 66200 50600 1 0 0 io-1.sym
{
T 67100 50800 5 10 0 0 0 0 1
net=IO_33:1
T 66400 51200 5 10 0 0 0 0 1
device=none
T 67100 50700 5 10 1 1 0 1 1
value=IO_33
}
N 66200 52300 65900 52300 4
N 64200 51900 64500 51900 4
N 66200 51900 65900 51900 4
N 64200 51500 64500 51500 4
N 66200 51500 65900 51500 4
N 64200 50700 64500 50700 4
N 66200 50700 65900 50700 4
C 64200 50200 1 0 1 io-1.sym
{
T 63300 50400 5 10 0 0 0 6 1
net=IO_39:1
T 64000 50800 5 10 0 0 0 6 1
device=none
T 63300 50300 5 10 1 1 0 7 1
value=IO_39
}
C 66200 50200 1 0 0 io-1.sym
{
T 67100 50400 5 10 0 0 0 0 1
net=IO_42:1
T 66400 50800 5 10 0 0 0 0 1
device=none
T 67100 50300 5 10 1 1 0 1 1
value=IO_42
}
C 64200 49800 1 0 1 io-1.sym
{
T 63300 50000 5 10 0 0 0 6 1
net=IO_43:1
T 64000 50400 5 10 0 0 0 6 1
device=none
T 63300 49900 5 10 1 1 0 7 1
value=IO_43
}
C 66200 49800 1 0 0 io-1.sym
{
T 67100 50000 5 10 0 0 0 0 1
net=IO_44:1
T 66400 50400 5 10 0 0 0 0 1
device=none
T 67100 49900 5 10 1 1 0 1 1
value=IO_44
}
C 64200 49400 1 0 1 io-1.sym
{
T 63300 49600 5 10 0 0 0 6 1
net=IO_46:1
T 64000 50000 5 10 0 0 0 6 1
device=none
T 63300 49500 5 10 1 1 0 7 1
value=IO_46
}
C 66200 49400 1 0 0 io-1.sym
{
T 67100 49600 5 10 0 0 0 0 1
net=IO_49:1
T 66400 50000 5 10 0 0 0 0 1
device=none
T 67100 49500 5 10 1 1 0 1 1
value=IO_49
}
C 64200 49000 1 0 1 io-1.sym
{
T 63300 49200 5 10 0 0 0 6 1
net=IO_50:1
T 64000 49600 5 10 0 0 0 6 1
device=none
T 63300 49100 5 10 1 1 0 7 1
value=IO_50
}
C 66200 49000 1 0 0 io-1.sym
{
T 67100 49200 5 10 0 0 0 0 1
net=IO_51:1
T 66400 49600 5 10 0 0 0 0 1
device=none
T 67100 49100 5 10 1 1 0 1 1
value=IO_51
}
C 64200 48600 1 0 1 io-1.sym
{
T 63300 48800 5 10 0 0 0 6 1
net=IO_52:1
T 64000 49200 5 10 0 0 0 6 1
device=none
T 63300 48700 5 10 1 1 0 7 1
value=IO_52
}
C 66200 48600 1 0 0 io-1.sym
{
T 67100 48800 5 10 0 0 0 0 1
net=IO_53:1
T 66400 49200 5 10 0 0 0 0 1
device=none
T 67100 48700 5 10 1 1 0 1 1
value=IO_53
}
N 66200 50300 65900 50300 4
N 64200 50300 64500 50300 4
N 64200 49900 64500 49900 4
N 66200 49900 65900 49900 4
N 64200 49500 64500 49500 4
N 66200 49500 65900 49500 4
N 64200 49100 64500 49100 4
N 66200 49100 65900 49100 4
N 64200 48700 64500 48700 4
N 66200 48700 65900 48700 4
C 64200 48200 1 0 1 io-1.sym
{
T 63300 48400 5 10 0 0 0 6 1
net=IO_54:1
T 64000 48800 5 10 0 0 0 6 1
device=none
T 63300 48300 5 10 1 1 0 7 1
value=IO_54
}
C 66200 48200 1 0 0 io-1.sym
{
T 67100 48400 5 10 0 0 0 0 1
net=IO_55:1
T 66400 48800 5 10 0 0 0 0 1
device=none
T 67100 48300 5 10 1 1 0 1 1
value=IO_55
}
C 64200 47800 1 0 1 io-1.sym
{
T 63300 48000 5 10 0 0 0 6 1
net=IO_58:1
T 64000 48400 5 10 0 0 0 6 1
device=none
T 63300 47900 5 10 1 1 0 7 1
value=IO_58
}
C 66200 47800 1 0 0 io-1.sym
{
T 67100 48000 5 10 0 0 0 0 1
net=IO_59:1
T 66400 48400 5 10 0 0 0 0 1
device=none
T 67100 47900 5 10 1 1 0 1 1
value=IO_59
}
C 64200 47000 1 0 1 io-1.sym
{
T 63300 47200 5 10 0 0 0 6 1
net=IO_60:1
T 64000 47600 5 10 0 0 0 6 1
device=none
T 63300 47100 5 10 1 1 0 7 1
value=IO_60
}
C 66200 47000 1 0 0 io-1.sym
{
T 67100 47200 5 10 0 0 0 0 1
net=IO_64:1
T 66400 47600 5 10 0 0 0 0 1
device=none
T 67100 47100 5 10 1 1 0 1 1
value=IO_64
}
C 64200 46600 1 0 1 io-1.sym
{
T 63300 46800 5 10 0 0 0 6 1
net=IO_65:1
T 64000 47200 5 10 0 0 0 6 1
device=none
T 63300 46700 5 10 1 1 0 7 1
value=IO_65
}
C 66200 46600 1 0 0 io-1.sym
{
T 67100 46800 5 10 0 0 0 0 1
net=IO_66:1
T 66400 47200 5 10 0 0 0 0 1
device=none
T 67100 46700 5 10 1 1 0 1 1
value=IO_66
}
C 64200 46200 1 0 1 io-1.sym
{
T 63300 46400 5 10 0 0 0 6 1
net=IO_67:1
T 64000 46800 5 10 0 0 0 6 1
device=none
T 63300 46300 5 10 1 1 0 7 1
value=IO_67
}
C 66200 46200 1 0 0 io-1.sym
{
T 67100 46400 5 10 0 0 0 0 1
net=IO_68:1
T 66400 46800 5 10 0 0 0 0 1
device=none
T 67100 46300 5 10 1 1 0 1 1
value=IO_68
}
C 64200 45800 1 0 1 io-1.sym
{
T 63300 46000 5 10 0 0 0 6 1
net=IO_69:1
T 64000 46400 5 10 0 0 0 6 1
device=none
T 63300 45900 5 10 1 1 0 7 1
value=IO_69
}
C 66200 45800 1 0 0 io-1.sym
{
T 67100 46000 5 10 0 0 0 0 1
net=IO_71:1
T 66400 46400 5 10 0 0 0 0 1
device=none
T 67100 45900 5 10 1 1 0 1 1
value=IO_71
}
C 64200 45400 1 0 1 io-1.sym
{
T 63300 45600 5 10 0 0 0 6 1
net=IO_72:1
T 64000 46000 5 10 0 0 0 6 1
device=none
T 63300 45500 5 10 1 1 0 7 1
value=IO_72
}
N 64200 48300 64500 48300 4
N 66200 48300 65900 48300 4
N 64200 47900 64500 47900 4
N 66200 47900 65900 47900 4
N 64200 47100 64500 47100 4
N 66200 47100 65900 47100 4
N 64200 46700 64500 46700 4
N 66200 46700 65900 46700 4
N 64200 46300 64500 46300 4
N 66200 46300 65900 46300 4
N 64200 45900 64500 45900 4
N 66200 45900 65900 45900 4
N 64200 45500 64500 45500 4
C 64200 43900 1 0 1 io-1.sym
{
T 63300 44100 5 10 0 0 0 6 1
net=IO_76:1
T 64000 44500 5 10 0 0 0 6 1
device=none
T 63300 44000 5 10 1 1 0 7 1
value=IO_76
}
C 66200 43900 1 0 0 io-1.sym
{
T 67100 44100 5 10 0 0 0 0 1
net=IO_77:1
T 66400 44500 5 10 0 0 0 0 1
device=none
T 67100 44000 5 10 1 1 0 1 1
value=IO_77
}
C 64200 43500 1 0 1 io-1.sym
{
T 63300 43700 5 10 0 0 0 6 1
net=IO_80:1
T 64000 44100 5 10 0 0 0 6 1
device=none
T 63300 43600 5 10 1 1 0 7 1
value=IO_80
}
C 66200 43500 1 0 0 io-1.sym
{
T 67100 43700 5 10 0 0 0 0 1
net=IO_83:1
T 66400 44100 5 10 0 0 0 0 1
device=none
T 67100 43600 5 10 1 1 0 1 1
value=IO_83
}
C 64200 43100 1 0 1 io-1.sym
{
T 63300 43300 5 10 0 0 0 6 1
net=IO_85:1
T 64000 43700 5 10 0 0 0 6 1
device=none
T 63300 43200 5 10 1 1 0 7 1
value=IO_85
}
C 66200 43100 1 0 0 io-1.sym
{
T 67100 43300 5 10 0 0 0 0 1
net=IO_86:1
T 66400 43700 5 10 0 0 0 0 1
device=none
T 67100 43200 5 10 1 1 0 1 1
value=IO_86
}
C 64200 42700 1 0 1 io-1.sym
{
T 63300 42900 5 10 0 0 0 6 1
net=IO_87:1
T 64000 43300 5 10 0 0 0 6 1
device=none
T 63300 42800 5 10 1 1 0 7 1
value=IO_87
}
C 66200 42700 1 0 0 io-1.sym
{
T 67100 42900 5 10 0 0 0 0 1
net=IO_88:1
T 66400 43300 5 10 0 0 0 0 1
device=none
T 67100 42800 5 10 1 1 0 1 1
value=IO_88
}
C 64200 42300 1 0 1 io-1.sym
{
T 63300 42500 5 10 0 0 0 6 1
net=IO_89:1
T 64000 42900 5 10 0 0 0 6 1
device=none
T 63300 42400 5 10 1 1 0 7 1
value=IO_89
}
N 64200 44000 64500 44000 4
N 66200 44000 65900 44000 4
N 64200 43600 64500 43600 4
N 66200 43600 65900 43600 4
N 64200 43200 64500 43200 4
N 66200 43200 65900 43200 4
N 64200 42800 64500 42800 4
N 66200 42800 65900 42800 4
N 64200 42400 64500 42400 4
C 66200 42300 1 0 0 io-1.sym
{
T 67100 42500 5 10 0 0 0 0 1
net=IO_90:1
T 66400 42900 5 10 0 0 0 0 1
device=none
T 67100 42400 5 10 1 1 0 1 1
value=IO_90
}
C 64200 41500 1 0 1 io-1.sym
{
T 63300 41700 5 10 0 0 0 6 1
net=IO_91:1
T 64000 42100 5 10 0 0 0 6 1
device=none
T 63300 41600 5 10 1 1 0 7 1
value=IO_91
}
C 66200 41500 1 0 0 io-1.sym
{
T 67100 41700 5 10 0 0 0 0 1
net=IO_92:1
T 66400 42100 5 10 0 0 0 0 1
device=none
T 67100 41600 5 10 1 1 0 1 1
value=IO_92
}
C 64200 41100 1 0 1 io-1.sym
{
T 63300 41300 5 10 0 0 0 6 1
net=IO_94:1
T 64000 41700 5 10 0 0 0 6 1
device=none
T 63300 41200 5 10 1 1 0 7 1
value=IO_94
}
C 66200 41100 1 0 0 io-1.sym
{
T 67100 41300 5 10 0 0 0 0 1
net=IO_96:1
T 66400 41700 5 10 0 0 0 0 1
device=none
T 67100 41200 5 10 1 1 0 1 1
value=IO_96
}
C 64200 40700 1 0 1 io-1.sym
{
T 63300 40900 5 10 0 0 0 6 1
net=IO_97:1
T 64000 41300 5 10 0 0 0 6 1
device=none
T 63300 40800 5 10 1 1 0 7 1
value=IO_97
}
C 66200 40700 1 0 0 io-1.sym
{
T 67100 40900 5 10 0 0 0 0 1
net=IO_98:1
T 66400 41300 5 10 0 0 0 0 1
device=none
T 67100 40800 5 10 1 1 0 1 1
value=IO_98
}
C 64200 40300 1 0 1 io-1.sym
{
T 63300 40500 5 10 0 0 0 6 1
net=IO_99:1
T 64000 40900 5 10 0 0 0 6 1
device=none
T 63300 40400 5 10 1 1 0 7 1
value=IO_99
}
C 66200 40300 1 0 0 io-1.sym
{
T 67100 40500 5 10 0 0 0 0 1
net=IO_101:1
T 66400 40900 5 10 0 0 0 0 1
device=none
T 67100 40400 5 10 1 1 0 1 1
value=IO_101
}
C 64200 39900 1 0 1 io-1.sym
{
T 63300 40100 5 10 0 0 0 6 1
net=IO_103:1
T 64000 40500 5 10 0 0 0 6 1
device=none
T 63300 40000 5 10 1 1 0 7 1
value=IO_103
}
C 66200 39900 1 0 0 io-1.sym
{
T 67100 40100 5 10 0 0 0 0 1
net=IO_104:1
T 66400 40500 5 10 0 0 0 0 1
device=none
T 67100 40000 5 10 1 1 0 1 1
value=IO_104
}
C 64200 39500 1 0 1 io-1.sym
{
T 63300 39700 5 10 0 0 0 6 1
net=IO_105:1
T 64000 40100 5 10 0 0 0 6 1
device=none
T 63300 39600 5 10 1 1 0 7 1
value=IO_105
}
C 66200 39500 1 0 0 io-1.sym
{
T 67100 39700 5 10 0 0 0 0 1
net=IO_106:1
T 66400 40100 5 10 0 0 0 0 1
device=none
T 67100 39600 5 10 1 1 0 1 1
value=IO_106
}
N 66200 42400 65900 42400 4
N 64200 41600 64500 41600 4
N 66200 41600 65900 41600 4
N 64200 41200 64500 41200 4
N 66200 41200 65900 41200 4
N 64200 40800 64500 40800 4
N 66200 40800 65900 40800 4
N 64200 40400 64500 40400 4
N 66200 40400 65900 40400 4
N 64200 40000 64500 40000 4
N 66200 40000 65900 40000 4
N 64200 39600 64500 39600 4
N 66200 39600 65900 39600 4
C 64200 39100 1 0 1 io-1.sym
{
T 63300 39300 5 10 0 0 0 6 1
net=IO_110:1
T 64000 39700 5 10 0 0 0 6 1
device=none
T 63300 39200 5 10 1 1 0 7 1
value=IO_110
}
C 66200 39100 1 0 0 io-1.sym
{
T 67100 39300 5 10 0 0 0 0 1
net=IO_111:1
T 66400 39700 5 10 0 0 0 0 1
device=none
T 67100 39200 5 10 1 1 0 1 1
value=IO_111
}
C 64200 38700 1 0 1 io-1.sym
{
T 63300 38900 5 10 0 0 0 6 1
net=IO_112:1
T 64000 39300 5 10 0 0 0 6 1
device=none
T 63300 38800 5 10 1 1 0 7 1
value=IO_112
}
C 66200 38700 1 0 0 io-1.sym
{
T 67100 38900 5 10 0 0 0 0 1
net=IO_113:1
T 66400 39300 5 10 0 0 0 0 1
device=none
T 67100 38800 5 10 1 1 0 1 1
value=IO_113
}
C 64200 37900 1 0 1 io-1.sym
{
T 63300 38100 5 10 0 0 0 6 1
net=IO_114:1
T 64000 38500 5 10 0 0 0 6 1
device=none
T 63300 38000 5 10 1 1 0 7 1
value=IO_114
}
C 66200 37900 1 0 0 io-1.sym
{
T 67100 38100 5 10 0 0 0 0 1
net=IO_115:1
T 66400 38500 5 10 0 0 0 0 1
device=none
T 67100 38000 5 10 1 1 0 1 1
value=IO_115
}
C 64200 37500 1 0 1 io-1.sym
{
T 63300 37700 5 10 0 0 0 6 1
net=IO_119:1
T 64000 38100 5 10 0 0 0 6 1
device=none
T 63300 37600 5 10 1 1 0 7 1
value=IO_119
}
C 66200 37500 1 0 0 io-1.sym
{
T 67100 37700 5 10 0 0 0 0 1
net=IO_120:1
T 66400 38100 5 10 0 0 0 0 1
device=none
T 67100 37600 5 10 1 1 0 1 1
value=IO_120
}
C 64200 37100 1 0 1 io-1.sym
{
T 63300 37300 5 10 0 0 0 6 1
net=IO_121:1
T 64000 37700 5 10 0 0 0 6 1
device=none
T 63300 37200 5 10 1 1 0 7 1
value=IO_121
}
C 66200 37100 1 0 0 io-1.sym
{
T 67100 37300 5 10 0 0 0 0 1
net=IO_125:1
T 66400 37700 5 10 0 0 0 0 1
device=none
T 67100 37200 5 10 1 1 0 1 1
value=IO_125
}
C 64200 36700 1 0 1 io-1.sym
{
T 63300 36900 5 10 0 0 0 6 1
net=IO_126:1
T 64000 37300 5 10 0 0 0 6 1
device=none
T 63300 36800 5 10 1 1 0 7 1
value=IO_126
}
C 66200 36700 1 0 0 io-1.sym
{
T 67100 36900 5 10 0 0 0 0 1
net=IO_127:1
T 66400 37300 5 10 0 0 0 0 1
device=none
T 67100 36800 5 10 1 1 0 1 1
value=IO_127
}
N 64200 39200 64500 39200 4
N 66200 39200 65900 39200 4
N 64200 38800 64500 38800 4
N 66200 38800 65900 38800 4
N 64200 38000 64500 38000 4
N 66200 38000 65900 38000 4
N 64200 37600 64500 37600 4
N 66200 37600 65900 37600 4
N 64200 37200 64500 37200 4
N 66200 37200 65900 37200 4
N 64200 36800 64500 36800 4
N 66200 36800 65900 36800 4
C 64200 36300 1 0 1 io-1.sym
{
T 63300 36500 5 10 0 0 0 6 1
net=IO_128:1
T 64000 36900 5 10 0 0 0 6 1
device=none
T 63300 36400 5 10 1 1 0 7 1
value=IO_128
}
C 66200 36300 1 0 0 io-1.sym
{
T 67100 36500 5 10 0 0 0 0 1
net=IO_129:1
T 66400 36900 5 10 0 0 0 0 1
device=none
T 67100 36400 5 10 1 1 0 1 1
value=IO_129
}
N 64200 36400 64500 36400 4
N 66200 36400 65900 36400 4
C 66500 34900 1 90 0 gnd-1.sym
N 66200 35000 65900 35000 4
C 64200 34500 1 0 1 io-1.sym
{
T 63300 34700 5 10 0 0 0 6 1
net=IO_132:1
T 64000 35100 5 10 0 0 0 6 1
device=none
T 63300 34600 5 10 1 1 0 7 1
value=IO_132
}
C 66200 34500 1 0 0 io-1.sym
{
T 67100 34700 5 10 0 0 0 0 1
net=IO_133:1
T 66400 35100 5 10 0 0 0 0 1
device=none
T 67100 34600 5 10 1 1 0 1 1
value=IO_133
}
N 64200 34600 64500 34600 4
N 66200 34600 65900 34600 4
C 64200 31500 1 0 1 io-1.sym
{
T 63300 31700 5 10 0 0 0 6 1
net=IO_136:1
T 64000 32100 5 10 0 0 0 6 1
device=none
T 63300 31600 5 10 1 1 0 7 1
value=IO_136
}
C 66200 31500 1 0 0 io-1.sym
{
T 67100 31700 5 10 0 0 0 0 1
net=IO_137:1
T 66400 32100 5 10 0 0 0 0 1
device=none
T 67100 31600 5 10 1 1 0 1 1
value=IO_137
}
C 64200 30700 1 0 1 io-1.sym
{
T 63300 30900 5 10 0 0 0 6 1
net=IO_141:1
T 64000 31300 5 10 0 0 0 6 1
device=none
T 63300 30800 5 10 1 1 0 7 1
value=IO_141
}
C 66200 30700 1 0 0 io-1.sym
{
T 67100 30900 5 10 0 0 0 0 1
net=IO_142:1
T 66400 31300 5 10 0 0 0 0 1
device=none
T 67100 30800 5 10 1 1 0 1 1
value=IO_142
}
C 64200 30300 1 0 1 io-1.sym
{
T 63300 30500 5 10 0 0 0 6 1
net=IO_143:1
T 64000 30900 5 10 0 0 0 6 1
device=none
T 63300 30400 5 10 1 1 0 7 1
value=IO_143
}
C 66200 30300 1 0 0 io-1.sym
{
T 67100 30500 5 10 0 0 0 0 1
net=IO_144:1
T 66400 30900 5 10 0 0 0 0 1
device=none
T 67100 30400 5 10 1 1 0 1 1
value=IO_144
}
N 66200 30400 65900 30400 4
C 66500 31900 1 90 0 gnd-1.sym
N 66200 32000 65900 32000 4
N 66200 30800 65900 30800 4
N 66200 31600 65900 31600 4
N 64200 31600 64500 31600 4
N 64200 30800 64500 30800 4
N 64200 30400 64500 30400 4
C 66200 45400 1 0 0 io-1.sym
{
T 67100 45600 5 10 0 0 0 0 1
net=IO_135:1
T 66400 46000 5 10 0 0 0 0 1
device=none
T 67100 45500 5 10 1 1 0 1 1
value=IO_135
}
N 66200 45500 65900 45500 4
C 39600 33000 1 180 0 resistor-2.sym
{
T 39200 32650 5 10 0 0 180 0 1
device=RESISTOR
T 39600 33000 5 10 0 1 0 6 1
footprint=0603
T 39200 32600 5 10 1 1 0 0 1
refdes=R7
T 38900 32600 5 10 1 1 0 0 1
value=1k
}
C 38300 32000 1 90 0 capacitor-1.sym
{
T 37600 32200 5 10 0 0 90 0 1
device=CAPACITOR
T 37400 32200 5 10 0 0 90 0 1
symversion=0.1
T 38300 32000 5 10 0 1 0 0 1
footprint=0603
T 38000 32700 5 10 1 1 180 0 1
refdes=C7
T 38000 32300 5 10 1 1 180 0 1
value=0.1u
}
C 35600 32900 1 0 1 vcc.sym
{
T 35600 34600 5 8 0 0 0 6 1
footprint=none
T 35600 34400 5 8 0 0 0 6 1
symversion=1.0
T 35600 32900 5 10 0 0 0 6 1
net=3V3:1
T 35600 33100 5 10 1 1 180 6 1
value=3V3
}
C 37300 32900 1 270 0 button.sym
{
T 37300 32900 5 10 0 1 0 6 1
device=BUTTON
T 37300 32900 5 10 0 1 0 6 1
footprint=IT1158
T 37100 32250 5 10 1 1 0 0 1
refdes=S1
}
C 37000 33000 1 180 0 resistor-2.sym
{
T 36600 32650 5 10 0 0 180 0 1
device=RESISTOR
T 37000 33000 5 10 0 1 0 6 1
footprint=0603
T 36900 33200 5 10 1 1 180 0 1
refdes=R8
T 36500 33200 5 10 1 1 180 0 1
value=10k
}
N 36100 32900 35500 32900 4
N 37000 32900 38700 32900 4
C 39900 32800 1 0 0 output-1.sym
{
T 40000 33100 5 10 0 0 0 0 1
device=OUTPUT
T 39900 32800 5 10 0 0 0 0 1
net=RESET:1
T 40800 32800 5 10 1 1 0 0 1
value=RESET
}
N 39900 32900 39600 32900 4
C 37300 30900 1 270 0 button.sym
{
T 37300 30900 5 10 0 1 0 6 1
device=BUTTON
T 37300 30900 5 10 0 1 0 6 1
footprint=IT1158
T 37100 30250 5 10 1 1 0 0 1
refdes=S2
}
C 38000 31700 1 0 0 gnd-1.sym
C 37200 31400 1 0 0 gnd-1.sym
C 37200 29400 1 0 0 gnd-1.sym
C 39900 30800 1 0 0 output-1.sym
{
T 40000 31100 5 10 0 0 0 0 1
device=OUTPUT
T 39900 30800 5 10 0 0 0 0 1
net=nCONFIG:1
T 40800 30800 5 10 1 1 0 0 1
value=nCONFIG
}
C 46100 35700 1 270 0 gnd-1.sym
C 35600 30900 1 0 1 vcc.sym
{
T 35600 32600 5 8 0 0 0 6 1
footprint=none
T 35600 32400 5 8 0 0 0 6 1
symversion=1.0
T 35600 30900 5 10 0 0 0 6 1
net=3V3:1
T 35600 31100 5 10 1 1 180 6 1
value=3V3
}
C 37000 31000 1 180 0 resistor-2.sym
{
T 36600 30650 5 10 0 0 180 0 1
device=RESISTOR
T 37000 31000 5 10 0 1 0 6 1
footprint=0603
T 36900 31200 5 10 1 1 180 0 1
refdes=R9
T 36500 31200 5 10 1 1 180 0 1
value=10k
}
N 36100 30900 35500 30900 4
C 38300 30000 1 90 0 capacitor-1.sym
{
T 37600 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 37400 30200 5 10 0 0 90 0 1
symversion=0.1
T 38300 30000 5 10 0 1 0 0 1
footprint=0603
T 38000 30700 5 10 1 1 180 0 1
refdes=C8
T 38000 30300 5 10 1 1 180 0 1
value=0.1u
}
C 38000 29700 1 0 0 gnd-1.sym
C 39600 31000 1 180 0 resistor-2.sym
{
T 39200 30650 5 10 0 0 180 0 1
device=RESISTOR
T 39600 31000 5 10 0 1 0 6 1
footprint=0603
T 39200 30600 5 10 1 1 0 0 1
refdes=R10
T 38900 30600 5 10 1 1 0 0 1
value=1k
}
N 39600 30900 39900 30900 4
N 37000 30900 38700 30900 4
N 38200 35500 38500 35500 4
N 38500 35500 38500 35900 4
C 38500 38600 1 0 0 testpt-1.sym
{
T 38900 39500 5 10 0 0 0 0 1
device=TESTPOINT
T 38900 39300 5 10 0 0 0 0 1
footprint=testpt
T 38600 39000 5 10 1 1 0 0 1
refdes=TP4
}
C 31000 40500 1 0 0 testpt-1.sym
{
T 31400 41400 5 10 0 0 0 0 1
device=TESTPOINT
T 31400 41200 5 10 0 0 0 0 1
footprint=testpt
T 31200 40600 5 10 1 1 0 0 1
refdes=TP5
}
