{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1402938980363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1402938980364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 18:16:20 2014 " "Processing started: Mon Jun 16 18:16:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1402938980364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1402938980364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderTest -c AdderControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderTest -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1402938980364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1402938980797 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 AdderControl.v(208) " "Verilog HDL Expression warning at AdderControl.v(208): truncated literal to match 6 bits" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1402938980859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AdderControl.v(173) " "Verilog HDL information at AdderControl.v(173): always construct contains both blocking and non-blocking assignments" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 173 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1402938980859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AdderControl.v(260) " "Verilog HDL information at AdderControl.v(260): always construct contains both blocking and non-blocking assignments" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 260 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1402938980860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addercontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file addercontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderControl " "Found entity 1: AdderControl" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/AdderControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402938980862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938980862 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \";\" online_adder_r4.v(54) " "Verilog HDL syntax error at online_adder_r4.v(54) near text \"input\";  expecting \";\"" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/online_adder_r4.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1402938980866 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" online_adder_r4.v(56) " "Verilog HDL syntax error at online_adder_r4.v(56) near text \"begin\";  expecting \"endmodule\"" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/online_adder_r4.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1402938980866 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "online_adder_r4 online_adder_r4.v(1) " "Ignored design unit \"online_adder_r4\" at online_adder_r4.v(1) due to previous errors" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/online_adder_r4.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1402938980866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_adder_r4.v 0 0 " "Found 0 design units, including 0 entities, in source file online_adder_r4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938980866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402938980870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938980870 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SEG7_LUT.v(29) " "Verilog HDL Expression warning at SEG7_LUT.v(29): truncated literal to match 6 bits" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/SEG7_LUT.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1402938980874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402938980875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938980875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file tester_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester_r4 " "Found entity 1: tester_r4" {  } { { "tester_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/tester_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402938980879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402938980879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/output_files/AdderControl.map.smsg " "Generated suppressed messages file C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/3. AdderTest_r 4/output_files/AdderControl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1402938980918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1402938980985 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 16 18:16:20 2014 " "Processing ended: Mon Jun 16 18:16:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1402938980985 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1402938980985 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1402938980985 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1402938980985 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1402938981617 ""}
