#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 20 15:32:32 2018
# Process ID: 6473
# Current directory: /home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4
# Command line: vivado
# Log file: /home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/vivado.log
# Journal file: /home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/ass4.vhf'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5863.684 ; gain = 67.605 ; free physical = 2916 ; free virtual = 13297
remove_files  /home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/ass4.vhf
add_files -norecurse /home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top ALU [current_fileset]
set_property top MainDataPath [current_fileset]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MainDataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
xvhdl -m64 --relax -prj MainDataPath_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c583d4283bba4910b9413ca7d9fb7fda --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MainDataPath_behav xil_defaultlib.MainDataPath -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 32 elements ; formal offset expects 2 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:347]
ERROR: [VRFC 10-665] expression has 4 elements ; formal opcode expects 3 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:348]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit maindatapath in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MainDataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
xvhdl -m64 --relax -prj MainDataPath_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c583d4283bba4910b9413ca7d9fb7fda --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MainDataPath_behav xil_defaultlib.MainDataPath -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 32 elements ; formal offset expects 2 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:347]
ERROR: [VRFC 10-665] expression has 4 elements ; formal opcode expects 3 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:348]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit maindatapath in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MainDataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
xvhdl -m64 --relax -prj MainDataPath_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c583d4283bba4910b9413ca7d9fb7fda --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MainDataPath_behav xil_defaultlib.MainDataPath -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 22 elements ; expected 32 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:467]
ERROR: [VRFC 10-1011] mismatch in number of elements assigned in conditional signal assignment [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:467]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit maindatapath in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MainDataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
xvhdl -m64 --relax -prj MainDataPath_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c583d4283bba4910b9413ca7d9fb7fda --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MainDataPath_behav xil_defaultlib.MainDataPath -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 22 elements ; expected 32 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:467]
ERROR: [VRFC 10-1011] mismatch in number of elements assigned in conditional signal assignment [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:467]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit maindatapath in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MainDataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
xvhdl -m64 --relax -prj MainDataPath_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c583d4283bba4910b9413ca7d9fb7fda --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MainDataPath_behav xil_defaultlib.MainDataPath -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 22 elements ; expected 32 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:467]
ERROR: [VRFC 10-1011] mismatch in number of elements assigned in conditional signal assignment [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:467]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit maindatapath in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MainDataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
xvhdl -m64 --relax -prj MainDataPath_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c583d4283bba4910b9413ca7d9fb7fda --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MainDataPath_behav xil_defaultlib.MainDataPath -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 22 elements ; expected 32 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:467]
ERROR: [VRFC 10-1011] mismatch in number of elements assigned in conditional signal assignment [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:467]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit maindatapath in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MainDataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
xvhdl -m64 --relax -prj MainDataPath_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c583d4283bba4910b9413ca7d9fb7fda --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MainDataPath_behav xil_defaultlib.MainDataPath -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 20 elements ; expected 32 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:331]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit maindatapath in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MainDataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
xvhdl -m64 --relax -prj MainDataPath_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c583d4283bba4910b9413ca7d9fb7fda --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MainDataPath_behav xil_defaultlib.MainDataPath -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture func4 of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture func3 of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture func2 of entity xil_defaultlib.shifter [shifter_default]
Compiling architecture func1 of entity xil_defaultlib.ALU [alu_default]
Compiling architecture datapath of entity xil_defaultlib.maindatapath
Built simulation snapshot MainDataPath_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/xsim.dir/MainDataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 20 16:58:07 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5937.613 ; gain = 0.000 ; free physical = 1690 ; free virtual = 12798
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MainDataPath_behav -key {Behavioral:sim_1:Functional:MainDataPath} -tclbatch {MainDataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source MainDataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MainDataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 5984.820 ; gain = 47.207 ; free physical = 1652 ; free virtual = 12787
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MainDataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
xvhdl -m64 --relax -prj MainDataPath_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c583d4283bba4910b9413ca7d9fb7fda --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MainDataPath_behav xil_defaultlib.MainDataPath -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 32 elements ; formal offset expects 2 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:347]
ERROR: [VRFC 10-665] expression has 4 elements ; formal opcode expects 3 [/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/Lab4.vhf:348]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit maindatapath in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4/lab4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
