# Hack CPU (16-bit CPU in Verilog)

This is a hardware implementation of the **Hack CPU**, designed from scratch using Verilog, based on the [Nand2Tetris](https://www.nand2tetris.org/) architecture.  
It includes core modules like the ALU, registers, program counter, RAM, ROM, and a testbench.

---

## ğŸ“ Project Files

<pre>
<code>
hack_cpu/
â”œâ”€â”€ comp_tb.v         // Testbench for full system
â”œâ”€â”€ computer.v        // Top-level computer system
â”œâ”€â”€ cpu.v             // Main Hack CPU module
â”œâ”€â”€ hack_alu.v        // ALU
â”œâ”€â”€ hack_pc.v         // Program counter
â”œâ”€â”€ hack_register.v   // A and D registers
â”œâ”€â”€ mux_2x1.v         // Multiplexer
â”œâ”€â”€ ram.v             // RAM module
â”œâ”€â”€ rom.v             // ROM module
â”œâ”€â”€ prog.hex          // ROM input file (Hack instructions)
â””â”€â”€ README.md         // Project description
</code>
</pre>

---

## ğŸ§ª Test Program â€“ `prog.hex`

- This file contains a test program in **Hack machine code (hex)**
- Loaded by `rom.v` using:

  ```verilog
  $readmemh("prog.hex", memory);
