#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 23 20:04:23 2024
# Process ID: 37600
# Current directory: D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35696 D:\ComputerScience\Projects\CPUdemo\generate\CPU\project_1\project_1.xpr
# Log file: D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/vivado.log
# Journal file: D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.xpr
update_compile_order -fileset sources_1
reset_run ins_mem_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clockSeparator/ip_clock/inst/clk_out2 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/memory/io_data_addr[0]} {cpu/memory/io_data_addr[1]} {cpu/memory/io_data_addr[2]} {cpu/memory/io_data_addr[3]} {cpu/memory/io_data_addr[4]} {cpu/memory/io_data_addr[5]} {cpu/memory/io_data_addr[6]} {cpu/memory/io_data_addr[7]} {cpu/memory/io_data_addr[8]} {cpu/memory/io_data_addr[9]} {cpu/memory/io_data_addr[10]} {cpu/memory/io_data_addr[11]} {cpu/memory/io_data_addr[12]} {cpu/memory/io_data_addr[13]} {cpu/memory/io_data_addr[14]} {cpu/memory/io_data_addr[15]} {cpu/memory/io_data_addr[16]} {cpu/memory/io_data_addr[17]} {cpu/memory/io_data_addr[18]} {cpu/memory/io_data_addr[19]} {cpu/memory/io_data_addr[20]} {cpu/memory/io_data_addr[21]} {cpu/memory/io_data_addr[22]} {cpu/memory/io_data_addr[23]} {cpu/memory/io_data_addr[24]} {cpu/memory/io_data_addr[25]} {cpu/memory/io_data_addr[26]} {cpu/memory/io_data_addr[27]} {cpu/memory/io_data_addr[28]} {cpu/memory/io_data_addr[29]} {cpu/memory/io_data_addr[30]} {cpu/memory/io_data_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/memory/outRegisters/io_external_led_led[0]} {cpu/memory/outRegisters/io_external_led_led[1]} {cpu/memory/outRegisters/io_external_led_led[2]} {cpu/memory/outRegisters/io_external_led_led[3]} {cpu/memory/outRegisters/io_external_led_led[4]} {cpu/memory/outRegisters/io_external_led_led[5]} {cpu/memory/outRegisters/io_external_led_led[6]} {cpu/memory/outRegisters/io_external_led_led[7]} {cpu/memory/outRegisters/io_external_led_led[8]} {cpu/memory/outRegisters/io_external_led_led[9]} {cpu/memory/outRegisters/io_external_led_led[10]} {cpu/memory/outRegisters/io_external_led_led[11]} {cpu/memory/outRegisters/io_external_led_led[12]} {cpu/memory/outRegisters/io_external_led_led[13]} {cpu/memory/outRegisters/io_external_led_led[14]} {cpu/memory/outRegisters/io_external_led_led[15]} {cpu/memory/outRegisters/io_external_led_led[16]} {cpu/memory/outRegisters/io_external_led_led[17]} {cpu/memory/outRegisters/io_external_led_led[18]} {cpu/memory/outRegisters/io_external_led_led[19]} {cpu/memory/outRegisters/io_external_led_led[20]} {cpu/memory/outRegisters/io_external_led_led[21]} {cpu/memory/outRegisters/io_external_led_led[22]} {cpu/memory/outRegisters/io_external_led_led[23]} {cpu/memory/outRegisters/io_external_led_led[24]} {cpu/memory/outRegisters/io_external_led_led[25]} {cpu/memory/outRegisters/io_external_led_led[26]} {cpu/memory/outRegisters/io_external_led_led[27]} {cpu/memory/outRegisters/io_external_led_led[28]} {cpu/memory/outRegisters/io_external_led_led[29]} {cpu/memory/outRegisters/io_external_led_led[30]} {cpu/memory/outRegisters/io_external_led_led[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/memory/outRegisters/io_mem_write_data[0]} {cpu/memory/outRegisters/io_mem_write_data[1]} {cpu/memory/outRegisters/io_mem_write_data[2]} {cpu/memory/outRegisters/io_mem_write_data[3]} {cpu/memory/outRegisters/io_mem_write_data[4]} {cpu/memory/outRegisters/io_mem_write_data[5]} {cpu/memory/outRegisters/io_mem_write_data[6]} {cpu/memory/outRegisters/io_mem_write_data[7]} {cpu/memory/outRegisters/io_mem_write_data[8]} {cpu/memory/outRegisters/io_mem_write_data[9]} {cpu/memory/outRegisters/io_mem_write_data[10]} {cpu/memory/outRegisters/io_mem_write_data[11]} {cpu/memory/outRegisters/io_mem_write_data[12]} {cpu/memory/outRegisters/io_mem_write_data[13]} {cpu/memory/outRegisters/io_mem_write_data[14]} {cpu/memory/outRegisters/io_mem_write_data[15]} {cpu/memory/outRegisters/io_mem_write_data[16]} {cpu/memory/outRegisters/io_mem_write_data[17]} {cpu/memory/outRegisters/io_mem_write_data[18]} {cpu/memory/outRegisters/io_mem_write_data[19]} {cpu/memory/outRegisters/io_mem_write_data[20]} {cpu/memory/outRegisters/io_mem_write_data[21]} {cpu/memory/outRegisters/io_mem_write_data[22]} {cpu/memory/outRegisters/io_mem_write_data[23]} {cpu/memory/outRegisters/io_mem_write_data[24]} {cpu/memory/outRegisters/io_mem_write_data[25]} {cpu/memory/outRegisters/io_mem_write_data[26]} {cpu/memory/outRegisters/io_mem_write_data[27]} {cpu/memory/outRegisters/io_mem_write_data[28]} {cpu/memory/outRegisters/io_mem_write_data[29]} {cpu/memory/outRegisters/io_mem_write_data[30]} {cpu/memory/outRegisters/io_mem_write_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/memory/io_ins_addr[0]} {cpu/memory/io_ins_addr[1]} {cpu/memory/io_ins_addr[2]} {cpu/memory/io_ins_addr[3]} {cpu/memory/io_ins_addr[4]} {cpu/memory/io_ins_addr[5]} {cpu/memory/io_ins_addr[6]} {cpu/memory/io_ins_addr[7]} {cpu/memory/io_ins_addr[8]} {cpu/memory/io_ins_addr[9]} {cpu/memory/io_ins_addr[10]} {cpu/memory/io_ins_addr[11]} {cpu/memory/io_ins_addr[12]} {cpu/memory/io_ins_addr[13]} {cpu/memory/io_ins_addr[14]} {cpu/memory/io_ins_addr[15]} {cpu/memory/io_ins_addr[16]} {cpu/memory/io_ins_addr[17]} {cpu/memory/io_ins_addr[18]} {cpu/memory/io_ins_addr[19]} {cpu/memory/io_ins_addr[20]} {cpu/memory/io_ins_addr[21]} {cpu/memory/io_ins_addr[22]} {cpu/memory/io_ins_addr[23]} {cpu/memory/io_ins_addr[24]} {cpu/memory/io_ins_addr[25]} {cpu/memory/io_ins_addr[26]} {cpu/memory/io_ins_addr[27]} {cpu/memory/io_ins_addr[28]} {cpu/memory/io_ins_addr[29]} {cpu/memory/io_ins_addr[30]} {cpu/memory/io_ins_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/memory/io_data_write[0]} {cpu/memory/io_data_write[1]} {cpu/memory/io_data_write[2]} {cpu/memory/io_data_write[3]} {cpu/memory/io_data_write[4]} {cpu/memory/io_data_write[5]} {cpu/memory/io_data_write[6]} {cpu/memory/io_data_write[7]} {cpu/memory/io_data_write[8]} {cpu/memory/io_data_write[9]} {cpu/memory/io_data_write[10]} {cpu/memory/io_data_write[11]} {cpu/memory/io_data_write[12]} {cpu/memory/io_data_write[13]} {cpu/memory/io_data_write[14]} {cpu/memory/io_data_write[15]} {cpu/memory/io_data_write[16]} {cpu/memory/io_data_write[17]} {cpu/memory/io_data_write[18]} {cpu/memory/io_data_write[19]} {cpu/memory/io_data_write[20]} {cpu/memory/io_data_write[21]} {cpu/memory/io_data_write[22]} {cpu/memory/io_data_write[23]} {cpu/memory/io_data_write[24]} {cpu/memory/io_data_write[25]} {cpu/memory/io_data_write[26]} {cpu/memory/io_data_write[27]} {cpu/memory/io_data_write[28]} {cpu/memory/io_data_write[29]} {cpu/memory/io_data_write[30]} {cpu/memory/io_data_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/memory/io_ins_out[0]} {cpu/memory/io_ins_out[1]} {cpu/memory/io_ins_out[2]} {cpu/memory/io_ins_out[3]} {cpu/memory/io_ins_out[4]} {cpu/memory/io_ins_out[5]} {cpu/memory/io_ins_out[6]} {cpu/memory/io_ins_out[7]} {cpu/memory/io_ins_out[8]} {cpu/memory/io_ins_out[9]} {cpu/memory/io_ins_out[10]} {cpu/memory/io_ins_out[11]} {cpu/memory/io_ins_out[12]} {cpu/memory/io_ins_out[13]} {cpu/memory/io_ins_out[14]} {cpu/memory/io_ins_out[15]} {cpu/memory/io_ins_out[16]} {cpu/memory/io_ins_out[17]} {cpu/memory/io_ins_out[18]} {cpu/memory/io_ins_out[19]} {cpu/memory/io_ins_out[20]} {cpu/memory/io_ins_out[21]} {cpu/memory/io_ins_out[22]} {cpu/memory/io_ins_out[23]} {cpu/memory/io_ins_out[24]} {cpu/memory/io_ins_out[25]} {cpu/memory/io_ins_out[26]} {cpu/memory/io_ins_out[27]} {cpu/memory/io_ins_out[28]} {cpu/memory/io_ins_out[29]} {cpu/memory/io_ins_out[30]} {cpu/memory/io_ins_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/memory/io_data_out[0]} {cpu/memory/io_data_out[1]} {cpu/memory/io_data_out[2]} {cpu/memory/io_data_out[3]} {cpu/memory/io_data_out[4]} {cpu/memory/io_data_out[5]} {cpu/memory/io_data_out[6]} {cpu/memory/io_data_out[7]} {cpu/memory/io_data_out[8]} {cpu/memory/io_data_out[9]} {cpu/memory/io_data_out[10]} {cpu/memory/io_data_out[11]} {cpu/memory/io_data_out[12]} {cpu/memory/io_data_out[13]} {cpu/memory/io_data_out[14]} {cpu/memory/io_data_out[15]} {cpu/memory/io_data_out[16]} {cpu/memory/io_data_out[17]} {cpu/memory/io_data_out[18]} {cpu/memory/io_data_out[19]} {cpu/memory/io_data_out[20]} {cpu/memory/io_data_out[21]} {cpu/memory/io_data_out[22]} {cpu/memory/io_data_out[23]} {cpu/memory/io_data_out[24]} {cpu/memory/io_data_out[25]} {cpu/memory/io_data_out[26]} {cpu/memory/io_data_out[27]} {cpu/memory/io_data_out[28]} {cpu/memory/io_data_out[29]} {cpu/memory/io_data_out[30]} {cpu/memory/io_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/memory/io_data_width[0]} {cpu/memory/io_data_width[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/uartLoader/io_mem_data_to_write[8]} {cpu/uartLoader/io_mem_data_to_write[9]} {cpu/uartLoader/io_mem_data_to_write[10]} {cpu/uartLoader/io_mem_data_to_write[11]} {cpu/uartLoader/io_mem_data_to_write[12]} {cpu/uartLoader/io_mem_data_to_write[13]} {cpu/uartLoader/io_mem_data_to_write[14]} {cpu/uartLoader/io_mem_data_to_write[15]} {cpu/uartLoader/io_mem_data_to_write[16]} {cpu/uartLoader/io_mem_data_to_write[17]} {cpu/uartLoader/io_mem_data_to_write[18]} {cpu/uartLoader/io_mem_data_to_write[19]} {cpu/uartLoader/io_mem_data_to_write[20]} {cpu/uartLoader/io_mem_data_to_write[21]} {cpu/uartLoader/io_mem_data_to_write[22]} {cpu/uartLoader/io_mem_data_to_write[23]} {cpu/uartLoader/io_mem_data_to_write[24]} {cpu/uartLoader/io_mem_data_to_write[25]} {cpu/uartLoader/io_mem_data_to_write[26]} {cpu/uartLoader/io_mem_data_to_write[27]} {cpu/uartLoader/io_mem_data_to_write[28]} {cpu/uartLoader/io_mem_data_to_write[29]} {cpu/uartLoader/io_mem_data_to_write[30]} {cpu/uartLoader/io_mem_data_to_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/uartLoader/io_rxData[0]} {cpu/uartLoader/io_rxData[1]} {cpu/uartLoader/io_rxData[2]} {cpu/uartLoader/io_rxData[3]} {cpu/uartLoader/io_rxData[4]} {cpu/uartLoader/io_rxData[5]} {cpu/uartLoader/io_rxData[6]} {cpu/uartLoader/io_rxData[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {cpu/uartLoader/io_mem_data_addr[0]} {cpu/uartLoader/io_mem_data_addr[1]} {cpu/uartLoader/io_mem_data_addr[2]} {cpu/uartLoader/io_mem_data_addr[3]} {cpu/uartLoader/io_mem_data_addr[4]} {cpu/uartLoader/io_mem_data_addr[5]} {cpu/uartLoader/io_mem_data_addr[6]} {cpu/uartLoader/io_mem_data_addr[7]} {cpu/uartLoader/io_mem_data_addr[8]} {cpu/uartLoader/io_mem_data_addr[9]} {cpu/uartLoader/io_mem_data_addr[10]} {cpu/uartLoader/io_mem_data_addr[11]} {cpu/uartLoader/io_mem_data_addr[12]} {cpu/uartLoader/io_mem_data_addr[13]} {cpu/uartLoader/io_mem_data_addr[14]} {cpu/uartLoader/io_mem_data_addr[15]} {cpu/uartLoader/io_mem_data_addr[16]} {cpu/uartLoader/io_mem_data_addr[17]} {cpu/uartLoader/io_mem_data_addr[18]} {cpu/uartLoader/io_mem_data_addr[19]} {cpu/uartLoader/io_mem_data_addr[20]} {cpu/uartLoader/io_mem_data_addr[21]} {cpu/uartLoader/io_mem_data_addr[22]} {cpu/uartLoader/io_mem_data_addr[23]} {cpu/uartLoader/io_mem_data_addr[24]} {cpu/uartLoader/io_mem_data_addr[25]} {cpu/uartLoader/io_mem_data_addr[26]} {cpu/uartLoader/io_mem_data_addr[27]} {cpu/uartLoader/io_mem_data_addr[28]} {cpu/uartLoader/io_mem_data_addr[29]} {cpu/uartLoader/io_mem_data_addr[30]} {cpu/uartLoader/io_mem_data_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {cpu/uartLoader/io_cpu_state[0]} {cpu/uartLoader/io_cpu_state[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list cpu/uartLoader/io_mem_mem_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list cpu/memory/outRegisters/io_mem_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list cpu/uartLoader/io_rxReady ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list cpu/uartLoader/io_rxValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list cpu/memory/io_write_data ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clockSeparator/ip_clock/inst/clk_out2 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/uartLoader/io_rxData[0]} {cpu/uartLoader/io_rxData[1]} {cpu/uartLoader/io_rxData[2]} {cpu/uartLoader/io_rxData[3]} {cpu/uartLoader/io_rxData[4]} {cpu/uartLoader/io_rxData[5]} {cpu/uartLoader/io_rxData[6]} {cpu/uartLoader/io_rxData[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/uartLoader/io_cpu_state[0]} {cpu/uartLoader/io_cpu_state[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/memory/io_data_addr[0]} {cpu/memory/io_data_addr[1]} {cpu/memory/io_data_addr[2]} {cpu/memory/io_data_addr[3]} {cpu/memory/io_data_addr[4]} {cpu/memory/io_data_addr[5]} {cpu/memory/io_data_addr[6]} {cpu/memory/io_data_addr[7]} {cpu/memory/io_data_addr[8]} {cpu/memory/io_data_addr[9]} {cpu/memory/io_data_addr[10]} {cpu/memory/io_data_addr[11]} {cpu/memory/io_data_addr[12]} {cpu/memory/io_data_addr[13]} {cpu/memory/io_data_addr[14]} {cpu/memory/io_data_addr[15]} {cpu/memory/io_data_addr[16]} {cpu/memory/io_data_addr[17]} {cpu/memory/io_data_addr[18]} {cpu/memory/io_data_addr[19]} {cpu/memory/io_data_addr[20]} {cpu/memory/io_data_addr[21]} {cpu/memory/io_data_addr[22]} {cpu/memory/io_data_addr[23]} {cpu/memory/io_data_addr[24]} {cpu/memory/io_data_addr[25]} {cpu/memory/io_data_addr[26]} {cpu/memory/io_data_addr[27]} {cpu/memory/io_data_addr[28]} {cpu/memory/io_data_addr[29]} {cpu/memory/io_data_addr[30]} {cpu/memory/io_data_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/memory/io_data_width[0]} {cpu/memory/io_data_width[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/memory/io_ins_out[0]} {cpu/memory/io_ins_out[1]} {cpu/memory/io_ins_out[2]} {cpu/memory/io_ins_out[3]} {cpu/memory/io_ins_out[4]} {cpu/memory/io_ins_out[5]} {cpu/memory/io_ins_out[6]} {cpu/memory/io_ins_out[7]} {cpu/memory/io_ins_out[8]} {cpu/memory/io_ins_out[9]} {cpu/memory/io_ins_out[10]} {cpu/memory/io_ins_out[11]} {cpu/memory/io_ins_out[12]} {cpu/memory/io_ins_out[13]} {cpu/memory/io_ins_out[14]} {cpu/memory/io_ins_out[15]} {cpu/memory/io_ins_out[16]} {cpu/memory/io_ins_out[17]} {cpu/memory/io_ins_out[18]} {cpu/memory/io_ins_out[19]} {cpu/memory/io_ins_out[20]} {cpu/memory/io_ins_out[21]} {cpu/memory/io_ins_out[22]} {cpu/memory/io_ins_out[23]} {cpu/memory/io_ins_out[24]} {cpu/memory/io_ins_out[25]} {cpu/memory/io_ins_out[26]} {cpu/memory/io_ins_out[27]} {cpu/memory/io_ins_out[28]} {cpu/memory/io_ins_out[29]} {cpu/memory/io_ins_out[30]} {cpu/memory/io_ins_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/memory/io_ins_addr[0]} {cpu/memory/io_ins_addr[1]} {cpu/memory/io_ins_addr[2]} {cpu/memory/io_ins_addr[3]} {cpu/memory/io_ins_addr[4]} {cpu/memory/io_ins_addr[5]} {cpu/memory/io_ins_addr[6]} {cpu/memory/io_ins_addr[7]} {cpu/memory/io_ins_addr[8]} {cpu/memory/io_ins_addr[9]} {cpu/memory/io_ins_addr[10]} {cpu/memory/io_ins_addr[11]} {cpu/memory/io_ins_addr[12]} {cpu/memory/io_ins_addr[13]} {cpu/memory/io_ins_addr[14]} {cpu/memory/io_ins_addr[15]} {cpu/memory/io_ins_addr[16]} {cpu/memory/io_ins_addr[17]} {cpu/memory/io_ins_addr[18]} {cpu/memory/io_ins_addr[19]} {cpu/memory/io_ins_addr[20]} {cpu/memory/io_ins_addr[21]} {cpu/memory/io_ins_addr[22]} {cpu/memory/io_ins_addr[23]} {cpu/memory/io_ins_addr[24]} {cpu/memory/io_ins_addr[25]} {cpu/memory/io_ins_addr[26]} {cpu/memory/io_ins_addr[27]} {cpu/memory/io_ins_addr[28]} {cpu/memory/io_ins_addr[29]} {cpu/memory/io_ins_addr[30]} {cpu/memory/io_ins_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/memory/io_data_out[0]} {cpu/memory/io_data_out[1]} {cpu/memory/io_data_out[2]} {cpu/memory/io_data_out[3]} {cpu/memory/io_data_out[4]} {cpu/memory/io_data_out[5]} {cpu/memory/io_data_out[6]} {cpu/memory/io_data_out[7]} {cpu/memory/io_data_out[8]} {cpu/memory/io_data_out[9]} {cpu/memory/io_data_out[10]} {cpu/memory/io_data_out[11]} {cpu/memory/io_data_out[12]} {cpu/memory/io_data_out[13]} {cpu/memory/io_data_out[14]} {cpu/memory/io_data_out[15]} {cpu/memory/io_data_out[16]} {cpu/memory/io_data_out[17]} {cpu/memory/io_data_out[18]} {cpu/memory/io_data_out[19]} {cpu/memory/io_data_out[20]} {cpu/memory/io_data_out[21]} {cpu/memory/io_data_out[22]} {cpu/memory/io_data_out[23]} {cpu/memory/io_data_out[24]} {cpu/memory/io_data_out[25]} {cpu/memory/io_data_out[26]} {cpu/memory/io_data_out[27]} {cpu/memory/io_data_out[28]} {cpu/memory/io_data_out[29]} {cpu/memory/io_data_out[30]} {cpu/memory/io_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/memory/io_data_write[0]} {cpu/memory/io_data_write[1]} {cpu/memory/io_data_write[2]} {cpu/memory/io_data_write[3]} {cpu/memory/io_data_write[4]} {cpu/memory/io_data_write[5]} {cpu/memory/io_data_write[6]} {cpu/memory/io_data_write[7]} {cpu/memory/io_data_write[8]} {cpu/memory/io_data_write[9]} {cpu/memory/io_data_write[10]} {cpu/memory/io_data_write[11]} {cpu/memory/io_data_write[12]} {cpu/memory/io_data_write[13]} {cpu/memory/io_data_write[14]} {cpu/memory/io_data_write[15]} {cpu/memory/io_data_write[16]} {cpu/memory/io_data_write[17]} {cpu/memory/io_data_write[18]} {cpu/memory/io_data_write[19]} {cpu/memory/io_data_write[20]} {cpu/memory/io_data_write[21]} {cpu/memory/io_data_write[22]} {cpu/memory/io_data_write[23]} {cpu/memory/io_data_write[24]} {cpu/memory/io_data_write[25]} {cpu/memory/io_data_write[26]} {cpu/memory/io_data_write[27]} {cpu/memory/io_data_write[28]} {cpu/memory/io_data_write[29]} {cpu/memory/io_data_write[30]} {cpu/memory/io_data_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list cpu/uartLoader/io_mem_mem_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list cpu/uartLoader/io_rxReady ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list cpu/uartLoader/io_rxValid ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu/memory/io_data_width} {cpu/memory/io_ins_addr} {cpu/memory/io_ins_out} {cpu/uartLoader/io_cpu_state} {cpu/uartLoader/io_mem_mem_write} {cpu/uartLoader/io_rxData} {cpu/uartLoader/io_rxReady} {cpu/uartLoader/io_rxValid} }
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes cpu/uartLoader/io_rxValid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
open_run synth_1 -name synth_1
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
current_design impl_1
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/uartLoader/io_rxValid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h0000_0000 [get_hw_probes cpu/memory/io_data_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
save_wave_config {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
current_design synth_1
close_design
close_design
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/Projects/CPUdemo/generate/CPU/project_1/project_1.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
