
---------- Begin Simulation Statistics ----------
final_tick                                70828987000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 912568                       # Number of bytes of host memory used
host_seconds                                  1532.34                       # Real time elapsed on the host
host_tick_rate                               46222882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.070829                       # Number of seconds simulated
sim_ticks                                 70828987000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 179223776                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142994431                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 62627786                       # Number of Instructions Simulated
system.cpu.committedInsts::total            162627786                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  135242065                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              281716740                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.416580                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.261903                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.871056                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1121869                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   857973                       # number of floating regfile writes
system.cpu.idleCycles                           40942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               852593                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7175039                       # Number of branches executed
system.cpu.iew.exec_branches::1              18521980                       # Number of branches executed
system.cpu.iew.exec_branches::total          25697019                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.033176                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22401788                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  32149831                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              54551619                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4329801                       # Number of stores executed
system.cpu.iew.exec_stores::1                15448706                       # Number of stores executed
system.cpu.iew.exec_stores::total            19778507                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                49764042                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35031642                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                523                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             20298491                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           316501668                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18071987                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           16701125                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       34773112                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            206310                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             288015607                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    187                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5595                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 871511                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5860                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3466                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       321618                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         530975                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              264430989                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              163811251                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          428242240                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  150039910                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  137541192                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              287581102                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.463066                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.600739                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.515729                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              122449045                       # num instructions producing a value
system.cpu.iew.wb_producers::1               98407833                       # num instructions producing a value
system.cpu.iew.wb_producers::total          220856878                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.059170                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.970939                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.030109                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   150048821                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   137819265                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               287868086                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                498164829                       # number of integer regfile reads
system.cpu.int_regfile_writes               241859850                       # number of integer regfile writes
system.cpu.ipc::0                            0.705926                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.442106                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.148031                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             51319      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127768642     85.04%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    48      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 202      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  532      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   17      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  282      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 482      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 50      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17942355     11.94%     97.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3925599      2.61%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132196      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         418702      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              150240488                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           3709318      2.69%      2.69% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             101139629     73.27%     75.95% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               840011      0.61%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  3497      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                8308      0.01%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  726      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 3583      0.00%     76.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     76.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  253      0.00%     76.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               15631      0.01%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  7      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd              11      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt            9350      0.01%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              1      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             16077145     11.65%     88.24% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            14830326     10.74%     98.98% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          732724      0.53%     99.51% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         670609      0.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              138041130                       # Type of FU issued
system.cpu.iq.FU_type::total                288281618      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8544458                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10712604                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1909077                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3212123                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 59853388                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 78389974                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            138243362                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.207621                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.271922                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.479543                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               100916382     73.00%     73.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                1316707      0.95%     73.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1714      0.00%     73.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                147025      0.11%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1292      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  27974      0.02%     74.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.00%     74.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    758      0.00%     74.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 55087      0.04%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   59      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             26369      0.02%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                1      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11796100      8.53%     82.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              20938452     15.15%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            938161      0.68%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          2077275      1.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              552463242                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          992150185                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    285672025                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         348077884                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  316499775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 288281618                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1893                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        34784881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           8195805                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1187                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     88106384                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     141617033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.035642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.955179                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12954180      9.15%      9.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16397306     11.58%     20.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            71563886     50.53%     71.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            34301612     24.22%     95.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6155155      4.35%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              238318      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6552      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  10      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       141617033                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.035054                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            464570                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           122732                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17961058                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4338556                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           3792434                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1149464                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             17070584                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            15959935                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                98325658                       # number of misc regfile reads
system.cpu.numCycles                        141657975                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        108767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       264490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       530518                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            308                       # Total number of snoops made to the snoop filter.
sim_insts                                   162627786                       # Number of instructions simulated
sim_ops                                     281716740                       # Number of ops (including micro ops) simulated
host_inst_rate                                 106130                       # Simulator instruction rate (inst/s)
host_op_rate                                   183848                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                29913825                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23635783                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            877460                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             22251119                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                22160770                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.593957                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1491683                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          120883                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              73883                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            47000                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         3688                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        32954950                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            840052                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    141611888                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.989358                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.864768                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        16573682     11.70%     11.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        63264197     44.67%     56.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        26211032     18.51%     74.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13306595      9.40%     84.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         6856222      4.84%     89.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5223304      3.69%     92.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3042973      2.15%     94.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2759616      1.95%     96.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         4374267      3.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    141611888                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          62627786                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     162627786                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           135242065                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       281716740                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 30970800                       # Number of memory references committed
system.cpu.commit.memRefs::total             53235147                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   16055626                       # Number of loads committed
system.cpu.commit.loads::total               34001983                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      424                       # Number of memory barriers committed
system.cpu.commit.membars::total                  442                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                18407482                       # Number of branches committed
system.cpu.commit.branches::total            25567980                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                  713230                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1240559                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                131797483                       # Number of committed integer instructions.
system.cpu.commit.integer::total            278221291                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1335017                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1425335                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      3421011      2.53%      2.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     99973533     73.92%     76.45% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       838287      0.62%     77.07% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         2720      0.00%     77.07% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd         7166      0.01%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          720      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         3320      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          226      0.00%     77.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        15465      0.01%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            7      0.00%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd           11      0.00%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt         8797      0.01%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            1      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     15717843     11.62%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     14577007     10.78%     99.50% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       337783      0.25%     99.75% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       338167      0.25%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    135242065                       # Class of committed instruction
system.cpu.commit.committedInstType::total    281716740      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       4374267                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     49085664                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49085664                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49198073                       # number of overall hits
system.cpu.dcache.overall_hits::total        49198073                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       234069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         234069                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       240250                       # number of overall misses
system.cpu.dcache.overall_misses::total        240250                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4057090498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4057090498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4057090498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4057090498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49319733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49319733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49438323                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49438323                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004746                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004746                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004860                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004860                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17332.882603                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17332.882603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16886.953165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16886.953165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              48                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.229167                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       195643                       # number of writebacks
system.cpu.dcache.writebacks::total            195643                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42940                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42940                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       191129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       191129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       196668                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       196668                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3514547499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3514547499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3591709999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3591709999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003875                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003978                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18388.352887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18388.352887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18262.808383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18262.808383                       # average overall mshr miss latency
system.cpu.dcache.replacements                 195643                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29964170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29964170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       122215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        122215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1164380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1164380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30086385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30086385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9527.308432                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9527.308432                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        42887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        42887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        79328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    734794000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    734794000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002637                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002637                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9262.731948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9262.731948                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19121494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19121494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2892710498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2892710498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     19233348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19233348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25861.484596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25861.484596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2779753499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2779753499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24863.404612                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24863.404612                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       112409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        112409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6181                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6181                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       118590                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       118590                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.052121                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.052121                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         5539                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5539                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     77162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     77162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.046707                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.046707                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 13930.763676                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13930.763676                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.960161                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49394741                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            196667                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.159274                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.960161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          99073313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         99073313                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 51303606                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             148922873                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  51903697                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              30232379                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 871511                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             21114470                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 37773                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              322003616                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               3827697                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34779565                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19786462                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         25152                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         34575                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             675265                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      201562316                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    29913825                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23726336                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     140748391                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  908954                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       6497                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                15506                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  60869032                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 12395                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     7828                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          141617033                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.390458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.099284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 39833233     28.13%     28.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 29312592     20.70%     48.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  9199875      6.50%     55.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  7652890      5.40%     60.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10233691      7.23%     67.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 45384752     32.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            141617033                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.211169                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.422880                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     60797641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         60797641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     60797641                       # number of overall hits
system.cpu.icache.overall_hits::total        60797641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        71215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          71215                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        71215                       # number of overall misses
system.cpu.icache.overall_misses::total         71215                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    814576374                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    814576374                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    814576374                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    814576374                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     60868856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     60868856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     60868856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     60868856                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001170                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001170                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001170                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001170                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 11438.269662                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11438.269662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 11438.269662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11438.269662                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       120556                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          685                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3229                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.335398                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   171.250000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        68847                       # number of writebacks
system.cpu.icache.writebacks::total             68847                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1855                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1855                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1855                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1855                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        69360                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        69360                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        69360                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        69360                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    735166899                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    735166899                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    735166899                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    735166899                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 10599.292085                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10599.292085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 10599.292085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10599.292085                       # average overall mshr miss latency
system.cpu.icache.replacements                  68847                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     60797641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        60797641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        71215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         71215                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    814576374                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    814576374                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     60868856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     60868856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 11438.269662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11438.269662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1855                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1855                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        69360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        69360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    735166899                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    735166899                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 10599.292085                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10599.292085                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.710714                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            60867001                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             69360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            877.551918                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.710714                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999435                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999435                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         121807072                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        121807072                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    60876898                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         44989                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1431846                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   14701                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 250                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  20566                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               119043                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     3015126                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1014956                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  330                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                3216                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1044760                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 1833                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     34                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  70828987000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 871511                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 71786344                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                72127552                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            226                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  63938699                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              74509734                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              317926860                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1631416                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                620601                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               28017783                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      6                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               20074402                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        21972943                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           438488444                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   868711887                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                549069201                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1309059                       # Number of floating rename lookups
system.cpu.rename.committedMaps             376571216                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 61917135                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  85280824                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1118686554                       # The number of ROB reads
system.cpu.rob.writes                       633787991                       # The number of ROB writes
system.cpu.thread0.numInsts                  62627786                       # Number of Instructions committed
system.cpu.thread0.numOps                   135242065                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                66148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               168656                       # number of demand (read+write) hits
system.l2.demand_hits::total                   234804                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               66148                       # number of overall hits
system.l2.overall_hits::.cpu.data              168656                       # number of overall hits
system.l2.overall_hits::total                  234804                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              28011                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31219                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3208                       # number of overall misses
system.l2.overall_misses::.cpu.data             28011                       # number of overall misses
system.l2.overall_misses::total                 31219                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    231930000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2198526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2430456000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    231930000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2198526000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2430456000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            69356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           196667                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               266023                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           69356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          196667                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              266023                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.046254                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.142429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117355                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.046254                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.142429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117355                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72297.381546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78487.951162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77851.821006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72297.381546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78487.951162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77851.821006                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        19                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               19232                       # number of writebacks
system.l2.writebacks::total                     19232                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 111                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                111                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         27900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31108                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        27900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        56075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            87183                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    212682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2014780500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2227462500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    212682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2014780500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3446244848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5673707348                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.046254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.141864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.116937                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.046254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.141864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.327727                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66297.381546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72214.354839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71604.169346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66297.381546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72214.354839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61457.777049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65078.138490                       # average overall mshr miss latency
system.l2.replacements                          21892                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       184118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           184118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       184118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       184118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80370                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80370                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80370                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80370                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        56075                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          56075                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3446244848                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3446244848                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61457.777049                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61457.777049                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             85594                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85594                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26212                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2054911500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2054911500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.234442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.234442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78395.830154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78395.830154                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          106                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              106                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        26106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1882201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1882201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.233494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.233494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72098.425649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72098.425649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          66148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              66148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    231930000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    231930000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        69356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          69356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.046254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.046254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72297.381546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72297.381546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    212682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    212682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.046254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.046254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66297.381546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66297.381546                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         83062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             83062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    143614500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    143614500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        84861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         84861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.021199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79830.183435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79830.183435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    132579000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    132579000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73901.337793                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73901.337793                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  890577                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              890577                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 72607                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 52351.108156                       # Cycle average of tags in use
system.l2.tags.total_refs                      586475                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     87428                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.708091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.514864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2704.152492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7939.182682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 41670.258118                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.041262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.121142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.635838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.798815                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         40292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         25244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        38987                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15833                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.614807                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.385193                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8575620                       # Number of tag accesses
system.l2.tags.data_accesses                  8575620                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     19232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     27894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     56072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014428138750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1189                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1189                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              206065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19232                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87182                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19232                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.311186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.291020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1642.948805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         1188     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1189                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.147750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.578508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1103     92.77%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               75      6.31%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.59%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1189                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5579648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1230848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     78.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   70827801000                       # Total gap between requests
system.mem_ctrls.avgGap                     665587.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       205312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1785216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3588608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1229504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2898700.217186503112                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25204595.965773168951                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 50665810.030574068427                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 17358768.663456954062                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3208                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        27900                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        56074                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        19232                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     93607238                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    974597204                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1702979754                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 805718606096                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29179.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34931.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30370.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  41894686.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       205312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1785600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3588736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5579648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       205312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       205312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1230848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1230848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3208                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        27900                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        56074                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          87182                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        19232                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         19232                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2898700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25210017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     50667617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         78776335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2898700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2898700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     17377744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        17377744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     17377744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2898700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25210017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     50667617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        96154079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                87174                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               19211                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1095                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1241                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1136671696                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             435870000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2771184196                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13039.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31789.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77180                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              10183                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.01                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        19021                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   357.950476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   206.372906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   372.680501                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5879     30.91%     30.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5752     30.24%     61.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1762      9.26%     70.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          570      3.00%     73.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          384      2.02%     75.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          317      1.67%     77.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          247      1.30%     78.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          320      1.68%     80.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3790     19.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        19021                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5579136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1229504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               78.769106                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               17.358769                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        62939100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        33449130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      305256420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      47251440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5590765440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5217875190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22804331040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   34061867760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   480.902935                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59203785718                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2364960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9260241282                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        72877980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        38735565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      317165940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      53029980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5590765440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   6099688560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22061751360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   34234014825                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.333396                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  57266252956                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2364960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11197774044                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61076                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19232                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2353                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26106                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61076                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       195949                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       195949                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 195949                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6810496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6810496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6810496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               87182                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           234119965                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          457442691                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            154221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       203350                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80372                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2660                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            63128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         69360                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        84861                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       207563                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       588979                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                796542                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      8844992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25107840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               33952832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           85024                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1231104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           351048                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000912                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030178                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 350728     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    320      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             351048                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  70828987000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          529749000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         104048483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         295005491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
