{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449338668126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449338668136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 12:04:27 2015 " "Processing started: Sat Dec 05 12:04:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449338668136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449338668136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PartBCon -c PartBCon " "Command: quartus_map --read_settings_files=on --write_settings_files=off PartBCon -c PartBCon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449338668136 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449338669126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/lab 9/instruction decoder/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/lab 9/instruction decoder/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449338669276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449338669276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TRISCCON.v(31) " "Verilog HDL information at TRISCCON.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449338669356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449338669366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449338669366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partbcon.bdf 1 1 " "Found 1 design units, including 1 entities, in source file partbcon.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartBCon " "Found entity 1: PartBCon" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449338669446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449338669446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PartBCon " "Elaborating entity \"PartBCon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449338669606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "PartBCon.bdf" "inst1" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 32 656 824 112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449338669646 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TRISCCON.v(20) " "Verilog HDL Case Statement warning at TRISCCON.v(20): incomplete case statement has no default case item" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TRISCCON.v(20) " "Verilog HDL Case Statement information at TRISCCON.v(20): all case item expressions in this case statement are onehot" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction TRISCCON.v(18) " "Verilog HDL Always Construct warning at TRISCCON.v(18): inferring latch(es) for variable \"instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction TRISCCON.v(38) " "Verilog HDL Always Construct warning at TRISCCON.v(38): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S TRISCCON.v(31) " "Verilog HDL Always Construct warning at TRISCCON.v(31): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] TRISCCON.v(31) " "Inferred latch for \"S\[0\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] TRISCCON.v(31) " "Inferred latch for \"S\[1\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] TRISCCON.v(31) " "Inferred latch for \"S\[2\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] TRISCCON.v(31) " "Inferred latch for \"S\[3\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] TRISCCON.v(31) " "Inferred latch for \"S\[4\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] TRISCCON.v(31) " "Inferred latch for \"S\[5\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] TRISCCON.v(31) " "Inferred latch for \"S\[6\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] TRISCCON.v(31) " "Inferred latch for \"S\[7\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] TRISCCON.v(31) " "Inferred latch for \"S\[8\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669656 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] TRISCCON.v(31) " "Inferred latch for \"S\[9\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669666 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] TRISCCON.v(31) " "Inferred latch for \"S\[10\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669666 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] TRISCCON.v(31) " "Inferred latch for \"S\[11\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669666 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.P TRISCCON.v(18) " "Inferred latch for \"instruction.P\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669666 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.O TRISCCON.v(18) " "Inferred latch for \"instruction.O\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669666 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.L TRISCCON.v(18) " "Inferred latch for \"instruction.L\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669666 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.H TRISCCON.v(18) " "Inferred latch for \"instruction.H\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669666 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.G TRISCCON.v(18) " "Inferred latch for \"instruction.G\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669666 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.F TRISCCON.v(18) " "Inferred latch for \"instruction.F\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669666 "|PartBCon|controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:inst " "Elaborating entity \"ID\" for hierarchy \"ID:inst\"" {  } { { "PartBCon.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 88 256 392 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449338669756 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ID.v(11) " "Verilog HDL Case Statement warning at ID.v(11): incomplete case statement has no default case item" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449338669766 "|PartBCon|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ID.v(9) " "Verilog HDL Always Construct warning at ID.v(9): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449338669766 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] ID.v(9) " "Inferred latch for \"S\[10\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669766 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] ID.v(9) " "Inferred latch for \"S\[9\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669766 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] ID.v(9) " "Inferred latch for \"S\[8\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669776 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ID.v(9) " "Inferred latch for \"S\[7\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669776 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ID.v(9) " "Inferred latch for \"S\[6\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669776 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ID.v(9) " "Inferred latch for \"S\[5\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669776 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ID.v(9) " "Inferred latch for \"S\[4\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669776 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ID.v(9) " "Inferred latch for \"S\[3\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669776 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ID.v(9) " "Inferred latch for \"S\[2\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669776 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ID.v(9) " "Inferred latch for \"S\[1\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669776 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ID.v(9) " "Inferred latch for \"S\[0\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449338669776 "|PartBCon|ID:inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst1\|S\[6\] controller:inst1\|S\[7\] " "Duplicate LATCH primitive \"controller:inst1\|S\[6\]\" merged with LATCH primitive \"controller:inst1\|S\[7\]\"" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449338670956 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst1\|S\[2\] controller:inst1\|S\[3\] " "Duplicate LATCH primitive \"controller:inst1\|S\[2\]\" merged with LATCH primitive \"controller:inst1\|S\[3\]\"" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449338670956 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449338670956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction.O_281 " "Latch controller:inst1\|instruction.O_281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[5\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449338670956 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449338670956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction.H_297 " "Latch controller:inst1\|instruction.H_297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[5\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449338670956 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449338670956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction.L_289 " "Latch controller:inst1\|instruction.L_289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[5\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449338670956 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449338670956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction.P_273 " "Latch controller:inst1\|instruction.P_273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[5\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449338670956 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449338670956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction.F_313 " "Latch controller:inst1\|instruction.F_313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[5\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449338670956 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449338670956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction.G_305 " "Latch controller:inst1\|instruction.G_305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[5\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449338670966 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449338670966 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sig5 GND " "Pin \"Sig5\" is stuck at GND" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 216 984 1160 232 "Sig5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449338670996 "|PartBCon|Sig5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sig1 GND " "Pin \"Sig1\" is stuck at GND" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 232 984 1160 248 "Sig1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449338670996 "|PartBCon|Sig1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449338670996 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449338671096 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/output_files/PartBCon.map.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/output_files/PartBCon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449338671276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449338671906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449338671906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3 " "No output dependent on input pin \"I3\"" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 112 64 232 128 "I3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449338673097 "|PartBCon|I3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2 " "No output dependent on input pin \"I2\"" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 128 64 232 144 "I2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449338673097 "|PartBCon|I2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1 " "No output dependent on input pin \"I1\"" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 144 64 232 160 "I1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449338673097 "|PartBCon|I1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0 " "No output dependent on input pin \"I0\"" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 160 64 232 176 "I0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449338673097 "|PartBCon|I0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449338673097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449338673107 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449338673107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449338673107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449338673107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449338673327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 12:04:33 2015 " "Processing ended: Sat Dec 05 12:04:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449338673327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449338673327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449338673327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449338673327 ""}
