#This is a comment in a MAKEFILE

#Specify the compiler
CC = gcc

#Specify compile flags
CFLAGS = -Wall -g

#Directory for source files
SRCDIR = src/

#Directory for object files
OBJDIR = obj/

#List of source files
SOURCES = $(wildcard $(SRCDIR)*.c)

#List of object files
OBJECTS = $(patsubst $(SRCDIR)%.c,$(OBJDIR)%.o,$(SOURCES))

#Target for final binary
TARGET = program

#Default target to build the final binary
all: $(TARGET)

#Rule for building the final binary
$(TARGET): $(OBJECTS)
	@$(CC) $(CFLAGS) -o $@ $^

#Rule for building object files
$(OBJDIR)%.o: $(SRCDIR)%.c
	@$(CC) $(CFLAGS) -c -o $@ $<

#Target to clean up object files and final binary
clean:
	@rm -f $(OBJDIR)*.o $(TARGET)

#Target to run the final binary
run:
	@./$(TARGET)