Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType UnitDelay
Name "a"
SID "1"
HasFrameUpgradeWarning on
}
Block {
BlockType SubSystem
Name "b"
SID "10"
Ports [2, 1, 0, 0, 0, 0, 0, 1]
TreatAsAtomicUnit on
RequestExecContextInheritance off
System {
Name "b"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "22"
}
Block {
BlockType Inport
Name "m"
SID "33"
Port "2"
}
Block {
BlockType Inport
Name "n"
SID "34"
Port "3"
}
Block {
BlockType ActionPort
Name "c" Port"
SID "24"
ActionPortLabel "else { }"
}
Block {
BlockType Delay
Name "b"
SID "32"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Delay
Name "h"
SID "24"
Ports [2, 1]
InputPortMap "u0,p1"
DelayLengthSource "Input port"
}
Block {
BlockType Delay
Name "i"
SID "25"
Ports [2, 1]
InputPortMap "u0,e6"
ShowEnablePort on
}
Block {
BlockType DiscreteIntegrator
Name "j"
SID "26"
Ports [1, 1]
SampleTime "-1"
}
Block {
BlockType DiscreteFilter
Name "l"
SID "27"
Ports [1, 1]
InputPortMap "u0"
OutputPortMap "o0"
}
Block {
BlockType Product
Name "m"
SID "28"
Ports [2, 1]
Inputs "**"
}
Block {
BlockType Constant
Name "n"
SID "29"
Value "[-197221569.777127]"
SampleTime "1"
}
Block {
BlockType Constant
Name "k"
SID "30"
Value "[-299375447.472568]"
SampleTime "1"
}
Block {
BlockType Outport
Name "l"
SID "23"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "l"
DstPort 1
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "i"
DstPort 2
}
}
}
Block {
BlockType SubSystem
Name "m"
SID "34"
Ports [2, 2, 0, 0, 0, 0, 0, 1]
TreatAsAtomicUnit on
RequestExecContextInheritance off
System {
Name "m"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "32"
}
Block {
BlockType Inport
Name "i"
SID "37"
Port "2"
}
Block {
BlockType Inport
Name "j"
SID "38"
Port "3"
}
Block {
BlockType Inport
Name "k"
SID "39"
Port "4"
}
Block {
BlockType Delay
Name "e"
SID "42"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "g"
SID "42"
Ports [2, 1]
InputPortMap "u0,p1"
DelayLengthSource "Input port"
SampleTime "1"
}
Block {
BlockType Rounding
Name "h"
SID "53"
}
Block {
BlockType Sum
Name "i"
SID "54"
Ports [2, 1]
ShowName off
Inputs "|++"
}
Block {
BlockType Constant
Name "j"
SID "55"
Value "[482543516.678113]"
SampleTime "1"
}
Block {
BlockType Constant
Name "c"
SID "59"
Value "[520767579.545556]"
SampleTime "1"
}
Block {
BlockType Constant
Name "d"
SID "60"
Value "[991287131.787257]"
SampleTime "1"
}
Block {
BlockType Outport
Name "k"
SID "53"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "m"
SID "69"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "p"
DstPort 1
}
Line {
SrcBlock "l"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "m"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "m"
DstPort 1
}
Line {
SrcBlock "l"
SrcPort 1
DstBlock "g"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "e"
SID "66"
Ports [4, 1]
RequestExecContextInheritance off
System {
Name "e"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "57"
}
Block {
BlockType Inport
Name "k"
SID "67"
Port "2"
}
Block {
BlockType Inport
Name "l"
SID "68"
Port "3"
}
Block {
BlockType Inport
Name "m"
SID "69"
Port "4"
}
Block {
BlockType ActionPort
Name "e" Port"
SID "65"
ActionPortLabel "else { }"
}
Block {
BlockType Delay
Name "b"
SID "74"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Reference
Name "e"
SID "70"
Ports [2, 1]
SourceBlock "simulink/Math\nOperations/MinMax\nRunning\nResettable"
Function min
vinit 0.0
}
Block {
BlockType Delay
Name "g"
SID "47"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Outport
Name "n"
SID "51"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "d"
DstPort 2
}
}
}
Block {
BlockType Delay
Name "j"
SID "41"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
Branch {
DstBlock "f"
DstPort 1
}
Branch {
DstBlock "g"
DstPort 3
}
}
Line {
SrcBlock "g"
SrcPort 2
Branch {
DstBlock "h"
DstPort 1
}
Branch {
DstBlock "g"
DstPort 3
}
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "a"
DstPort 1
}
}
}