Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xillinix/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea35b1d47c0b4b2c82a256e94319da36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_behav xil_defaultlib.test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'timp' [D:/DSD/TIMER.srcs/sources_1/new/COUNTER_TIME.vhd:43]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'timp' [D:/DSD/TIMER.srcs/sources_1/new/COUNTER_TIME.vhd:44]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'timp' [D:/DSD/TIMER.srcs/sources_1/new/COUNTER_TIME.vhd:45]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'timp' [D:/DSD/TIMER.srcs/sources_1/new/COUNTER_TIME.vhd:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.COUNTER_TIME [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot test_behav
