m255
K4
z2
!s11e vcom 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/work/Documents/School/spring_2020/design_for_testability/labs
Ecalcprocessing
Z1 w1600916409
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 3
R0
Z6 8/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab3/calcprocessing.vhd
Z7 F/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab3/calcprocessing.vhd
l0
L5 1
V2`18WMVTeRRHL^9TM3R]X0
!s100 TS_LE`QYT_67TBGAcC1M]2
Z8 OV;C;2020.1_3;71
32
Z9 !s110 1612297562
!i10b 1
Z10 !s108 1612297562.000000
Z11 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab3/calcprocessing.vhd|
Z12 !s107 /home/work/Documents/School/fall_2020/structured_digital_design/labs/lab3/calcprocessing.vhd|
!i113 1
Z13 o-quiet -work /home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/not_in_project -check_synthesis -lint -rangecheck -pedanticerrors -explicit
Z14 tExplicit 1 CvgOpt 0
Abehav
R2
R3
R4
R5
DEx4 work 14 calcprocessing 0 22 2`18WMVTeRRHL^9TM3R]X0
!i122 3
l13
L12 29
V[UT]TXeo8RQPBfiOl^?QO3
!s100 3X0k0;R_]6Yc5PfTEj[2b0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eclkdiv
Z15 w1603138229
Z16 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R4
R5
!i122 1
R0
Z17 8/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab5/clkdiv.vhd
Z18 F/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab5/clkdiv.vhd
l0
L5 1
V0]MV?[Co@k>Q;FF9EJcU83
!s100 CdZPNmhl?hVH3SSNPRS7L2
R8
32
Z19 !s110 1612294830
!i10b 1
Z20 !s108 1612294830.000000
Z21 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab5/clkdiv.vhd|
Z22 !s107 /home/work/Documents/School/fall_2020/structured_digital_design/labs/lab5/clkdiv.vhd|
!i113 1
R13
R14
Abhv
R16
R4
R5
DEx4 work 6 clkdiv 0 22 0]MV?[Co@k>Q;FF9EJcU83
!i122 1
l14
L10 20
Vfme@NZZ[3GN[e9U76HCE_1
!s100 95m@BJ63_k30@B:B=J@D81
R8
32
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Efsm
Z23 w1601175033
R4
R5
!i122 4
R0
Z24 8/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab4/sequencedetector.vhd
Z25 F/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab4/sequencedetector.vhd
l0
L4 1
VghlLR>m^@HJ_I9>li0;CE1
!s100 fEdB^V1@AR@YK8g`VGUT`3
R8
32
Z26 !s110 1612297584
!i10b 1
Z27 !s108 1612297584.000000
Z28 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab4/sequencedetector.vhd|
Z29 !s107 /home/work/Documents/School/fall_2020/structured_digital_design/labs/lab4/sequencedetector.vhd|
!i113 1
R13
R14
Abehav
R4
R5
Z30 DEx4 work 3 fsm 0 22 ghlLR>m^@HJ_I9>li0;CE1
!i122 4
l14
Z31 L11 60
Z32 VM<D:EC=_9UhjoZ;;Wf7_j0
Z33 !s100 B3:D=792Y^D[KhKMW6HhT0
R8
32
R26
!i10b 1
R27
R28
R29
!i113 1
R13
R14
Eovercheck
Z34 w1600917185
R2
R3
R4
R5
!i122 2
R0
Z35 8/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab3/overcheck.vhd
Z36 F/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab3/overcheck.vhd
l0
L5 1
Vj3;I^bPMQz31DV^GNF87<3
!s100 0H`Wc9d>19FngoMfFn>X11
R8
32
Z37 !s110 1612296261
!i10b 1
Z38 !s108 1612296260.000000
Z39 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab3/overcheck.vhd|
Z40 !s107 /home/work/Documents/School/fall_2020/structured_digital_design/labs/lab3/overcheck.vhd|
!i113 1
R13
R14
Abehav
R2
R3
R4
R5
DEx4 work 9 overcheck 0 22 j3;I^bPMQz31DV^GNF87<3
!i122 2
l14
L13 10
V^]J<JHDYT3eH`nQ@TY5NW0
!s100 :k;R5ANW_1<5:j]ZLIFGQ2
R8
32
R37
!i10b 1
R38
R39
R40
!i113 1
R13
R14
