// Seed: 1698729095
module module_0;
  wire id_2;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output wor id_0,
    input logic id_1,
    input supply1 id_2,
    output logic id_3,
    input tri id_4,
    input supply1 id_5
);
  assign id_0 = id_2 ? 1 : 1'b0;
  module_0 modCall_1 ();
  id_7 :
  assert property (@(posedge id_2) id_1 - (1'h0))
  else $display;
  initial
    if ((1 != 1)) id_0 = 1;
    else begin : LABEL_0
      id_3 <= id_1;
      $display(id_1);
    end
endmodule
