/*
 * (C) COPYRIGHT 2021 Arm Limited or its affiliates
 * ALL RIGHTS RESERVED
 *
 * This file was AUTOGENERATED from the RMM specification.
 * RMM specification source version: 9f097087-dirty
 */

#include "tb.h"
#include "tb_rsi_ipa_state_set.h"

bool tb_rsi_ipa_state_set(
    uint64_t base,
    uint64_t top,
    enum rsi_ripas ripas,
    rsi_ripas_change_flags_t flags)
{
    // Initialize registers
    struct tb_regs __tb_regs = __tb_arb_regs();
    __tb_regs.X0 = SMC_RMM_IPA_STATE_SET;
    __tb_regs.X1 = (uint64_t)base;
    __tb_regs.X2 = (uint64_t)top;
    __tb_regs.X3 = (uint64_t)ripas;
    __tb_regs.X4 = (uint64_t)flags;

    // Initialize global state
    __init_global_state(__tb_regs.X0);

    // Declare context variables
    struct rmm_realm realm;
    struct rmm_rec rec;

    // Assign context variables before command execution
    realm = CurrentRealm();
    rec = CurrentRec();

    // Pre-conditions
    bool failure_base_align_pre = !AddrIsGranuleAligned(base);
    bool failure_top_align_pre = !AddrIsGranuleAligned(top);
    bool failure_size_valid_pre = UInt(top) <= UInt(base);
    bool failure_rgn_bound_pre = !AddrRangeIsProtected(base, top, realm);
    bool failure_ripas_valid_pre = !RsiRipasIsValid(Slice(X3, 7, 0));
    bool no_failures_pre = !failure_base_align_pre
        && !failure_top_align_pre
        && !failure_size_valid_pre
        && !failure_rgn_bound_pre
        && !failure_ripas_valid_pre;

    // Execute command and read the result.
    tb_handle_smc(&__tb_regs);
    uint64_t result =  __tb_regs.X0;
    uint64_t new_base =  __tb_regs.X1;

    // Assign context variables after command execution
    realm = CurrentRealm();
    rec = CurrentRec();

    // Post-conditions
    bool failure_base_align_post = result == RSI_ERROR_INPUT;
    bool failure_top_align_post = result == RSI_ERROR_INPUT;
    bool failure_size_valid_post = result == RSI_ERROR_INPUT;
    bool failure_rgn_bound_post = result == RSI_ERROR_INPUT;
    bool failure_ripas_valid_post = result == RSI_ERROR_INPUT;
    bool success_new_base_post = new_base == rec.ripas_addr;

    // Failure condition assertions
    bool prop_failure_base_align_ante = failure_base_align_pre;
    __COVER(prop_failure_base_align_ante);
    if (prop_failure_base_align_ante) {
        bool prop_failure_base_align_cons = failure_base_align_post;
        __COVER(prop_failure_base_align_cons);
        __ASSERT(prop_failure_base_align_cons, "prop_failure_base_align_cons");
    }

    bool prop_failure_top_align_ante = !failure_base_align_pre
        && failure_top_align_pre;
    __COVER(prop_failure_top_align_ante);
    if (prop_failure_top_align_ante) {
        bool prop_failure_top_align_cons = failure_top_align_post;
        __COVER(prop_failure_top_align_cons);
        __ASSERT(prop_failure_top_align_cons, "prop_failure_top_align_cons");
    }

    bool prop_failure_size_valid_ante = !failure_base_align_pre
        && !failure_top_align_pre
        && failure_size_valid_pre;
    __COVER(prop_failure_size_valid_ante);
    if (prop_failure_size_valid_ante) {
        bool prop_failure_size_valid_cons = failure_size_valid_post;
        __COVER(prop_failure_size_valid_cons);
        __ASSERT(prop_failure_size_valid_cons, "prop_failure_size_valid_cons");
    }

    bool prop_failure_rgn_bound_ante = !failure_base_align_pre
        && !failure_top_align_pre
        && !failure_size_valid_pre
        && failure_rgn_bound_pre;
    __COVER(prop_failure_rgn_bound_ante);
    if (prop_failure_rgn_bound_ante) {
        bool prop_failure_rgn_bound_cons = failure_rgn_bound_post;
        __COVER(prop_failure_rgn_bound_cons);
        __ASSERT(prop_failure_rgn_bound_cons, "prop_failure_rgn_bound_cons");
    }

    bool prop_failure_ripas_valid_ante = !failure_base_align_pre
        && !failure_top_align_pre
        && !failure_size_valid_pre
        && !failure_rgn_bound_pre
        && failure_ripas_valid_pre;
    __COVER(prop_failure_ripas_valid_ante);
    if (prop_failure_ripas_valid_ante) {
        bool prop_failure_ripas_valid_cons = failure_ripas_valid_post;
        __COVER(prop_failure_ripas_valid_cons);
        __ASSERT(prop_failure_ripas_valid_cons, "prop_failure_ripas_valid_cons");
    }

    // Result assertion
    bool prop_result_ante = no_failures_pre;
    __COVER(prop_result_ante);
    if (prop_result_ante) {
        bool prop_result_cons = result == RSI_SUCCESS;
        __COVER(prop_result_cons);
        __ASSERT(prop_result_cons, "prop_result_cons");
    }

    // Success condition assertions
    bool prop_success_new_base_ante = no_failures_pre;
    __COVER(prop_success_new_base_ante);
    if (prop_success_new_base_ante) {
        bool prop_success_new_base_cons = success_new_base_post;
        __COVER(prop_success_new_base_cons);
        __ASSERT(prop_success_new_base_cons, "prop_success_new_base_cons");
    }

    // Assertion used to check consistency of the testbench
    __tb_expect_fail();

    return no_failures_pre;
}

