{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.13507",
   "Default View_TopLeft":"-265,-226",
   "DisplayPinAutomationMissing":"1",
   "DisplayPinsOfHiddenNets":"1",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART_0 -pg 1 -lvl 7 -x 2130 -y 240 -defaultsOSRD
preplace port M_AVALON_0 -pg 1 -lvl 7 -x 2130 -y 90 -defaultsOSRD
preplace port pl_ddr -pg 1 -lvl 7 -x 2130 -y 20 -defaultsOSRD
preplace port ddr4_pl_sys -pg 1 -lvl 0 -x -120 -y 20 -defaultsOSRD
preplace port port-id_ext_clk -pg 1 -lvl 0 -x -120 -y 790 -defaultsOSRD
preplace port port-id_ext_resetn_in -pg 1 -lvl 0 -x -120 -y 670 -defaultsOSRD
preplace port port-id_axi_clk -pg 1 -lvl 7 -x 2130 -y 410 -defaultsOSRD
preplace port port-id_clk_74p25 -pg 1 -lvl 7 -x 2130 -y 470 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 0 -x -120 -y 50 -defaultsOSRD
preplace port port-id_c0_init_calib_complete -pg 1 -lvl 7 -x 2130 -y 50 -defaultsOSRD
preplace portBus axi_resetn -pg 1 -lvl 7 -x 2130 -y 170 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1660 -y 520 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 770 -y 470 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 5 -x 1660 -y 790 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 3 -x 770 -y 690 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 1660 -y 200 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 3 -x 770 -y 300 -defaultsOSRD
preplace inst axi_amm_bridge_0 -pg 1 -lvl 6 -x 1980 -y 90 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 440 -y 330 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 1980 -y 470 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1250 -y 510 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 1980 -y 250 -defaultsOSRD
preplace netloc axi_uartlite_0_interrupt 1 1 6 140 250 540J 390 NJ 390 NJ 390 NJ 390 2100
preplace netloc clk_in1_0_1 1 0 5 NJ 790 N 790 NJ 790 NJ 790 NJ
preplace netloc clk_wiz_0_clk_out1 1 6 1 NJ 470
preplace netloc clk_wiz_1_locked 1 2 4 580 590 950J 600 NJ 600 1800
preplace netloc ext_reset_in_0_1 1 0 3 NJ 670 N 670 NJ
preplace netloc mdm_1_Interrupt 1 1 3 140 550 NJ 550 950
preplace netloc mdm_1_debug_sys_rst 1 2 2 570 580 940
preplace netloc microblaze_0_Clk 1 2 5 560 570 960 410 1500 20 1820 410 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 3 2 990 420 1480J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 3 1 1000 540n
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 5 580 560 980 320 1480 0 1840 170 NJ
preplace netloc xlconcat_0_dout 1 2 1 N 330
preplace netloc axi_amm_bridge_0_M_AVALON 1 6 1 NJ 90
preplace netloc axi_intc_0_interrupt 1 3 1 1000 300n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1830 70n
preplace netloc axi_interconnect_0_M01_AXI 1 2 4 560 10 NJ 10 NJ 10 1800
preplace netloc axi_interconnect_0_M02_AXI 1 2 4 550 -10 NJ -10 NJ -10 1810
preplace netloc axi_interconnect_0_M03_AXI 1 5 1 N 230
preplace netloc axi_uartlite_0_UART 1 6 1 NJ 240
preplace netloc mdm_1_MBDEBUG_0 1 3 1 970 450n
preplace netloc microblaze_0_DLMB 1 4 1 N 490
preplace netloc microblaze_0_ILMB 1 4 1 N 510
preplace netloc microblaze_0_M_AXI_DP 1 4 1 1490 80n
levelinfo -pg 1 -120 120 440 770 1250 1660 1980 2130
pagesize -pg 1 -db -bbox -sgen -270 -440 2340 910
"
}
{
   "da_axi4_cnt":"7",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"1",
   "da_mb_cnt":"2"
}
