RTL:

`timescale 1ns / 1ps
//Date : 07/05/2025
//Name : Shankhalika Mallick

// DAY-63 RANDOM BIT SEQUENCE GENERATOR

module RANDOM_BIT(rst, clk, rand);
input rst, clk;
reg [7:0] seed;
output reg [7:0] rand;
always @(posedge clk)
begin
    if (rst==1)
    begin
    seed=8'b10100010;
    rand=8'b0;
    end
    else
    begin
        seed<={seed[6:0],seed[5]^seed[7]};
        rand=seed;
    end
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

`timescale 1ns/1ps
`include "RANDOM_BIT.v"

module RANDOM_TB();
reg rst, clk;
wire [7:0] rand;
RANDOM_BIT ob(rst, clk, rand);
initial 
begin
    rst=1;
    clk=0;
    #10; rst=0;
end
always  
begin
    #5;
    clk=!clk;
end
initial 
begin
    $monitor("%b",rand);
    #70;
    $finish;
end
endmodule


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:

[Running] RANDOM_TB.v
xxxxxxxx
00000000
10100010
01000100
10001000
00010001
00100010
01000101
RANDOM_TB.v:23: $finish called at 70000 (1ps)
[Done] exit with code=0 in 0.325 seconds



