{
  "design": {
    "design_info": {
      "boundary_crc": "0x8F9EB386DF72186E",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../catcher_1011.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "A": "",
      "B": "",
      "xup_and2_0": "",
      "xup_or2_0": "",
      "xup_and2_3": "",
      "xup_and3_0": "",
      "xup_inv_1": "",
      "xup_inv_2": "",
      "xup_and2_1": "",
      "xup_inv_3": ""
    },
    "ports": {
      "X": {
        "direction": "I"
      },
      "clk": {
        "direction": "I"
      },
      "O": {
        "direction": "O"
      }
    },
    "components": {
      "A": {
        "vlnv": "xilinx.com:XUP:xup_dff:1.0",
        "xci_name": "design_1_xup_dff_0_0",
        "xci_path": "ip\\design_1_xup_dff_0_0\\design_1_xup_dff_0_0.xci",
        "inst_hier_path": "A"
      },
      "B": {
        "vlnv": "xilinx.com:XUP:xup_dff:1.0",
        "xci_name": "design_1_xup_dff_0_1",
        "xci_path": "ip\\design_1_xup_dff_0_1\\design_1_xup_dff_0_1.xci",
        "inst_hier_path": "B"
      },
      "xup_and2_0": {
        "vlnv": "xilinx.com:XUP:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_0",
        "xci_path": "ip\\design_1_xup_and2_0_0\\design_1_xup_and2_0_0.xci",
        "inst_hier_path": "xup_and2_0"
      },
      "xup_or2_0": {
        "vlnv": "xilinx.com:XUP:xup_or2:1.0",
        "xci_name": "design_1_xup_or2_0_0",
        "xci_path": "ip\\design_1_xup_or2_0_0\\design_1_xup_or2_0_0.xci",
        "inst_hier_path": "xup_or2_0"
      },
      "xup_and2_3": {
        "vlnv": "xilinx.com:XUP:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_1",
        "xci_path": "ip\\design_1_xup_and2_0_1\\design_1_xup_and2_0_1.xci",
        "inst_hier_path": "xup_and2_3"
      },
      "xup_and3_0": {
        "vlnv": "xilinx.com:XUP:xup_and3:1.0",
        "xci_name": "design_1_xup_and3_0_1",
        "xci_path": "ip\\design_1_xup_and3_0_1\\design_1_xup_and3_0_1.xci",
        "inst_hier_path": "xup_and3_0"
      },
      "xup_inv_1": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_1_2",
        "xci_path": "ip\\design_1_xup_inv_1_2\\design_1_xup_inv_1_2.xci",
        "inst_hier_path": "xup_inv_1"
      },
      "xup_inv_2": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_1_3",
        "xci_path": "ip\\design_1_xup_inv_1_3\\design_1_xup_inv_1_3.xci",
        "inst_hier_path": "xup_inv_2"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:XUP:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_1_2",
        "xci_path": "ip\\design_1_xup_and2_1_2\\design_1_xup_and2_1_2.xci",
        "inst_hier_path": "xup_and2_1"
      },
      "xup_inv_3": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_1_4",
        "xci_path": "ip\\design_1_xup_inv_1_4\\design_1_xup_inv_1_4.xci",
        "inst_hier_path": "xup_inv_3"
      }
    },
    "nets": {
      "A_q": {
        "ports": [
          "A/q",
          "xup_and2_3/b",
          "xup_inv_1/a",
          "xup_and2_1/a"
        ]
      },
      "B_q": {
        "ports": [
          "B/q",
          "xup_and2_0/a",
          "xup_inv_2/a"
        ]
      },
      "X_1": {
        "ports": [
          "X",
          "xup_and2_0/b",
          "xup_and2_3/a",
          "xup_and3_0/c",
          "xup_inv_3/a"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "A/clk",
          "B/clk"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or2_0/a"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "O"
        ]
      },
      "xup_and2_3_y": {
        "ports": [
          "xup_and2_3/y",
          "xup_or2_0/b"
        ]
      },
      "xup_and3_0_y": {
        "ports": [
          "xup_and3_0/y",
          "B/d"
        ]
      },
      "xup_inv_1_y": {
        "ports": [
          "xup_inv_1/y",
          "xup_and3_0/a"
        ]
      },
      "xup_inv_2_y": {
        "ports": [
          "xup_inv_2/y",
          "xup_and3_0/b"
        ]
      },
      "xup_inv_3_y": {
        "ports": [
          "xup_inv_3/y",
          "xup_and2_1/b"
        ]
      },
      "xup_or2_0_y": {
        "ports": [
          "xup_or2_0/y",
          "A/d"
        ]
      }
    }
  }
}