#############################
#        YCSB - b         #
#############################
PCM Test Beginning:
===================
[READ], 99thPercentileLatency(us), 143
[READ], Return=OK, 5700067
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 2.6
[CLEANUP], MinLatency(us), 1
[CLEANUP], MaxLatency(us), 7
[CLEANUP], 95thPercentileLatency(us), 7
[CLEANUP], 99thPercentileLatency(us), 7
[UPDATE], Operations, 299933
[UPDATE], AverageLatency(us), 54.48777226914011
[UPDATE], MinLatency(us), 6
[UPDATE], MaxLatency(us), 73663
[UPDATE], 95thPercentileLatency(us), 113
[UPDATE], 99thPercentileLatency(us), 154
[UPDATE], Return=OK, 299933
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    58.09 --|
|--            Writes(MB/s):    13.43 --|
|-- Mem Ch  1: Reads (MB/s):    54.08 --|
|--            Writes(MB/s):     9.44 --|
|-- NODE 0 Mem Read (MB/s) :   112.17 --|
|-- NODE 0 Mem Write(MB/s) :    22.87 --|
|-- NODE 0 P. Write (T/s):      62685 --|
|-- NODE 0 Memory (MB/s):      135.04 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        112.17                --|
            |--                System Write Throughput(MB/s):         22.87                --|
            |--               System Memory Throughput(MB/s):        135.04                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.40   0.05    0.71      21 M    144 M    0.85    0.34    0.00    0.01     2464   717644        0     68
   1    0     0.02   0.44   0.05    0.71      21 M    141 M    0.85    0.41    0.00    0.01     2016   257699        0     69
   2    0     0.02   0.44   0.05    0.71      21 M    130 M    0.83    0.41    0.00    0.01     2240   174256        0     69
   3    0     0.02   0.46   0.04    0.72      22 M    108 M    0.79    0.39    0.00    0.01     2352   265437        0     70
   4    0     0.02   0.46   0.04    0.72      21 M    113 M    0.81    0.40    0.00    0.01     2352   907564        0     69
   5    0     0.02   0.46   0.04    0.72      21 M     99 M    0.78    0.40    0.00    0.01     2352    50232        0     68
   6    0     0.02   0.45   0.04    0.71      23 M    116 M    0.80    0.39    0.00    0.01     2352   298259        0     69
   7    0     0.02   0.40   0.04    0.71      18 M    115 M    0.84    0.37    0.00    0.01     2352   209024        0     69
   8    0     0.02   0.44   0.04    0.72      23 M    109 M    0.78    0.37    0.00    0.01     2240   204751        0     69
   9    0     0.02   0.44   0.04    0.72      23 M    106 M    0.78    0.38    0.00    0.01     2408   224592        0     69
  10    0     0.02   0.45   0.05    0.71      20 M    136 M    0.85    0.45    0.00    0.01     2408    71136        0     69
  11    0     0.02   0.43   0.04    0.71      21 M    121 M    0.83    0.39    0.00    0.01     2408   202208        0     69
  12    0     0.02   0.43   0.04    0.71      22 M    112 M    0.80    0.39    0.00    0.01     2352   177034        0     69
  13    0     0.02   0.47   0.05    0.72      23 M    137 M    0.83    0.43    0.00    0.01     2352   315793        0     69
  14    0     0.02   0.44   0.05    0.72      21 M    134 M    0.84    0.40    0.00    0.01     2408   374907        0     68
  15    0     0.02   0.45   0.04    0.72      20 M    132 M    0.84    0.40    0.00    0.01     2408   352739        0     69
  16    0     0.02   0.43   0.04    0.72      20 M    114 M    0.82    0.38    0.00    0.01     2464   253388        0     69
  17    0     0.02   0.43   0.04    0.73      21 M    106 M    0.80    0.36    0.00    0.01     2464   571465        0     69
  18    0     0.01   0.47   0.03    0.75      21 M    101 M    0.79    0.46    0.00    0.01     2464   172804        0     68
  19    0     0.01   0.45   0.03    0.73      22 M     98 M    0.78    0.35    0.00    0.01     2464    39056        0     68
  20    0     0.01   0.44   0.03    0.72      16 M     97 M    0.83    0.36    0.00    0.01     2464   119409        0     69
  21    0     0.01   0.45   0.03    0.73      22 M    102 M    0.78    0.35    0.00    0.01     2464   218392        0     69
  22    0     0.01   0.46   0.03    0.75      22 M     95 M    0.77    0.46    0.00    0.01     2464   197906        0     70
  23    0     0.01   0.43   0.03    0.73      21 M     93 M    0.77    0.34    0.00    0.01     2464   130007        0     69
  24    0     0.02   0.44   0.04    0.72      20 M    124 M    0.83    0.39    0.00    0.01     2464   103016        0     69
  25    0     0.02   0.44   0.04    0.72      20 M    114 M    0.83    0.39    0.00    0.01     2464    56557        0     69
  26    0     0.02   0.42   0.04    0.72      17 M    113 M    0.84    0.36    0.00    0.01     2464   292836        0     69
  27    0     0.02   0.42   0.04    0.72      20 M    118 M    0.82    0.37    0.00    0.01     2464   266807        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.44   0.04    0.72     598 M   3242 M    0.82    0.39    0.00    0.01    67032   7224918        0     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.44   0.04    0.72     598 M   3242 M    0.82    0.39    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  395 G ; Active cycles:  896 G ; Time (TSC):  800 Gticks ; C0 (active,non-halted) core residency: 5.55 %

 C1 core residency: 32.85 %; C3 core residency: 0.00 %; C6 core residency: 61.60 %; C7 core residency: 0.00 %;
 C0 package residency: 99.89 %; C2 package residency: 0.06 %; C3 package residency: 0.00 %; C6 package residency: 0.06 %; C7 package residency: 0.00 %;
                             ┌───────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│0000111111111111111111111111116666666666666666666666666666666666666666666666666│
                             └───────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.88 => corresponds to 22.04 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.88 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.90     9.15  100 %     9640.99       0.00         205.37
---------------------------------------------------------------------------------------------------------------
[READ], 99thPercentileLatency(us), 182
[READ], Return=OK, 5700165
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 2.5
[CLEANUP], MinLatency(us), 2
[CLEANUP], MaxLatency(us), 6
[CLEANUP], 95thPercentileLatency(us), 6
[CLEANUP], 99thPercentileLatency(us), 6
[UPDATE], Operations, 299835
[UPDATE], AverageLatency(us), 55.314993246285454
[UPDATE], MinLatency(us), 8
[UPDATE], MaxLatency(us), 49695
[UPDATE], 95thPercentileLatency(us), 127
[UPDATE], 99thPercentileLatency(us), 190
[UPDATE], Return=OK, 299835
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    70.95 --|
|--            Writes(MB/s):    13.13 --|
|-- Mem Ch  1: Reads (MB/s):    66.92 --|
|--            Writes(MB/s):     9.14 --|
|-- NODE 0 Mem Read (MB/s) :   137.87 --|
|-- NODE 0 Mem Write(MB/s) :    22.27 --|
|-- NODE 0 P. Write (T/s):      62765 --|
|-- NODE 0 Memory (MB/s):      160.14 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        137.87                --|
            |--                System Write Throughput(MB/s):         22.27                --|
            |--               System Memory Throughput(MB/s):        160.14                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.45   0.05    0.72      29 M    169 M    0.83    0.40    0.00    0.01     3528   716146        0     69
   1    0     0.02   0.44   0.05    0.73      31 M    140 M    0.78    0.35    0.00    0.01     2968   256261        0     69
   2    0     0.02   0.47   0.04    0.73      30 M    120 M    0.75    0.39    0.00    0.01     3080   172785        0     69
   3    0     0.02   0.44   0.04    0.73      28 M    103 M    0.72    0.35    0.00    0.01     3080   263984        0     69
   4    0     0.02   0.46   0.05    0.72      27 M    145 M    0.81    0.45    0.00    0.01     3080   906168        0     68
   5    0     0.03   0.47   0.06    0.71      26 M    161 M    0.83    0.49    0.00    0.01     3080    48870        0     68
   6    0     0.02   0.44   0.05    0.72      28 M    148 M    0.80    0.40    0.00    0.01     2968   296790        0     68
   7    0     0.02   0.43   0.05    0.72      27 M    137 M    0.80    0.39    0.00    0.01     3080   207882        0     70
   8    0     0.02   0.44   0.04    0.72      27 M    127 M    0.78    0.38    0.00    0.01     3136   203296        0     70
   9    0     0.02   0.44   0.05    0.72      26 M    127 M    0.79    0.39    0.00    0.01     3136   223073        0     69
  10    0     0.02   0.45   0.05    0.73      30 M    128 M    0.76    0.38    0.00    0.01     3136    69759        0     68
  11    0     0.02   0.41   0.04    0.72      26 M    123 M    0.78    0.36    0.00    0.01     3080   200764        0     69
  12    0     0.02   0.42   0.04    0.73      27 M    105 M    0.74    0.35    0.00    0.01     3136   175587        0     69
  13    0     0.02   0.42   0.04    0.73      27 M    118 M    0.77    0.36    0.00    0.01     3080   314247        0     69
  14    0     0.01   0.43   0.04    0.73      22 M    107 M    0.79    0.36    0.00    0.01     3080   373472        0     69
  15    0     0.02   0.48   0.04    0.75      29 M    115 M    0.74    0.37    0.00    0.01     3136   351399        0     69
  16    0     0.01   0.44   0.03    0.74      22 M     92 M    0.76    0.34    0.00    0.01     3136   251781        0     69
  17    0     0.01   0.45   0.02    0.77      28 M     83 M    0.66    0.30    0.00    0.01     3136   569892        0     69
  18    0     0.02   0.47   0.04    0.73      26 M    123 M    0.78    0.43    0.00    0.01     3304   171186        0     68
  19    0     0.02   0.44   0.04    0.74      27 M    111 M    0.75    0.36    0.00    0.01     3304    37410        0     68
  20    0     0.02   0.45   0.04    0.73      27 M    122 M    0.77    0.36    0.00    0.01     3136   118022        0     68
  21    0     0.02   0.44   0.04    0.74      27 M    116 M    0.76    0.34    0.00    0.01     3304   216703        0     70
  22    0     0.02   0.44   0.04    0.73      27 M    118 M    0.77    0.35    0.00    0.01     3304   196294        0     70
  23    0     0.02   0.44   0.04    0.73      27 M    117 M    0.77    0.35    0.00    0.01     3528   128461        0     69
  24    0     0.02   0.44   0.04    0.73      22 M    122 M    0.82    0.38    0.00    0.01     3528   101408        0     68
  25    0     0.02   0.47   0.04    0.73      24 M    115 M    0.79    0.36    0.00    0.01     3528    54984        0     69
  26    0     0.02   0.46   0.04    0.74      28 M    113 M    0.75    0.35    0.00    0.01     3528   291526        0     69
  27    0     0.02   0.43   0.04    0.74      28 M    118 M    0.76    0.33    0.00    0.01     3528   265225        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.44   0.04    0.73     766 M   3436 M    0.78    0.38    0.00    0.01    90048   7183375        0     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.44   0.04    0.73     766 M   3436 M    0.78    0.38    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  412 G ; Active cycles:  927 G ; Time (TSC):  800 Gticks ; C0 (active,non-halted) core residency: 5.68 %

 C1 core residency: 33.04 %; C3 core residency: 0.00 %; C6 core residency: 61.27 %; C7 core residency: 0.00 %;
 C0 package residency: 99.93 %; C2 package residency: 0.04 %; C3 package residency: 0.00 %; C6 package residency: 0.03 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000111111111111111111111111116666666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.89 => corresponds to 22.22 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    55.19     8.91  100 %     9641.66       0.00         207.08
---------------------------------------------------------------------------------------------------------------
[READ], 99thPercentileLatency(us), 192
[READ], Return=OK, 5700696
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 2.6
[CLEANUP], MinLatency(us), 2
[CLEANUP], MaxLatency(us), 7
[CLEANUP], 95thPercentileLatency(us), 7
[CLEANUP], 99thPercentileLatency(us), 7
[UPDATE], Operations, 299304
[UPDATE], AverageLatency(us), 57.53552241199583
[UPDATE], MinLatency(us), 7
[UPDATE], MaxLatency(us), 53823
[UPDATE], 95thPercentileLatency(us), 138
[UPDATE], 99thPercentileLatency(us), 206
[UPDATE], Return=OK, 299304
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    54.79 --|
|--            Writes(MB/s):    10.33 --|
|-- Mem Ch  1: Reads (MB/s):    55.08 --|
|--            Writes(MB/s):    10.64 --|
|-- NODE 0 Mem Read (MB/s) :   109.87 --|
|-- NODE 0 Mem Write(MB/s) :    20.98 --|
|-- NODE 0 P. Write (T/s):      62686 --|
|-- NODE 0 Memory (MB/s):      130.84 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        109.87                --|
            |--                System Write Throughput(MB/s):         20.98                --|
            |--               System Memory Throughput(MB/s):        130.84                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.42   0.05    0.70      20 M    142 M    0.86    0.37    0.00    0.01     2688   714362        0     68
   1    0     0.02   0.42   0.04    0.71      21 M    118 M    0.82    0.39    0.00    0.01     2464   254298        0     69
   2    0     0.02   0.43   0.04    0.71      22 M    120 M    0.81    0.40    0.00    0.01     2520   171003        0     68
   3    0     0.02   0.47   0.04    0.72      23 M     99 M    0.76    0.38    0.00    0.01     2520   262369        0     69
   4    0     0.02   0.42   0.04    0.71      20 M    118 M    0.83    0.40    0.00    0.01     2520   904442        0     68
   5    0     0.02   0.45   0.04    0.71      23 M    112 M    0.79    0.40    0.00    0.01     2576    47056        0     67
   6    0     0.02   0.46   0.04    0.72      21 M    113 M    0.81    0.49    0.00    0.01     2576   294938        0     68
   7    0     0.02   0.43   0.04    0.71      21 M    101 M    0.79    0.38    0.00    0.01     2576   206278        0     69
   8    0     0.02   0.45   0.03    0.71      21 M     93 M    0.77    0.42    0.00    0.01     2576   201666        0     69
   9    0     0.02   0.45   0.04    0.71      19 M    111 M    0.82    0.44    0.00    0.01     2576   221458        0     69
  10    0     0.02   0.43   0.04    0.71      19 M    114 M    0.83    0.40    0.00    0.01     2576    67847        0     68
  11    0     0.02   0.45   0.04    0.72      24 M    110 M    0.78    0.39    0.00    0.01     2520   199171        0     69
  12    0     0.03   0.53   0.05    0.73      22 M    135 M    0.84    0.53    0.00    0.01     2576   174024        0     69
  13    0     0.02   0.47   0.05    0.71      20 M    123 M    0.83    0.47    0.00    0.01     2576   312672        0     69
  14    0     0.02   0.42   0.04    0.72      18 M    112 M    0.83    0.36    0.00    0.01     2576   372160        0     68
  15    0     0.02   0.44   0.04    0.72      21 M    115 M    0.81    0.37    0.00    0.01     2576   349630        0     69
  16    0     0.02   0.43   0.04    0.71      16 M    109 M    0.85    0.39    0.00    0.01     2576   250190        0     68
  17    0     0.02   0.47   0.04    0.73      24 M    111 M    0.78    0.37    0.00    0.01     2576   567957        0     69
  18    0     0.02   0.44   0.04    0.72      18 M    120 M    0.85    0.40    0.00    0.01     2576   169218        0     68
  19    0     0.02   0.44   0.04    0.72      21 M    124 M    0.83    0.36    0.00    0.01     2576    35421        0     67
  20    0     0.01   0.43   0.03    0.73      21 M    103 M    0.79    0.33    0.00    0.01     2576   115905        0     68
  21    0     0.01   0.48   0.03    0.73      21 M     99 M    0.79    0.36    0.00    0.01     2688   214758        0     69
  22    0     0.02   0.45   0.03    0.72      22 M    106 M    0.79    0.36    0.00    0.01     2688   194371        0     69
  23    0     0.02   0.45   0.04    0.72      20 M    111 M    0.82    0.39    0.00    0.01     2688   126442        0     69
  24    0     0.02   0.46   0.04    0.72      20 M    106 M    0.81    0.41    0.00    0.01     2688    99698        0     68
  25    0     0.02   0.45   0.04    0.73      20 M    105 M    0.80    0.39    0.00    0.01     2688    53132        0     69
  26    0     0.02   0.46   0.04    0.72      20 M    115 M    0.83    0.41    0.00    0.01     2688   289463        0     69
  27    0     0.02   0.46   0.04    0.72      20 M    106 M    0.81    0.39    0.00    0.01     2688   263270        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.45   0.04    0.72     591 M   3165 M    0.81    0.40    0.00    0.01    72688   7133199        0     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.45   0.04    0.72     591 M   3165 M    0.81    0.40    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  394 G ; Active cycles:  877 G ; Time (TSC):  800 Gticks ; C0 (active,non-halted) core residency: 5.45 %

 C1 core residency: 33.71 %; C3 core residency: 0.00 %; C6 core residency: 60.84 %; C7 core residency: 0.00 %;
 C0 package residency: 99.90 %; C2 package residency: 0.05 %; C3 package residency: 0.00 %; C6 package residency: 0.05 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00001111111111111111111111111116666666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.90 => corresponds to 22.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.88 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.98     8.40  100 %     9640.93       0.00         205.74
---------------------------------------------------------------------------------------------------------------
