## 超大规模集成电路——Very Large Scale Integration Circuit

#### Enconomy：
* Custom [[ASIC]]
* STD Cell [[ASIC]]
* Gate Array
* FPGA
---

#### AI Hardware：
![[Pasted image 20221014152156.png]]

#### Generic EDA Flow for VLSI
1. System Level Specification(系统级规范)
2. Front-end Digital Design
3. Back-end Physical Design
4. Mask & Fabrication
