#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 19 00:51:19 2018
# Process ID: 32229
# Current directory: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.vdi
# Journal file: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: open_checkpoint /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1147.438 ; gain = 0.000 ; free physical = 1838 ; free virtual = 7345
INFO: [Netlist 29-17] Analyzing 1015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32229-luigilinux/dcp1/main_board.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32229-luigilinux/dcp1/main_board.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32229-luigilinux/dcp1/main_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2007.277 ; gain = 536.461 ; free physical = 1090 ; free virtual = 6604
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32229-luigilinux/dcp1/main_early.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32229-luigilinux/dcp1/main.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32229-luigilinux/dcp1/main.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32229-luigilinux/dcp1/main_late.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32229-luigilinux/dcp1/main_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.277 ; gain = 0.000 ; free physical = 1089 ; free virtual = 6603
Restored from archive | CPU: 0.010000 secs | Memory: 0.013687 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.277 ; gain = 0.000 ; free physical = 1089 ; free virtual = 6603
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:57 . Memory (MB): peak = 2007.277 ; gain = 859.844 ; free physical = 1101 ; free virtual = 6607
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2071.309 ; gain = 64.027 ; free physical = 1095 ; free virtual = 6602

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "3e02a1cadb37968e".
INFO: [Netlist 29-17] Analyzing 899 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Netlist 29-17] Analyzing 957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "67f2ec184364b219".
INFO: [Netlist 29-17] Analyzing 988 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2093.379 ; gain = 0.000 ; free physical = 1131 ; free virtual = 6530
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d984d1d7

Time (s): cpu = 00:03:09 ; elapsed = 00:05:26 . Memory (MB): peak = 2093.379 ; gain = 22.070 ; free physical = 1131 ; free virtual = 6530
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 13570a6f9

Time (s): cpu = 00:03:14 ; elapsed = 00:05:28 . Memory (MB): peak = 2138.379 ; gain = 67.070 ; free physical = 1128 ; free virtual = 6527
INFO: [Opt 31-389] Phase Retarget created 319 cells and removed 492 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 12651a986

Time (s): cpu = 00:03:14 ; elapsed = 00:05:28 . Memory (MB): peak = 2138.379 ; gain = 67.070 ; free physical = 1128 ; free virtual = 6527
INFO: [Opt 31-389] Phase Constant propagation created 117 cells and removed 1031 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1612428e1

Time (s): cpu = 00:03:17 ; elapsed = 00:05:31 . Memory (MB): peak = 2138.379 ; gain = 67.070 ; free physical = 1129 ; free virtual = 6528
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8955 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1612428e1

Time (s): cpu = 00:03:17 ; elapsed = 00:05:32 . Memory (MB): peak = 2138.379 ; gain = 67.070 ; free physical = 1129 ; free virtual = 6528
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1612428e1

Time (s): cpu = 00:03:17 ; elapsed = 00:05:32 . Memory (MB): peak = 2138.379 ; gain = 67.070 ; free physical = 1128 ; free virtual = 6527
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2138.379 ; gain = 0.000 ; free physical = 1128 ; free virtual = 6527
Ending Logic Optimization Task | Checksum: c066889e

Time (s): cpu = 00:03:18 ; elapsed = 00:05:32 . Memory (MB): peak = 2138.379 ; gain = 67.070 ; free physical = 1128 ; free virtual = 6527

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.697 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 14b480904

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1093 ; free virtual = 6492
Ending Power Optimization Task | Checksum: 14b480904

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2588.676 ; gain = 450.297 ; free physical = 1105 ; free virtual = 6504

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 19f8ec37a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1106 ; free virtual = 6505
INFO: [Opt 31-389] Phase Remap created 4 cells and removed 12 cells
Ending Logic Optimization Task | Checksum: 19f8ec37a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1106 ; free virtual = 6505
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:32 ; elapsed = 00:05:38 . Memory (MB): peak = 2588.676 ; gain = 581.398 ; free physical = 1107 ; free virtual = 6506
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1106 ; free virtual = 6506
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1098 ; free virtual = 6502
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1041 ; free virtual = 6445
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10bc947c2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6446
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1024 ; free virtual = 6428

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 120c54bd2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1080 ; free virtual = 6484

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25567a4f9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1058 ; free virtual = 6462

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25567a4f9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1058 ; free virtual = 6462
Phase 1 Placer Initialization | Checksum: 25567a4f9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1058 ; free virtual = 6462

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ee02ac9e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6442

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ee02ac9e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6442

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 279d49387

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1035 ; free virtual = 6439

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 253ba2ceb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1035 ; free virtual = 6439

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25fa7ea92

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1035 ; free virtual = 6439

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2bc110839

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1027 ; free virtual = 6430

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 296a0069d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1027 ; free virtual = 6431

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 296a0069d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1027 ; free virtual = 6431
Phase 3 Detail Placement | Checksum: 296a0069d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1027 ; free virtual = 6431

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18fb439eb

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18fb439eb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6442
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.525. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1912e81c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6442
Phase 4.1 Post Commit Optimization | Checksum: 1912e81c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6442

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1912e81c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1039 ; free virtual = 6443

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1912e81c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1039 ; free virtual = 6443

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c6e0fde9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1039 ; free virtual = 6443
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c6e0fde9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6442
Ending Placer Task | Checksum: bfebf01a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1051 ; free virtual = 6455
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1051 ; free virtual = 6455
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1030 ; free virtual = 6450
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1039 ; free virtual = 6449
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1033 ; free virtual = 6443
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1037 ; free virtual = 6447
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 1036 ; free virtual = 6446
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bf394e80 ConstDB: 0 ShapeSum: b2a19a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17142ad2c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 932 ; free virtual = 6342
Post Restoration Checksum: NetGraph: b13986db NumContArr: c0092651 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17142ad2c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 930 ; free virtual = 6341

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17142ad2c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 901 ; free virtual = 6311

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17142ad2c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 901 ; free virtual = 6311
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26d4dfe75

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 884 ; free virtual = 6295
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.525  | TNS=0.000  | WHS=-0.373 | THS=-252.826|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2a136488a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 883 ; free virtual = 6294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.525  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1c1a6880a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 883 ; free virtual = 6293
Phase 2 Router Initialization | Checksum: 28d0f3419

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 882 ; free virtual = 6293

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cf80de59

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 881 ; free virtual = 6291

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1155
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.075  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f4703282

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 802 ; free virtual = 6212

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.136  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ffecb117

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 802 ; free virtual = 6212
Phase 4 Rip-up And Reroute | Checksum: 1ffecb117

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 802 ; free virtual = 6212

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fbb9883e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 802 ; free virtual = 6213
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.136  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 129191957

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 802 ; free virtual = 6213

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 129191957

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 802 ; free virtual = 6213
Phase 5 Delay and Skew Optimization | Checksum: 129191957

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 802 ; free virtual = 6213

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17ac5e60a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 877 ; free virtual = 6287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.136  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f3ca0d8c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 877 ; free virtual = 6287
Phase 6 Post Hold Fix | Checksum: 1f3ca0d8c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 877 ; free virtual = 6287

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.95208 %
  Global Horizontal Routing Utilization  = 3.68701 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 135558045

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 877 ; free virtual = 6287

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 135558045

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 877 ; free virtual = 6287

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12b1cd6c1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 877 ; free virtual = 6287

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.136  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12b1cd6c1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 877 ; free virtual = 6287
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 911 ; free virtual = 6322

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 911 ; free virtual = 6322
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 888 ; free virtual = 6319
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 900 ; free virtual = 6318
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2588.676 ; gain = 0.000 ; free physical = 826 ; free virtual = 6244
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 00:59:20 2018...
