// Seed: 3457464853
module module_0;
  wire id_1, id_2, id_3;
  tri id_4, id_5, id_6;
  assign module_1.id_4 = 0;
  id_7 :
  assert property (@(posedge 1) 1) wait (id_6) $display();
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input tri id_2,
    input supply0 id_3,
    output wire id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign id_1.id_2 = id_2;
endmodule
module module_2 (
    output wand id_0
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    input wand id_3,
    output tri id_4,
    input wire id_5,
    input wor id_6,
    input tri1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    input tri1 id_13,
    output uwire id_14,
    input wand id_15,
    input supply0 id_16,
    input tri0 id_17,
    output supply1 id_18,
    input wor id_19,
    input wire id_20
);
  always_comb id_2 = id_1;
  supply0 id_22 = 1;
  wire id_23;
  wire id_24, id_25;
  module_0 modCall_1 ();
  assign modCall_1.type_9 = 0;
  wire id_26, id_27;
endmodule
