
tmcheck -par "TP3_E4_TP3_E4.par" 

pnmainc -run pnmain "TP3_E4_TP3_E4_bit.tcl"
Loading TP3_E4_TP3_E4.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.2.1.288.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:/Users/pedro/OneDrive/Escritorio/ITBA/TP3/Laticce/16bits/TP3_E4/TP3_E4/TP3_E4_TP3_E4.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 133 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 

ibisgen "TP3_E4_TP3_E4.udb" "C:/lscc/radiant/2023.2/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.2.1.288.0

Mon Jun  3 18:55:15 2024

Loading TP3_E4_TP3_E4.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: C:\Users\pedro\OneDrive\Escritorio\ITBA\TP3\Laticce\16bits\TP3_E4\TP3_E4\IBIS\TP3_E4_TP3_E4.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.

backanno "TP3_E4_TP3_E4.udb"  -o "TP3_E4_TP3_E4_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.2.1.288.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the TP3_E4_TP3_E4 design file.

Writing Verilog netlist to file TP3_E4_TP3_E4_vo.vo
Writing SDF timing to file TP3_E4_TP3_E4_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 136 MB
