// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="overlay_control_overlay_control,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=9.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.424250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=399,HLS_SYN_LUT=755,HLS_VERSION=2021_1}" *)

module overlay_control (
// synthesis translate_off
    kernel_block,
// synthesis translate_on
        ap_clk,
        ap_rst_n,
        src_TDATA,
        src_TVALID,
        src_TREADY,
        src_TKEEP,
        src_TSTRB,
        src_TUSER,
        src_TLAST,
        src_TID,
        src_TDEST,
        dst_TDATA,
        dst_TVALID,
        dst_TREADY,
        dst_TKEEP,
        dst_TSTRB,
        dst_TUSER,
        dst_TLAST,
        dst_TID,
        dst_TDEST,
        over_address0,
        over_ce0,
        over_q0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

// synthesis translate_off
output kernel_block;
// synthesis translate_on
input   ap_clk;
input   ap_rst_n;
input  [23:0] src_TDATA;
input   src_TVALID;
output   src_TREADY;
input  [2:0] src_TKEEP;
input  [2:0] src_TSTRB;
input  [0:0] src_TUSER;
input  [0:0] src_TLAST;
input  [0:0] src_TID;
input  [0:0] src_TDEST;
output  [23:0] dst_TDATA;
output   dst_TVALID;
input   dst_TREADY;
output  [2:0] dst_TKEEP;
output  [2:0] dst_TSTRB;
output  [0:0] dst_TUSER;
output  [0:0] dst_TLAST;
output  [0:0] dst_TID;
output  [0:0] dst_TDEST;
output  [16:0] over_address0;
output   over_ce0;
input  [7:0] over_q0;

 reg    ap_rst_n_inv;
wire   [31:0] p_fu_387_p3;
reg   [31:0] p_reg_632;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln20_fu_341_p2;
wire   [0:0] cmp56_fu_396_p2;
reg   [0:0] cmp56_reg_637;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_idle;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_ready;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_src_TREADY;
wire   [23:0] grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out_ap_vld;
wire   [2:0] grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out_ap_vld;
wire   [2:0] grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out_ap_vld;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out_ap_vld;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out_ap_vld;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out_ap_vld;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_idle;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_ready;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TREADY;
wire   [16:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_address0;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_ce0;
wire   [23:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDATA;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID;
wire   [2:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TKEEP;
wire   [2:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TSTRB;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TUSER;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TLAST;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TID;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDEST;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_src_TREADY;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out_ap_vld;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out_ap_vld;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out_ap_vld;
wire   [0:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out_ap_vld;
wire   [2:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out_ap_vld;
wire   [2:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out_ap_vld;
wire   [7:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out_ap_vld;
wire   [23:0] grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out;
wire    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out_ap_vld;
reg   [0:0] axis_dest_V_reg_168;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state4;
reg   [0:0] axis_id_V_reg_178;
reg   [0:0] axis_last_V_reg_188;
reg   [0:0] axis_user_V_reg_198;
reg    grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [23:0] axis_data_V_7_loc_fu_164;
reg   [2:0] axis_keep_V_5_loc_fu_160;
reg   [2:0] axis_strb_V_5_loc_fu_156;
reg   [0:0] axis_last_V_5_loc_fu_152;
reg   [0:0] axis_id_V_5_loc_fu_148;
reg   [0:0] axis_dest_V_5_loc_fu_144;
reg    grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [23:0] axis_data_V_fu_84;
reg   [7:0] o8_V_fu_88;
reg   [2:0] axis_keep_V_fu_92;
reg   [2:0] axis_strb_V_fu_96;
reg   [10:0] y_fu_100;
wire   [10:0] y_2_fu_347_p2;
wire    ap_CS_fsm_state1;
reg   [31:0] pstart_fu_104;
reg   [31:0] yrem_fu_108;
wire   [31:0] yrem_2_fu_409_p3;
wire   [0:0] icmp_ln21_fu_375_p2;
wire   [31:0] pstart_1_fu_381_p2;
wire   [31:0] yrem_3_fu_403_p2;
reg   [7:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    regslice_both_dst_V_data_V_U_apdone_blk;
wire    ap_CS_fsm_state8;
wire    regslice_both_src_V_data_V_U_apdone_blk;
wire   [23:0] src_TDATA_int_regslice;
wire    src_TVALID_int_regslice;
reg    src_TREADY_int_regslice;
wire    regslice_both_src_V_data_V_U_ack_in;
wire    regslice_both_src_V_keep_V_U_apdone_blk;
wire   [2:0] src_TKEEP_int_regslice;
wire    regslice_both_src_V_keep_V_U_vld_out;
wire    regslice_both_src_V_keep_V_U_ack_in;
wire    regslice_both_src_V_strb_V_U_apdone_blk;
wire   [2:0] src_TSTRB_int_regslice;
wire    regslice_both_src_V_strb_V_U_vld_out;
wire    regslice_both_src_V_strb_V_U_ack_in;
wire    regslice_both_src_V_user_V_U_apdone_blk;
wire   [0:0] src_TUSER_int_regslice;
wire    regslice_both_src_V_user_V_U_vld_out;
wire    regslice_both_src_V_user_V_U_ack_in;
wire    regslice_both_src_V_last_V_U_apdone_blk;
wire   [0:0] src_TLAST_int_regslice;
wire    regslice_both_src_V_last_V_U_vld_out;
wire    regslice_both_src_V_last_V_U_ack_in;
wire    regslice_both_src_V_id_V_U_apdone_blk;
wire   [0:0] src_TID_int_regslice;
wire    regslice_both_src_V_id_V_U_vld_out;
wire    regslice_both_src_V_id_V_U_ack_in;
wire    regslice_both_src_V_dest_V_U_apdone_blk;
wire   [0:0] src_TDEST_int_regslice;
wire    regslice_both_src_V_dest_V_U_vld_out;
wire    regslice_both_src_V_dest_V_U_ack_in;
wire    dst_TVALID_int_regslice;
wire    dst_TREADY_int_regslice;
wire    regslice_both_dst_V_data_V_U_vld_out;
wire    regslice_both_dst_V_keep_V_U_apdone_blk;
wire    regslice_both_dst_V_keep_V_U_ack_in_dummy;
wire    regslice_both_dst_V_keep_V_U_vld_out;
wire    regslice_both_dst_V_strb_V_U_apdone_blk;
wire    regslice_both_dst_V_strb_V_U_ack_in_dummy;
wire    regslice_both_dst_V_strb_V_U_vld_out;
wire    regslice_both_dst_V_user_V_U_apdone_blk;
wire    regslice_both_dst_V_user_V_U_ack_in_dummy;
wire    regslice_both_dst_V_user_V_U_vld_out;
wire    regslice_both_dst_V_last_V_U_apdone_blk;
wire    regslice_both_dst_V_last_V_U_ack_in_dummy;
wire    regslice_both_dst_V_last_V_U_vld_out;
wire    regslice_both_dst_V_id_V_U_apdone_blk;
wire    regslice_both_dst_V_id_V_U_ack_in_dummy;
wire    regslice_both_dst_V_id_V_U_vld_out;
wire    regslice_both_dst_V_dest_V_U_apdone_blk;
wire    regslice_both_dst_V_dest_V_U_ack_in_dummy;
wire    regslice_both_dst_V_dest_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg = 1'b0;
#0 grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg = 1'b0;
end

overlay_control_overlay_control_Pipeline_VITIS_LOOP_14_1 grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start),
    .ap_done(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done),
    .ap_idle(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_idle),
    .ap_ready(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_ready),
    .src_TVALID(src_TVALID_int_regslice),
    .src_TDATA(src_TDATA_int_regslice),
    .src_TREADY(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_src_TREADY),
    .src_TKEEP(src_TKEEP_int_regslice),
    .src_TSTRB(src_TSTRB_int_regslice),
    .src_TUSER(src_TUSER_int_regslice),
    .src_TLAST(src_TLAST_int_regslice),
    .src_TID(src_TID_int_regslice),
    .src_TDEST(src_TDEST_int_regslice),
    .axis_data_V_7_out(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out),
    .axis_data_V_7_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out_ap_vld),
    .axis_keep_V_5_out(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out),
    .axis_keep_V_5_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out_ap_vld),
    .axis_strb_V_5_out(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out),
    .axis_strb_V_5_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out_ap_vld),
    .axis_last_V_5_out(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out),
    .axis_last_V_5_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out_ap_vld),
    .axis_id_V_5_out(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out),
    .axis_id_V_5_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out_ap_vld),
    .axis_dest_V_5_out(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out),
    .axis_dest_V_5_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out_ap_vld)
);

overlay_control_overlay_control_Pipeline_VITIS_LOOP_30_3 grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start),
    .ap_done(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done),
    .ap_idle(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_idle),
    .ap_ready(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_ready),
    .src_TVALID(src_TVALID_int_regslice),
    .dst_TREADY(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TREADY),
    .p_4(p_reg_632),
    .axis_dest_V(axis_dest_V_reg_168),
    .axis_id_V(axis_id_V_reg_178),
    .axis_last_V(axis_last_V_reg_188),
    .axis_user_V(axis_user_V_reg_198),
    .axis_strb_V(axis_strb_V_fu_96),
    .axis_keep_V(axis_keep_V_fu_92),
    .o8_V(o8_V_fu_88),
    .axis_data_V(axis_data_V_fu_84),
    .over_address0(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_address0),
    .over_ce0(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_ce0),
    .over_q0(over_q0),
    .dst_TDATA(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDATA),
    .dst_TVALID(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID),
    .dst_TKEEP(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TKEEP),
    .dst_TSTRB(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TSTRB),
    .dst_TUSER(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TUSER),
    .dst_TLAST(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TLAST),
    .dst_TID(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TID),
    .dst_TDEST(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDEST),
    .cmp56(cmp56_reg_637),
    .src_TDATA(src_TDATA_int_regslice),
    .src_TREADY(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_src_TREADY),
    .src_TKEEP(src_TKEEP_int_regslice),
    .src_TSTRB(src_TSTRB_int_regslice),
    .src_TUSER(src_TUSER_int_regslice),
    .src_TLAST(src_TLAST_int_regslice),
    .src_TID(src_TID_int_regslice),
    .src_TDEST(src_TDEST_int_regslice),
    .axis_dest_V_6_out(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out),
    .axis_dest_V_6_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out_ap_vld),
    .axis_id_V_6_out(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out),
    .axis_id_V_6_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out_ap_vld),
    .axis_last_V_6_out(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out),
    .axis_last_V_6_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out_ap_vld),
    .axis_user_V_6_out(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out),
    .axis_user_V_6_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out_ap_vld),
    .axis_strb_V_6_out(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out),
    .axis_strb_V_6_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out_ap_vld),
    .axis_keep_V_6_out(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out),
    .axis_keep_V_6_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out_ap_vld),
    .o8_V_2_out(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out),
    .o8_V_2_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out_ap_vld),
    .axis_data_V_8_out(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out),
    .axis_data_V_8_out_ap_vld(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out_ap_vld)
);

overlay_control_regslice_both #(
    .DataWidth( 24 ))
regslice_both_src_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TDATA),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_data_V_U_ack_in),
    .data_out(src_TDATA_int_regslice),
    .vld_out(src_TVALID_int_regslice),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_data_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 3 ))
regslice_both_src_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TKEEP),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_keep_V_U_ack_in),
    .data_out(src_TKEEP_int_regslice),
    .vld_out(regslice_both_src_V_keep_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_keep_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 3 ))
regslice_both_src_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TSTRB),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_strb_V_U_ack_in),
    .data_out(src_TSTRB_int_regslice),
    .vld_out(regslice_both_src_V_strb_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_strb_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TUSER),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_user_V_U_ack_in),
    .data_out(src_TUSER_int_regslice),
    .vld_out(regslice_both_src_V_user_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_user_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TLAST),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_last_V_U_ack_in),
    .data_out(src_TLAST_int_regslice),
    .vld_out(regslice_both_src_V_last_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_last_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TID),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_id_V_U_ack_in),
    .data_out(src_TID_int_regslice),
    .vld_out(regslice_both_src_V_id_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_id_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TDEST),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_dest_V_U_ack_in),
    .data_out(src_TDEST_int_regslice),
    .vld_out(regslice_both_src_V_dest_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_dest_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 24 ))
regslice_both_dst_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDATA),
    .vld_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID),
    .ack_in(dst_TREADY_int_regslice),
    .data_out(dst_TDATA),
    .vld_out(regslice_both_dst_V_data_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_data_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 3 ))
regslice_both_dst_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TKEEP),
    .vld_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID),
    .ack_in(regslice_both_dst_V_keep_V_U_ack_in_dummy),
    .data_out(dst_TKEEP),
    .vld_out(regslice_both_dst_V_keep_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_keep_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 3 ))
regslice_both_dst_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TSTRB),
    .vld_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID),
    .ack_in(regslice_both_dst_V_strb_V_U_ack_in_dummy),
    .data_out(dst_TSTRB),
    .vld_out(regslice_both_dst_V_strb_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_strb_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TUSER),
    .vld_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID),
    .ack_in(regslice_both_dst_V_user_V_U_ack_in_dummy),
    .data_out(dst_TUSER),
    .vld_out(regslice_both_dst_V_user_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_user_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TLAST),
    .vld_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID),
    .ack_in(regslice_both_dst_V_last_V_U_ack_in_dummy),
    .data_out(dst_TLAST),
    .vld_out(regslice_both_dst_V_last_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_last_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TID),
    .vld_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID),
    .ack_in(regslice_both_dst_V_id_V_U_ack_in_dummy),
    .data_out(dst_TID),
    .vld_out(regslice_both_dst_V_id_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_id_V_U_apdone_blk)
);

overlay_control_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TDEST),
    .vld_in(grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID),
    .ack_in(regslice_both_dst_V_dest_V_U_ack_in_dummy),
    .data_out(dst_TDEST),
    .vld_out(regslice_both_dst_V_dest_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg <= 1'b1;
        end else if ((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_ready == 1'b1)) begin
            grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln20_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg <= 1'b1;
        end else if ((grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_ready == 1'b1)) begin
            grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        axis_data_V_fu_84 <= axis_data_V_7_loc_fu_164;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        axis_data_V_fu_84 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_data_V_8_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        axis_dest_V_reg_168 <= axis_dest_V_5_loc_fu_144;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        axis_dest_V_reg_168 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_dest_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        axis_id_V_reg_178 <= axis_id_V_5_loc_fu_148;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        axis_id_V_reg_178 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_id_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        axis_keep_V_fu_92 <= axis_keep_V_5_loc_fu_160;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        axis_keep_V_fu_92 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_keep_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        axis_last_V_reg_188 <= axis_last_V_5_loc_fu_152;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        axis_last_V_reg_188 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_last_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        axis_strb_V_fu_96 <= axis_strb_V_5_loc_fu_156;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        axis_strb_V_fu_96 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_strb_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        axis_user_V_reg_198 <= 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        axis_user_V_reg_198 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_axis_user_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        pstart_fu_104 <= 32'd0;
    end else if (((icmp_ln20_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        pstart_fu_104 <= p_fu_387_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        y_fu_100 <= 11'd0;
    end else if (((icmp_ln20_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        y_fu_100 <= y_2_fu_347_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        yrem_fu_108 <= 32'd3;
    end else if (((icmp_ln20_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        yrem_fu_108 <= yrem_2_fu_409_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        axis_data_V_7_loc_fu_164 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_data_V_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        axis_dest_V_5_loc_fu_144 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_dest_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        axis_id_V_5_loc_fu_148 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_id_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        axis_keep_V_5_loc_fu_160 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_keep_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        axis_last_V_5_loc_fu_152 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_last_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        axis_strb_V_5_loc_fu_156 <= grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_axis_strb_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        cmp56_reg_637 <= cmp56_fu_396_p2;
        p_reg_632 <= p_fu_387_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        o8_V_fu_88 <= grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_o8_V_2_out;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((regslice_both_dst_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        src_TREADY_int_regslice = grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_src_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        src_TREADY_int_regslice = grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_src_TREADY;
    end else begin
        src_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln20_fu_341_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state8 : begin
            if (((regslice_both_dst_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cmp56_fu_396_p2 = ((y_fu_100 != 11'd1079) ? 1'b1 : 1'b0);

assign dst_TVALID = regslice_both_dst_V_data_V_U_vld_out;

assign dst_TVALID_int_regslice = grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TVALID;

assign grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start = grp_overlay_control_Pipeline_VITIS_LOOP_14_1_fu_210_ap_start_reg;

assign grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start = grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_ap_start_reg;

assign grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_dst_TREADY = (dst_TREADY_int_regslice & ap_CS_fsm_state6);

assign icmp_ln20_fu_341_p2 = ((y_fu_100 == 11'd1080) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_375_p2 = ((yrem_fu_108 == 32'd0) ? 1'b1 : 1'b0);

assign over_address0 = grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_address0;

assign over_ce0 = grp_overlay_control_Pipeline_VITIS_LOOP_30_3_fu_234_over_ce0;

assign p_fu_387_p3 = ((icmp_ln21_fu_375_p2[0:0] == 1'b1) ? pstart_1_fu_381_p2 : pstart_fu_104);

assign pstart_1_fu_381_p2 = (pstart_fu_104 + 32'd480);

assign src_TREADY = regslice_both_src_V_data_V_U_ack_in;

assign y_2_fu_347_p2 = (y_fu_100 + 11'd1);

assign yrem_2_fu_409_p3 = ((icmp_ln21_fu_375_p2[0:0] == 1'b1) ? 32'd3 : yrem_3_fu_403_p2);

assign yrem_3_fu_403_p2 = ($signed(yrem_fu_108) + $signed(32'd4294967295));


// synthesis translate_off
`include "overlay_control_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //overlay_control

