<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Fri Jan  2 00:39:34 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 8_High-Performance_1.0V -hsp m -pwrprd -html -rpt top_impl.twr top_impl.udb -gui -msgset /build/promote.xml

-------------------------------------------
Design:          top
Family:          LIFCL
Device:          LIFCL-17
Package:         QFN72
Performance:     8_High-Performance_1.0V
Package Status:                     Final          Version 23
Performance Hardware Data Status :   Final Version 118.1
-------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMinDegree>3  Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMinDegree>3.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMinDegree>3.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMinDegree>3.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegree>4  Hold at Speed Grade m Corner at 0 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegree>4.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegree>4.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  Timing Overview</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_generated_clock -name {clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 5 [get_pins {pll/U$0.PLL_inst/CLKOS }] 
create_generated_clock -name {fast_clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 10 [get_pins {pll/U$0.PLL_inst/CLKOP }] 
create_generated_clock -name {pll/Z$2} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll/U$0.PLL_inst/CLKOS5 }] 
create_clock -name {clk12_0__io} -period 83.333 -waveform {0.000 41.667} [get_ports clk12_0__io]
create_clock -name {clk12_clk} -period 83.333 -waveform {0.000 41.667} [get_pins pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O]

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 99.8619%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees    Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
soc/spi0_phy/pins__dq__oe.ff_inst/Q     |          No required time
soc/spi0_phy/pins__cs__o.ff_inst/Q      |          No required time
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/Q                           
                                        |          No required time
pin_uart_0__tx/buf_cZ/buf_cZ/buf0.PIC_inst_out/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 2 End Points          |           Type           
-------------------------------------------------------------------
btn_last_0io.PIC_inst/D                 |           No arrival time
soc/uart0/rx/shreg_0io[9].PIC_inst/D    |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         2
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
btn_pwr_0__io                           |                     input
mic_0__data__io                         |                     input
uart_0__rx__io                          |                     input
amp_0__clk__io                          |                    output
amp_0__data__io                         |                    output
amp_0__lrclk__io                        |                    output
bl_0__io                                |                    output
dc_0__io                                |                    output
led_0__io                               |                    output
mic_0__clk__io                          |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        17
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "pll/Z$2"</big></U></B>

create_generated_clock -name {pll/Z$2} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll/U$0.PLL_inst/CLKOS5 }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock pll/Z$2              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock pll/Z$2              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.1.2 Clock "fast_clk[0]"</big></U></B>

create_generated_clock -name {fast_clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 10 [get_pins {pll/U$0.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock fast_clk[0]            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From fast_clk[0]                       |             Target |           8.333 ns |        120.000 MHz 
                                        | Actual (all paths) |           5.347 ns |        187.021 MHz 
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock fast_clk[0]            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From clk[0]                            |                     8.333 ns |             slack = 6.119 ns 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.1.3 Clock "clk[0]"</big></U></B>

create_generated_clock -name {clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 5 [get_pins {pll/U$0.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk[0]              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk[0]                            |             Target |          16.667 ns |         60.000 MHz 
                                        | Actual (all paths) |          13.027 ns |         76.764 MHz 
soc/mainram/U$0/lram.LRAM_inst/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           6.896 ns |        145.012 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk[0]              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                     8.333 ns |             slack = 5.257 ns 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_4"></A><B><U><big>2.1.4 Clock "clk12_0__io"</big></U></B>

create_clock -name {clk12_0__io} -period 83.333 -waveform {0.000 41.667} [get_ports clk12_0__io]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock clk12_0__io            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk12_0__io                       |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |           5.000 ns |        200.000 MHz 
pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/B (MPW)                                                                
                                        |   (50% duty cycle) |           5.000 ns |        200.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock clk12_0__io            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_5"></A><B><U><big>2.1.5 Clock "clk12_clk"</big></U></B>

create_clock -name {clk12_clk} -period 83.333 -waveform {0.000 41.667} [get_pins pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk12_clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk12_clk                         |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk12_clk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_0__io                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
soc/spi0_phy/sr_out_reg[27].ff_inst/DF   |    2.986 ns 
soc/spi0_phy/sr_out_reg[21].ff_inst/DF   |    2.992 ns 
soc/spi0_phy/sr_out_reg[11].ff_inst/DF   |    3.018 ns 
soc/spi0_phy/sr_out_reg[10].ff_inst/DF   |    3.049 ns 
soc/spi0_phy/sr_out_reg[4].ff_inst/DF    |    3.054 ns 
soc/spi0_phy/sr_out_reg[9].ff_inst/DF    |    3.078 ns 
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D              
                                         |    3.102 ns 
soc/spi0_phy/sr_out_reg[8].ff_inst/DF    |    3.207 ns 
soc/spi0_phy/sr_out_reg[5].ff_inst/DF    |    3.212 ns 
soc/spi0_phy/sr_out_reg[23].ff_inst/DF   |    3.227 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[27].ff_inst/DF  (SLICE_R20C31D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 8
Delay Ratio      : 63.9% (route), 36.1% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 2.986 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[27].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_RNO[27]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
        },
        "arrive":1.065,
        "delay":0.320
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]",
            "phy_name":"soc.dsp_split_kb_1_0_2_0[1]"
        },
        "arrive":1.843,
        "delay":0.778
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/B",
            "phy_name":"soc.spi0_phy.$7_axbxc1/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1/F1"
        },
        "arrive":2.069,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dsp_split_kb_29",
            "phy_name":"soc.spi0_phy.dsp_split_kb_29"
        },
        "arrive":2.780,
        "delay":0.711
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNIQAO4U/SEL"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNIQAO4U/OFX0"
        },
        "arrive":2.949,
        "delay":0.169
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_185",
            "phy_name":"soc.spi0_phy.Z$8_185"
        },
        "arrive":3.366,
        "delay":0.417
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_349/B",
            "phy_name":"soc.spi0_phy.$8_349/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_349/Z",
            "phy_name":"soc.spi0_phy.$8_349/F1"
        },
        "arrive":3.599,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_349",
            "phy_name":"soc.spi0_phy.Z$8_349"
        },
        "arrive":3.920,
        "delay":0.321
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_669_rn/C",
            "phy_name":"soc.spi0_phy.$8_349/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_669_rn/Z",
            "phy_name":"soc.spi0_phy.$8_349/F0"
        },
        "arrive":4.146,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_669_rn_1",
            "phy_name":"soc.spi0_phy.Z$8_669_rn_1"
        },
        "arrive":4.560,
        "delay":0.414
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_669_mb/C",
            "phy_name":"soc.spi0_phy.$8_493_mb/B0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_669_mb/Z",
            "phy_name":"soc.spi0_phy.$8_493_mb/F0"
        },
        "arrive":4.786,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_669_mb",
            "phy_name":"soc.spi0_phy.Z$8_669_mb"
        },
        "arrive":5.270,
        "delay":0.484
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0_cZ[27]/B",
            "phy_name":"soc.spi0_phy.$20_i_m3[0]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0_cZ[27]/Z",
            "phy_name":"soc.spi0_phy.$20_i_m3[0]/F1"
        },
        "arrive":5.503,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0[27]",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0[27]"
        },
        "arrive":5.809,
        "delay":0.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[27].lut4_inst1/A",
            "phy_name":"soc.spi0_phy.sr_out_RNO[27]/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[27].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO[27]/OFX0"
        },
        "arrive":6.117,
        "delay":0.308
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[27]",
            "phy_name":"soc.spi0_phy.Z$20[27]"
        },
        "arrive":6.117,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.117,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.320                  1.065  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.778                  1.843  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.226                  2.069  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.711                  2.780  14      
soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z
                                          SLICE_R12C30D     MTOF_DEL              0.169                  2.949  3       
soc/spi0_phy/Z$8_185                                        NET DELAY             0.417                  3.366  3       
soc/spi0_phy/$8_349/B->soc/spi0_phy/$8_349/Z
                                          SLICE_R15C30A     CTOF_DEL              0.233                  3.599  1       
soc/spi0_phy/Z$8_349                                        NET DELAY             0.321                  3.920  1       
soc/spi0_phy/$8_669_rn/C->soc/spi0_phy/$8_669_rn/Z
                                          SLICE_R15C30A     CTOF_DEL              0.226                  4.146  1       
soc/spi0_phy/Z$8_669_rn_1                                   NET DELAY             0.414                  4.560  1       
soc/spi0_phy/$8_669_mb/C->soc/spi0_phy/$8_669_mb/Z
                                          SLICE_R17C32A     CTOF_DEL              0.226                  4.786  2       
soc/spi0_phy/Z$8_669_mb                                     NET DELAY             0.484                  5.270  2       
soc/spi0_phy/sr_out_RNO_0_cZ[27]/B->soc/spi0_phy/sr_out_RNO_0_cZ[27]/Z
                                          SLICE_R20C31A     CTOF_DEL              0.233                  5.503  1       
soc/spi0_phy/sr_out_RNO_0[27]                               NET DELAY             0.306                  5.809  1       
soc/spi0_phy/sr_out_RNO[27].lut4_inst1/A->soc/spi0_phy/sr_out_RNO[27].lut4_inst1/Z
                                          SLICE_R20C31D     CTOOF_DEL             0.308                  6.117  1       
soc/spi0_phy/Z$20[27]                                       NET DELAY             0.000                  6.117  1       
soc/spi0_phy/sr_out_reg[27].ff_inst/DF                      ENDPOINT              0.000                  6.117  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[27].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_RNO[27]/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.821,
        "delay":1.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.821,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
soc/spi0_phy/sr_out_reg[27].ff_inst/CLK                     CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.063)                  9.103  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.103  
Arrival Time                                                                                          -(6.116)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     2.986  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[32].ff_inst/Q  (SLICE_R14C33C)
Path End         : soc/spi0_phy/sr_out_reg[21].ff_inst/DF  (SLICE_R20C30B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 8
Delay Ratio      : 62.2% (route), 37.8% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 2.992 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[32].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.$8_178/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[32].ff_inst/CLK   soc/spi0/tx_fifo/_0_[42].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[32].ff_inst/Q",
        "phy_name":"soc.spi0_phy.$8_178/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[21].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_RNO[21]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[32].ff_inst/CLK",
            "phy_name":"soc.spi0_phy.$8_178/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[32].ff_inst/Q",
            "phy_name":"soc.spi0_phy.$8_178/Q0"
        },
        "arrive":1.080,
        "delay":0.335
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_join_kb_240_0",
            "phy_name":"soc.dsp_join_kb_240[0]"
        },
        "arrive":1.840,
        "delay":0.760
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc2/A",
            "phy_name":"soc.spi0_phy.$20_0_a2_0[1]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc2/Z",
            "phy_name":"soc.spi0_phy.$20_0_a2_0[1]/F1"
        },
        "arrive":2.073,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dsp_join_kb_240[1]",
            "phy_name":"soc.spi0_phy.dsp_join_kb_240[1]"
        },
        "arrive":2.739,
        "delay":0.666
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_335_N_2L1/C",
            "phy_name":"soc.spi0_phy.$8_341/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_335_N_2L1/Z",
            "phy_name":"soc.spi0_phy.$8_341/F1"
        },
        "arrive":2.972,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_335_N_2L1",
            "phy_name":"soc.spi0_phy.Z$8_335_N_2L1"
        },
        "arrive":3.355,
        "delay":0.383
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_335/D",
            "phy_name":"soc.spi0_phy.$8_175_1/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_335/Z",
            "phy_name":"soc.spi0_phy.$8_175_1/F0"
        },
        "arrive":3.588,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_335",
            "phy_name":"soc.spi0_phy.Z$8_335"
        },
        "arrive":3.888,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_663_mb_rn/C",
            "phy_name":"soc.spi0_phy.$8_343/C0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_663_mb_rn/Z",
            "phy_name":"soc.spi0_phy.$8_343/F0"
        },
        "arrive":4.121,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_663_mb_rn_0",
            "phy_name":"soc.spi0_phy.Z$8_663_mb_rn_0"
        },
        "arrive":4.410,
        "delay":0.289
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_663_mb_mb/D",
            "phy_name":"soc.spi0_phy.$20_0_a2_1_0[19]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_663_mb_mb/Z",
            "phy_name":"soc.spi0_phy.$20_0_a2_1_0[19]/F1"
        },
        "arrive":4.636,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_663_mb_mb",
            "phy_name":"soc.spi0_phy.Z$8_663_mb_mb"
        },
        "arrive":5.108,
        "delay":0.472
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0_cZ[21]/B",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0_cZ[21]/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0_cZ[21]/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0_cZ[21]/F0"
        },
        "arrive":5.334,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0[21]",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0[21]"
        },
        "arrive":5.799,
        "delay":0.465
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[21].lut4_inst1/A",
            "phy_name":"soc.spi0_phy.sr_out_RNO[21]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[21].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO[21]/OFX0"
        },
        "arrive":6.109,
        "delay":0.310
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[21]",
            "phy_name":"soc.spi0_phy.Z$20[21]"
        },
        "arrive":6.109,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.109,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[32].ff_inst/CLK->soc/spi0/tx_fifo/_0_[32].ff_inst/Q
                                          SLICE_R14C33C     REG_DEL               0.335                  1.080  84      
soc/spi0/tx_fifo/dsp_join_kb_240_0                          NET DELAY             0.760                  1.840  84      
soc/spi0_phy/$7_axbxc2/A->soc/spi0_phy/$7_axbxc2/Z
                                          SLICE_R18C31A     CTOF_DEL              0.233                  2.073  49      
soc/spi0_phy/dsp_join_kb_240[1]                             NET DELAY             0.666                  2.739  49      
soc/spi0_phy/$8_335_N_2L1/C->soc/spi0_phy/$8_335_N_2L1/Z
                                          SLICE_R15C34B     CTOF_DEL              0.233                  2.972  1       
soc/spi0_phy/Z$8_335_N_2L1                                  NET DELAY             0.383                  3.355  1       
soc/spi0_phy/$8_335/D->soc/spi0_phy/$8_335/Z
                                          SLICE_R14C34A     CTOF_DEL              0.233                  3.588  3       
soc/spi0_phy/Z$8_335                                        NET DELAY             0.300                  3.888  3       
soc/spi0_phy/$8_663_mb_rn/C->soc/spi0_phy/$8_663_mb_rn/Z
                                          SLICE_R16C34C     CTOF_DEL              0.233                  4.121  1       
soc/spi0_phy/Z$8_663_mb_rn_0                                NET DELAY             0.289                  4.410  1       
soc/spi0_phy/$8_663_mb_mb/D->soc/spi0_phy/$8_663_mb_mb/Z
                                          SLICE_R17C34B     CTOF_DEL              0.226                  4.636  2       
soc/spi0_phy/Z$8_663_mb_mb                                  NET DELAY             0.472                  5.108  2       
soc/spi0_phy/sr_out_RNO_0_cZ[21]/B->soc/spi0_phy/sr_out_RNO_0_cZ[21]/Z
                                          SLICE_R18C31C     CTOF_DEL              0.226                  5.334  1       
soc/spi0_phy/sr_out_RNO_0[21]                               NET DELAY             0.465                  5.799  1       
soc/spi0_phy/sr_out_RNO[21].lut4_inst1/A->soc/spi0_phy/sr_out_RNO[21].lut4_inst1/Z
                                          SLICE_R20C30B     CTOOF_DEL             0.310                  6.109  1       
soc/spi0_phy/Z$20[21]                                       NET DELAY             0.000                  6.109  1       
soc/spi0_phy/sr_out_reg[21].ff_inst/DF                      ENDPOINT              0.000                  6.109  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[21].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_RNO[21]/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.821,
        "delay":1.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.821,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
soc/spi0_phy/sr_out_reg[21].ff_inst/CLK                     CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.061)                  9.101  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.101  
Arrival Time                                                                                          -(6.108)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     2.992  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[11].ff_inst/DF  (SLICE_R18C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.9% (route), 32.1% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.018 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[11].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.081,
        "delay":0.336
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":2.074,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/B",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/Z",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/F1"
        },
        "arrive":2.307,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_76_i",
            "phy_name":"soc.spi0_phy.N_76_i"
        },
        "arrive":2.746,
        "delay":0.439
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/F1"
        },
        "arrive":2.972,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_966",
            "phy_name":"soc.spi0_phy.N_966"
        },
        "arrive":3.549,
        "delay":0.577
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/A",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/Z",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/F1"
        },
        "arrive":3.775,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_222",
            "phy_name":"soc.spi0_phy.N_222"
        },
        "arrive":4.594,
        "delay":0.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_0[11]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[11]/B0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_0[11]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[11]/F0"
        },
        "arrive":4.827,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_0[11]",
            "phy_name":"soc.spi0_phy.Z$20_0_0[11]"
        },
        "arrive":5.138,
        "delay":0.311
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_3[11]/B",
            "phy_name":"soc.spi0_phy.$20_0_3[11]/C0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_3[11]/Z",
            "phy_name":"soc.spi0_phy.$20_0_3[11]/F0"
        },
        "arrive":5.364,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_3[11]",
            "phy_name":"soc.spi0_phy.Z$20_0_3[11]"
        },
        "arrive":5.851,
        "delay":0.487
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0[11]/D",
            "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0[11]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/F1"
        },
        "arrive":6.084,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[11]",
            "phy_name":"soc.spi0_phy.Z$20[11]"
        },
        "arrive":6.084,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.084,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.993                  2.074  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.233                  2.307  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.439                  2.746  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.226                  2.972  12      
soc/spi0_phy/N_966                                          NET DELAY             0.577                  3.549  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.226                  3.775  16      
soc/spi0_phy/N_222                                          NET DELAY             0.819                  4.594  16      
soc/spi0_phy/$20_0_0[11]/A->soc/spi0_phy/$20_0_0[11]/Z
                                          SLICE_R23C32A     CTOF_DEL              0.233                  4.827  1       
soc/spi0_phy/Z$20_0_0[11]                                   NET DELAY             0.311                  5.138  1       
soc/spi0_phy/$20_0_3[11]/B->soc/spi0_phy/$20_0_3[11]/Z
                                          SLICE_R22C32A     CTOF_DEL              0.226                  5.364  1       
soc/spi0_phy/Z$20_0_3[11]                                   NET DELAY             0.487                  5.851  1       
soc/spi0_phy/$20_0[11]/D->soc/spi0_phy/$20_0[11]/Z
                                          SLICE_R18C32B     CTOF_DEL              0.233                  6.084  1       
soc/spi0_phy/Z$20[11]                                       NET DELAY             0.000                  6.084  1       
soc/spi0_phy/sr_out_reg[11].ff_inst/DF                      ENDPOINT              0.000                  6.084  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[10].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.821,
        "delay":1.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.821,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[10].ff_inst/CLK   soc/spi0_phy/sr_out_reg[11].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.062)                  9.102  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.102  
Arrival Time                                                                                          -(6.083)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.018  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[10].ff_inst/DF  (SLICE_R18C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.7% (route), 32.3% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.049 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[10].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
        },
        "arrive":1.081,
        "delay":0.336
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]",
            "phy_name":"soc.dsp_split_kb_1_0_2_0[1]"
        },
        "arrive":1.899,
        "delay":0.818
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_172_1_0/B",
            "phy_name":"soc.spi0_phy.$8_173_1/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_172_1_0/Z",
            "phy_name":"soc.spi0_phy.$8_173_1/F1"
        },
        "arrive":2.125,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_172_1_0",
            "phy_name":"soc.spi0_phy.Z$8_172_1_0"
        },
        "arrive":2.647,
        "delay":0.522
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_172/D",
            "phy_name":"soc.spi0_phy.$8_332/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_172/Z",
            "phy_name":"soc.spi0_phy.$8_332/F1"
        },
        "arrive":2.880,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_172",
            "phy_name":"soc.spi0_phy.Z$8_172"
        },
        "arrive":3.212,
        "delay":0.332
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_332/C",
            "phy_name":"soc.spi0_phy.$8_332/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_332/Z",
            "phy_name":"soc.spi0_phy.$8_332/F0"
        },
        "arrive":3.445,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_332",
            "phy_name":"soc.spi0_phy.Z$8_332"
        },
        "arrive":4.111,
        "delay":0.666
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_492/D",
            "phy_name":"soc.spi0_phy.$8_492/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_492/Z",
            "phy_name":"soc.spi0_phy.$8_492/F1"
        },
        "arrive":4.337,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_492",
            "phy_name":"soc.spi0_phy.Z$8_492"
        },
        "arrive":5.022,
        "delay":0.685
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2[10]/C",
            "phy_name":"soc.spi0_phy.$20_i_a2[10]/B0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2[10]/Z",
            "phy_name":"soc.spi0_phy.$20_i_a2[10]/F0"
        },
        "arrive":5.248,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_926",
            "phy_name":"soc.spi0_phy.N_926"
        },
        "arrive":5.821,
        "delay":0.573
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[10]/A",
            "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[10]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/F0"
        },
        "arrive":6.054,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_44_i",
            "phy_name":"soc.spi0_phy.N_44_i"
        },
        "arrive":6.054,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.054,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.336                  1.081  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.818                  1.899  35      
soc/spi0_phy/$8_172_1_0/B->soc/spi0_phy/$8_172_1_0/Z
                                          SLICE_R13C34C     CTOF_DEL              0.226                  2.125  1       
soc/spi0_phy/Z$8_172_1_0                                    NET DELAY             0.522                  2.647  1       
soc/spi0_phy/$8_172/D->soc/spi0_phy/$8_172/Z
                                          SLICE_R12C33A     CTOF_DEL              0.233                  2.880  3       
soc/spi0_phy/Z$8_172                                        NET DELAY             0.332                  3.212  3       
soc/spi0_phy/$8_332/C->soc/spi0_phy/$8_332/Z
                                          SLICE_R12C33A     CTOF_DEL              0.233                  3.445  2       
soc/spi0_phy/Z$8_332                                        NET DELAY             0.666                  4.111  2       
soc/spi0_phy/$8_492/D->soc/spi0_phy/$8_492/Z
                                          SLICE_R17C35B     CTOF_DEL              0.226                  4.337  2       
soc/spi0_phy/Z$8_492                                        NET DELAY             0.685                  5.022  2       
soc/spi0_phy/$20_i_a2[10]/C->soc/spi0_phy/$20_i_a2[10]/Z
                                          SLICE_R17C33A     CTOF_DEL              0.226                  5.248  1       
soc/spi0_phy/N_926                                          NET DELAY             0.573                  5.821  1       
soc/spi0_phy/sr_out_RNO[10]/A->soc/spi0_phy/sr_out_RNO[10]/Z
                                          SLICE_R18C32B     CTOF_DEL              0.233                  6.054  1       
soc/spi0_phy/N_44_i                                         NET DELAY             0.000                  6.054  1       
soc/spi0_phy/sr_out_reg[10].ff_inst/DF                      ENDPOINT              0.000                  6.054  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[10].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.821,
        "delay":1.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.821,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[10].ff_inst/CLK   soc/spi0_phy/sr_out_reg[11].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.063)                  9.103  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.103  
Arrival Time                                                                                          -(6.053)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.049  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[4].ff_inst/DF  (SLICE_R21C33D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.7% (route), 32.3% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.054 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[4].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.081,
        "delay":0.336
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":2.074,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/B",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/Z",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/F1"
        },
        "arrive":2.307,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_76_i",
            "phy_name":"soc.spi0_phy.N_76_i"
        },
        "arrive":2.746,
        "delay":0.439
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/F1"
        },
        "arrive":2.972,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_966",
            "phy_name":"soc.spi0_phy.N_966"
        },
        "arrive":3.549,
        "delay":0.577
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/A",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/Z",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/F1"
        },
        "arrive":3.775,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_222",
            "phy_name":"soc.spi0_phy.N_222"
        },
        "arrive":4.522,
        "delay":0.747
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_0[4]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[4]/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_0[4]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[4]/F0"
        },
        "arrive":4.755,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_0[4]",
            "phy_name":"soc.spi0_phy.Z$20_0_0[4]"
        },
        "arrive":5.044,
        "delay":0.289
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_2[4]/C",
            "phy_name":"soc.spi0_phy.$20_0_2_RNO[4]/C0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_2[4]/Z",
            "phy_name":"soc.spi0_phy.$20_0_2_RNO[4]/F0"
        },
        "arrive":5.270,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_2[4]",
            "phy_name":"soc.spi0_phy.Z$20_0_2[4]"
        },
        "arrive":5.815,
        "delay":0.545
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0[4]/D",
            "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0[4]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/F1"
        },
        "arrive":6.048,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[4]",
            "phy_name":"soc.spi0_phy.Z$20[4]"
        },
        "arrive":6.048,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.048,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.993                  2.074  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.233                  2.307  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.439                  2.746  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.226                  2.972  12      
soc/spi0_phy/N_966                                          NET DELAY             0.577                  3.549  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.226                  3.775  16      
soc/spi0_phy/N_222                                          NET DELAY             0.747                  4.522  16      
soc/spi0_phy/$20_0_0[4]/A->soc/spi0_phy/$20_0_0[4]/Z
                                          SLICE_R23C31B     CTOF_DEL              0.233                  4.755  1       
soc/spi0_phy/Z$20_0_0[4]                                    NET DELAY             0.289                  5.044  1       
soc/spi0_phy/$20_0_2[4]/C->soc/spi0_phy/$20_0_2[4]/Z
                                          SLICE_R22C31C     CTOF_DEL              0.226                  5.270  1       
soc/spi0_phy/Z$20_0_2[4]                                    NET DELAY             0.545                  5.815  1       
soc/spi0_phy/$20_0[4]/D->soc/spi0_phy/$20_0[4]/Z
                                          SLICE_R21C33D     CTOF_DEL              0.233                  6.048  1       
soc/spi0_phy/Z$20[4]                                        NET DELAY             0.000                  6.048  1       
soc/spi0_phy/sr_out_reg[4].ff_inst/DF                       ENDPOINT              0.000                  6.048  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[5].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.821,
        "delay":1.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.821,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[5].ff_inst/CLK   soc/spi0_phy/sr_out_reg[4].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.062)                  9.102  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.102  
Arrival Time                                                                                          -(6.047)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.054  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[9].ff_inst/DF  (SLICE_R21C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.6% (route), 32.4% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.078 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[9].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[7].ff_inst/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.081,
        "delay":0.336
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":2.074,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/B",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/Z",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/F1"
        },
        "arrive":2.307,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_76_i",
            "phy_name":"soc.spi0_phy.N_76_i"
        },
        "arrive":2.746,
        "delay":0.439
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/F1"
        },
        "arrive":2.972,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_966",
            "phy_name":"soc.spi0_phy.N_966"
        },
        "arrive":3.549,
        "delay":0.577
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/A",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/Z",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/F1"
        },
        "arrive":3.775,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_222",
            "phy_name":"soc.spi0_phy.N_222"
        },
        "arrive":4.560,
        "delay":0.785
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_0[9]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[14]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_0[9]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[14]/F1"
        },
        "arrive":4.793,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_0[9]",
            "phy_name":"soc.spi0_phy.Z$20_0_0[9]"
        },
        "arrive":5.104,
        "delay":0.311
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_3[9]/B",
            "phy_name":"soc.spi0_phy.$20_0_3[9]/C0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_3[9]/Z",
            "phy_name":"soc.spi0_phy.$20_0_3[9]/F0"
        },
        "arrive":5.330,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_3[9]",
            "phy_name":"soc.spi0_phy.Z$20_0_3[9]"
        },
        "arrive":5.791,
        "delay":0.461
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0[9]/D",
            "phy_name":"soc.spi0_phy.sr_out_reg[7].ff_inst/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0[9]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[7].ff_inst/F1"
        },
        "arrive":6.024,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[9]",
            "phy_name":"soc.spi0_phy.Z$20[9]"
        },
        "arrive":6.024,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.024,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.993                  2.074  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.233                  2.307  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.439                  2.746  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.226                  2.972  12      
soc/spi0_phy/N_966                                          NET DELAY             0.577                  3.549  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.226                  3.775  16      
soc/spi0_phy/N_222                                          NET DELAY             0.785                  4.560  16      
soc/spi0_phy/$20_0_0[9]/A->soc/spi0_phy/$20_0_0[9]/Z
                                          SLICE_R22C31A     CTOF_DEL              0.233                  4.793  1       
soc/spi0_phy/Z$20_0_0[9]                                    NET DELAY             0.311                  5.104  1       
soc/spi0_phy/$20_0_3[9]/B->soc/spi0_phy/$20_0_3[9]/Z
                                          SLICE_R22C31B     CTOF_DEL              0.226                  5.330  1       
soc/spi0_phy/Z$20_0_3[9]                                    NET DELAY             0.461                  5.791  1       
soc/spi0_phy/$20_0[9]/D->soc/spi0_phy/$20_0[9]/Z
                                          SLICE_R21C32B     CTOF_DEL              0.233                  6.024  1       
soc/spi0_phy/Z$20[9]                                        NET DELAY             0.000                  6.024  1       
soc/spi0_phy/sr_out_reg[9].ff_inst/DF                       ENDPOINT              0.000                  6.024  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[7].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[7].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.821,
        "delay":1.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.821,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[7].ff_inst/CLK   soc/spi0_phy/sr_out_reg[9].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.062)                  9.102  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.102  
Arrival Time                                                                                          -(6.023)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.078  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D  (SIOLOGIC_CORE_IOL_R5B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 4
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : -0.208 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.199 ns 
Path Slack       : 3.102 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY        0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY            0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                       0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                      -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY            1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN            0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D",
        "phy_name":"pin_spi_0__copi.buf_cZ.buf_cZ.buf0_cZ_IOL/TXDATA0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.081,
        "delay":0.336
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":1.893,
        "delay":0.812
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m2/B",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0[8]/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m2/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0[8]/F1"
        },
        "arrive":2.119,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_N_3",
            "phy_name":"soc.spi0_phy.dq_o_sn_N_3"
        },
        "arrive":3.052,
        "delay":0.933
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/SEL",
            "phy_name":"soc.spi0_phy.dq_o_u_RNO[0]/SEL"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/Z",
            "phy_name":"soc.spi0_phy.dq_o_u_RNO[0]/OFX0"
        },
        "arrive":3.221,
        "delay":0.169
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_325",
            "phy_name":"soc.spi0_phy.N_325"
        },
        "arrive":3.638,
        "delay":0.417
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_u[0]/A",
            "phy_name":"soc.spi0.tx_fifo.$45_i_o3_0_x4/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_u[0]/Z",
            "phy_name":"soc.spi0.tx_fifo.$45_i_o3_0_x4/F1"
        },
        "arrive":3.864,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/dq_o_0",
            "phy_name":"soc.spi0_phy.dq_o[0]"
        },
        "arrive":5.652,
        "delay":1.788
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.652,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL              0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY            0.812                  1.893  30      
soc/spi0_phy/dq_o_sn_m2/B->soc/spi0_phy/dq_o_sn_m2/Z
                                          SLICE_R21C31A     CTOF_DEL             0.226                  2.119  2       
soc/spi0_phy/dq_o_sn_N_3                                    NET DELAY            0.933                  3.052  2       
soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/SEL->soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/Z
                                          SLICE_R17C33C     MTOF_DEL             0.169                  3.221  1       
soc/spi0_phy/N_325                                          NET DELAY            0.417                  3.638  1       
soc/spi0_phy/dq_o_u[0]/A->soc/spi0_phy/dq_o_u[0]/Z
                                          SLICE_R14C33D     CTOF_DEL             0.226                  3.864  1       
pin_spi_0__copi/buf_cZ/buf_cZ/dq_o_0                        NET DELAY            1.788                  5.652  1       
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D
                                                            ENDPOINT             0.000                  5.652  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK",
        "phy_name":"pin_spi_0__copi.buf_cZ.buf_cZ.buf0_cZ_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.870,
        "delay":1.868
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.870,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
                                                            CONSTRAINT           0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY        0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY            0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                       0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                      -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY            1.868                  8.870  67      
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK
                                                            CLOCK PIN            0.000                  8.870  1       
                                                            Uncertainty       -(0.000)                  8.870  
                                                            Common Path Skew     0.199                  9.069  
                                                            Setup time        -(0.315)                  8.754  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                           8.754  
Arrival Time                                                                                         -(5.651)  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.102  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[8].ff_inst/DF  (SLICE_R22C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 65.2% (route), 34.8% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.207 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[8].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_RNO[8]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
        },
        "arrive":1.065,
        "delay":0.320
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]",
            "phy_name":"soc.dsp_split_kb_1_0_2_0[1]"
        },
        "arrive":1.843,
        "delay":0.778
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/B",
            "phy_name":"soc.spi0_phy.$7_axbxc1/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1/F1"
        },
        "arrive":2.069,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dsp_split_kb_29",
            "phy_name":"soc.spi0_phy.dsp_split_kb_29"
        },
        "arrive":2.780,
        "delay":0.711
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/SEL",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNI69EHC/SEL"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNI69EHC/OFX0"
        },
        "arrive":2.949,
        "delay":0.169
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_170",
            "phy_name":"soc.spi0_phy.Z$8_170"
        },
        "arrive":3.640,
        "delay":0.691
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_330/C",
            "phy_name":"soc.spi0_phy.$8_970_0/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_330/Z",
            "phy_name":"soc.spi0_phy.$8_970_0/F1"
        },
        "arrive":3.873,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_330",
            "phy_name":"soc.spi0_phy.Z$8_330"
        },
        "arrive":3.884,
        "delay":0.011
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_970_0/D",
            "phy_name":"soc.spi0_phy.$8_970_0/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_970_0/Z",
            "phy_name":"soc.spi0_phy.$8_970_0/F0"
        },
        "arrive":4.110,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_970_0",
            "phy_name":"soc.spi0_phy.Z$8_970_0"
        },
        "arrive":4.971,
        "delay":0.861
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/B",
            "phy_name":"soc.spi0_phy.sr_out_RNO_1[8]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO_1[8]/OFX0"
        },
        "arrive":5.281,
        "delay":0.310
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_255",
            "phy_name":"soc.spi0_phy.N_255"
        },
        "arrive":5.588,
        "delay":0.307
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[8].lut4_inst1/C",
            "phy_name":"soc.spi0_phy.sr_out_RNO[8]/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[8].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO[8]/OFX0"
        },
        "arrive":5.896,
        "delay":0.308
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[8]",
            "phy_name":"soc.spi0_phy.Z$20[8]"
        },
        "arrive":5.896,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.896,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.320                  1.065  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.778                  1.843  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.226                  2.069  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.711                  2.780  14      
soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/Z
                                          SLICE_R12C32D     MTOF_DEL              0.169                  2.949  4       
soc/spi0_phy/Z$8_170                                        NET DELAY             0.691                  3.640  4       
soc/spi0_phy/$8_330/C->soc/spi0_phy/$8_330/Z
                                          SLICE_R17C36C     CTOF_DEL              0.233                  3.873  2       
soc/spi0_phy/Z$8_330                                        NET DELAY             0.011                  3.884  2       
soc/spi0_phy/$8_970_0/D->soc/spi0_phy/$8_970_0/Z
                                          SLICE_R17C36C     CTOF_DEL              0.226                  4.110  2       
soc/spi0_phy/Z$8_970_0                                      NET DELAY             0.861                  4.971  2       
soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/B->soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/Z
                                          SLICE_R22C32C     CTOOF_DEL             0.310                  5.281  1       
soc/spi0_phy/N_255                                          NET DELAY             0.307                  5.588  1       
soc/spi0_phy/sr_out_RNO[8].lut4_inst1/C->soc/spi0_phy/sr_out_RNO[8].lut4_inst1/Z
                                          SLICE_R22C32B     CTOOF_DEL             0.308                  5.896  1       
soc/spi0_phy/Z$20[8]                                        NET DELAY             0.000                  5.896  1       
soc/spi0_phy/sr_out_reg[8].ff_inst/DF                       ENDPOINT              0.000                  5.896  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[8].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_RNO[8]/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.821,
        "delay":1.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.821,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
soc/spi0_phy/sr_out_reg[8].ff_inst/CLK                      CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.063)                  9.103  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.103  
Arrival Time                                                                                          -(5.895)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.207  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[5].ff_inst/DF  (SLICE_R21C33D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 66.7% (route), 33.3% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.212 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[5].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.081,
        "delay":0.336
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":2.074,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/B",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/Z",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/F1"
        },
        "arrive":2.307,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_76_i",
            "phy_name":"soc.spi0_phy.N_76_i"
        },
        "arrive":2.746,
        "delay":0.439
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/F1"
        },
        "arrive":2.972,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_966",
            "phy_name":"soc.spi0_phy.N_966"
        },
        "arrive":3.549,
        "delay":0.577
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/A",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/Z",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/F1"
        },
        "arrive":3.775,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_222",
            "phy_name":"soc.spi0_phy.N_222"
        },
        "arrive":4.522,
        "delay":0.747
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_0[5]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[5]/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_0[5]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[5]/F0"
        },
        "arrive":4.748,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_0[5]",
            "phy_name":"soc.spi0_phy.Z$20_0_0[5]"
        },
        "arrive":5.162,
        "delay":0.414
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_2[5]/C",
            "phy_name":"soc.spi0_phy.$20_0_2_RNO[5]/B0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_2[5]/Z",
            "phy_name":"soc.spi0_phy.$20_0_2_RNO[5]/F0"
        },
        "arrive":5.395,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_2[5]",
            "phy_name":"soc.spi0_phy.Z$20_0_2[5]"
        },
        "arrive":5.658,
        "delay":0.263
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0[5]/C",
            "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0[5]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/F0"
        },
        "arrive":5.891,
        "delay":0.233
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[5]",
            "phy_name":"soc.spi0_phy.Z$20[5]"
        },
        "arrive":5.891,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.891,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.993                  2.074  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.233                  2.307  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.439                  2.746  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.226                  2.972  12      
soc/spi0_phy/N_966                                          NET DELAY             0.577                  3.549  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.226                  3.775  16      
soc/spi0_phy/N_222                                          NET DELAY             0.747                  4.522  16      
soc/spi0_phy/$20_0_0[5]/A->soc/spi0_phy/$20_0_0[5]/Z
                                          SLICE_R23C31A     CTOF_DEL              0.226                  4.748  1       
soc/spi0_phy/Z$20_0_0[5]                                    NET DELAY             0.414                  5.162  1       
soc/spi0_phy/$20_0_2[5]/C->soc/spi0_phy/$20_0_2[5]/Z
                                          SLICE_R21C33A     CTOF_DEL              0.233                  5.395  1       
soc/spi0_phy/Z$20_0_2[5]                                    NET DELAY             0.263                  5.658  1       
soc/spi0_phy/$20_0[5]/C->soc/spi0_phy/$20_0[5]/Z
                                          SLICE_R21C33D     CTOF_DEL              0.233                  5.891  1       
soc/spi0_phy/Z$20[5]                                        NET DELAY             0.000                  5.891  1       
soc/spi0_phy/sr_out_reg[5].ff_inst/DF                       ENDPOINT              0.000                  5.891  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[5].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.821,
        "delay":1.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.821,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[5].ff_inst/CLK   soc/spi0_phy/sr_out_reg[4].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.063)                  9.103  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.103  
Arrival Time                                                                                          -(5.890)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.212  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[23].ff_inst/DF  (SLICE_R21C34B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.227 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.801,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.801,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.181,
        "delay":-1.982
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.744,
        "delay":1.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.744  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[23].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_RNO[23]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
        },
        "arrive":1.065,
        "delay":0.320
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]",
            "phy_name":"soc.dsp_split_kb_1_0_2_0[1]"
        },
        "arrive":1.843,
        "delay":0.778
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/B",
            "phy_name":"soc.spi0_phy.$7_axbxc1/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1/F1"
        },
        "arrive":2.069,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dsp_split_kb_29",
            "phy_name":"soc.spi0_phy.dsp_split_kb_29"
        },
        "arrive":2.780,
        "delay":0.711
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNIQAO4U/SEL"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNIQAO4U/OFX0"
        },
        "arrive":2.949,
        "delay":0.169
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_185",
            "phy_name":"soc.spi0_phy.Z$8_185"
        },
        "arrive":3.521,
        "delay":0.572
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_665_RNO.lut4_inst0/C",
            "phy_name":"soc.spi0_phy.$8_665_RNO/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_665_RNO.lut4_inst0/Z",
            "phy_name":"soc.spi0_phy.$8_665_RNO/OFX0"
        },
        "arrive":3.818,
        "delay":0.297
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_505",
            "phy_name":"soc.spi0_phy.Z$8_505"
        },
        "arrive":4.083,
        "delay":0.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_665/C",
            "phy_name":"soc.spi0_phy.$8_665/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_665/Z",
            "phy_name":"soc.spi0_phy.$8_665/F0"
        },
        "arrive":4.309,
        "delay":0.226
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_665",
            "phy_name":"soc.spi0_phy.Z$8_665"
        },
        "arrive":4.944,
        "delay":0.635
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/B",
            "phy_name":"soc.spi0_phy.sr_out_RNO_1[23]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO_1[23]/OFX0"
        },
        "arrive":5.247,
        "delay":0.303
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_270",
            "phy_name":"soc.spi0_phy.N_270"
        },
        "arrive":5.568,
        "delay":0.321
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[23].lut4_inst1/C",
            "phy_name":"soc.spi0_phy.sr_out_RNO[23]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[23].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO[23]/OFX0"
        },
        "arrive":5.874,
        "delay":0.306
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[23]",
            "phy_name":"soc.spi0_phy.Z$20[23]"
        },
        "arrive":5.874,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.874,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.320                  1.065  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.778                  1.843  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.226                  2.069  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.711                  2.780  14      
soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z
                                          SLICE_R12C30D     MTOF_DEL              0.169                  2.949  3       
soc/spi0_phy/Z$8_185                                        NET DELAY             0.572                  3.521  3       
soc/spi0_phy/$8_665_RNO.lut4_inst0/C->soc/spi0_phy/$8_665_RNO.lut4_inst0/Z
                                          SLICE_R15C33B     CTOOF_DEL             0.297                  3.818  1       
soc/spi0_phy/Z$8_505                                        NET DELAY             0.265                  4.083  1       
soc/spi0_phy/$8_665/C->soc/spi0_phy/$8_665/Z
                                          SLICE_R16C33B     CTOF_DEL              0.226                  4.309  2       
soc/spi0_phy/Z$8_665                                        NET DELAY             0.635                  4.944  2       
soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/B->soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/Z
                                          SLICE_R21C34C     CTOOF_DEL             0.303                  5.247  1       
soc/spi0_phy/N_270                                          NET DELAY             0.321                  5.568  1       
soc/spi0_phy/sr_out_RNO[23].lut4_inst1/C->soc/spi0_phy/sr_out_RNO[23].lut4_inst1/Z
                                          SLICE_R21C34B     CTOOF_DEL             0.306                  5.874  1       
soc/spi0_phy/Z$20[23]                                       NET DELAY             0.000                  5.874  1       
soc/spi0_phy/sr_out_reg[23].ff_inst/DF                      ENDPOINT              0.000                  5.874  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[23].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_RNO[23]/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.134,
        "delay":0.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.134,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":7.002,
        "delay":-2.132
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.821,
        "delay":1.819
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.821,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
soc/spi0_phy/sr_out_reg[23].ff_inst/CLK                     CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.061)                  9.101  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.101  
Arrival Time                                                                                          -(5.873)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.227  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_SetupSlowCornerMinDegree"></A><B><U><big>3  Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMinDegree"></A><B><U><big>3.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>3.1.1 Clock "pll/Z$2"</big></U></B>

create_generated_clock -name {pll/Z$2} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll/U$0.PLL_inst/CLKOS5 }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock pll/Z$2              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock pll/Z$2              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>3.1.2 Clock "fast_clk[0]"</big></U></B>

create_generated_clock -name {fast_clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 10 [get_pins {pll/U$0.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock fast_clk[0]            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From fast_clk[0]                       |             Target |           8.333 ns |        120.000 MHz 
                                        | Actual (all paths) |           5.319 ns |        188.005 MHz 
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock fast_clk[0]            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From clk[0]                            |                     8.333 ns |             slack = 6.121 ns 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>3.1.3 Clock "clk[0]"</big></U></B>

create_generated_clock -name {clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 5 [get_pins {pll/U$0.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk[0]              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk[0]                            |             Target |          16.667 ns |         60.000 MHz 
                                        | Actual (all paths) |          13.093 ns |         76.377 MHz 
soc/mainram/U$0/lram.LRAM_inst/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           6.896 ns |        145.012 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk[0]              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                     8.333 ns |             slack = 5.265 ns 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_4"></A><B><U><big>3.1.4 Clock "clk12_0__io"</big></U></B>

create_clock -name {clk12_0__io} -period 83.333 -waveform {0.000 41.667} [get_ports clk12_0__io]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock clk12_0__io            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk12_0__io                       |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |           5.000 ns |        200.000 MHz 
pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/B (MPW)                                                                
                                        |   (50% duty cycle) |           5.000 ns |        200.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock clk12_0__io            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_5"></A><B><U><big>3.1.5 Clock "clk12_clk"</big></U></B>

create_clock -name {clk12_clk} -period 83.333 -waveform {0.000 41.667} [get_pins pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk12_clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk12_clk                         |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk12_clk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_0__io                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMinDegree"></A><B><U><big>3.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
soc/spi0_phy/sr_out_reg[27].ff_inst/DF   |    3.014 ns 
soc/spi0_phy/sr_out_reg[21].ff_inst/DF   |    3.030 ns 
soc/spi0_phy/sr_out_reg[11].ff_inst/DF   |    3.044 ns 
soc/spi0_phy/sr_out_reg[4].ff_inst/DF    |    3.077 ns 
soc/spi0_phy/sr_out_reg[10].ff_inst/DF   |    3.081 ns 
soc/spi0_phy/sr_out_reg[9].ff_inst/DF    |    3.104 ns 
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D              
                                         |    3.117 ns 
soc/spi0_phy/sr_out_reg[8].ff_inst/DF    |    3.219 ns 
soc/spi0_phy/sr_out_reg[5].ff_inst/DF    |    3.223 ns 
soc/spi0_phy/sr_out_reg[23].ff_inst/DF   |    3.244 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMinDegree"></A><B><U><big>3.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[27].ff_inst/DF  (SLICE_R20C31D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 8
Delay Ratio      : 63.9% (route), 36.1% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.014 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[27].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_RNO[27]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]",
            "phy_name":"soc.dsp_split_kb_1_0_2_0[1]"
        },
        "arrive":1.864,
        "delay":0.773
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/B",
            "phy_name":"soc.spi0_phy.$7_axbxc1/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1/F1"
        },
        "arrive":2.093,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dsp_split_kb_29",
            "phy_name":"soc.spi0_phy.dsp_split_kb_29"
        },
        "arrive":2.798,
        "delay":0.705
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNIQAO4U/SEL"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNIQAO4U/OFX0"
        },
        "arrive":2.947,
        "delay":0.149
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_185",
            "phy_name":"soc.spi0_phy.Z$8_185"
        },
        "arrive":3.368,
        "delay":0.421
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_349/B",
            "phy_name":"soc.spi0_phy.$8_349/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_349/Z",
            "phy_name":"soc.spi0_phy.$8_349/F1"
        },
        "arrive":3.597,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_349",
            "phy_name":"soc.spi0_phy.Z$8_349"
        },
        "arrive":3.912,
        "delay":0.315
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_669_rn/C",
            "phy_name":"soc.spi0_phy.$8_349/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_669_rn/Z",
            "phy_name":"soc.spi0_phy.$8_349/F0"
        },
        "arrive":4.141,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_669_rn_1",
            "phy_name":"soc.spi0_phy.Z$8_669_rn_1"
        },
        "arrive":4.553,
        "delay":0.412
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_669_mb/C",
            "phy_name":"soc.spi0_phy.$8_493_mb/B0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_669_mb/Z",
            "phy_name":"soc.spi0_phy.$8_493_mb/F0"
        },
        "arrive":4.782,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_669_mb",
            "phy_name":"soc.spi0_phy.Z$8_669_mb"
        },
        "arrive":5.263,
        "delay":0.481
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0_cZ[27]/B",
            "phy_name":"soc.spi0_phy.$20_i_m3[0]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0_cZ[27]/Z",
            "phy_name":"soc.spi0_phy.$20_i_m3[0]/F1"
        },
        "arrive":5.492,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0[27]",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0[27]"
        },
        "arrive":5.798,
        "delay":0.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[27].lut4_inst1/A",
            "phy_name":"soc.spi0_phy.sr_out_RNO[27]/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[27].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO[27]/OFX0"
        },
        "arrive":6.110,
        "delay":0.312
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[27]",
            "phy_name":"soc.spi0_phy.Z$20[27]"
        },
        "arrive":6.110,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.110,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.773                  1.864  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.229                  2.093  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.705                  2.798  14      
soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z
                                          SLICE_R12C30D     MTOF_DEL              0.149                  2.947  3       
soc/spi0_phy/Z$8_185                                        NET DELAY             0.421                  3.368  3       
soc/spi0_phy/$8_349/B->soc/spi0_phy/$8_349/Z
                                          SLICE_R15C30A     CTOF_DEL              0.229                  3.597  1       
soc/spi0_phy/Z$8_349                                        NET DELAY             0.315                  3.912  1       
soc/spi0_phy/$8_669_rn/C->soc/spi0_phy/$8_669_rn/Z
                                          SLICE_R15C30A     CTOF_DEL              0.229                  4.141  1       
soc/spi0_phy/Z$8_669_rn_1                                   NET DELAY             0.412                  4.553  1       
soc/spi0_phy/$8_669_mb/C->soc/spi0_phy/$8_669_mb/Z
                                          SLICE_R17C32A     CTOF_DEL              0.229                  4.782  2       
soc/spi0_phy/Z$8_669_mb                                     NET DELAY             0.481                  5.263  2       
soc/spi0_phy/sr_out_RNO_0_cZ[27]/B->soc/spi0_phy/sr_out_RNO_0_cZ[27]/Z
                                          SLICE_R20C31A     CTOF_DEL              0.229                  5.492  1       
soc/spi0_phy/sr_out_RNO_0[27]                               NET DELAY             0.306                  5.798  1       
soc/spi0_phy/sr_out_RNO[27].lut4_inst1/A->soc/spi0_phy/sr_out_RNO[27].lut4_inst1/Z
                                          SLICE_R20C31D     CTOOF_DEL             0.312                  6.110  1       
soc/spi0_phy/Z$20[27]                                       NET DELAY             0.000                  6.110  1       
soc/spi0_phy/sr_out_reg[27].ff_inst/DF                      ENDPOINT              0.000                  6.110  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[27].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_RNO[27]/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.836,
        "delay":1.867
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
soc/spi0_phy/sr_out_reg[27].ff_inst/CLK                     CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.063)                  9.124  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.124  
Arrival Time                                                                                          -(6.109)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.014  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[21].ff_inst/DF  (SLICE_R20C30B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 8
Delay Ratio      : 63.6% (route), 36.4% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.030 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[21].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_RNO[21]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]",
            "phy_name":"soc.dsp_split_kb_1_0_2_0[1]"
        },
        "arrive":1.864,
        "delay":0.773
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/B",
            "phy_name":"soc.spi0_phy.$7_axbxc1/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1/F1"
        },
        "arrive":2.093,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dsp_split_kb_29",
            "phy_name":"soc.spi0_phy.dsp_split_kb_29"
        },
        "arrive":2.731,
        "delay":0.638
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNI4JM4U.slicemux_inst/SEL",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNI4JM4U/SEL"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNI4JM4U.slicemux_inst/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNI4JM4U/OFX0"
        },
        "arrive":2.880,
        "delay":0.149
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_183",
            "phy_name":"soc.spi0_phy.Z$8_183"
        },
        "arrive":3.466,
        "delay":0.586
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_343/C",
            "phy_name":"soc.spi0_phy.$8_343/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_343/Z",
            "phy_name":"soc.spi0_phy.$8_343/F1"
        },
        "arrive":3.702,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_343",
            "phy_name":"soc.spi0_phy.Z$8_343"
        },
        "arrive":3.877,
        "delay":0.175
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_663_mb_rn/D",
            "phy_name":"soc.spi0_phy.$8_343/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_663_mb_rn/Z",
            "phy_name":"soc.spi0_phy.$8_343/F0"
        },
        "arrive":4.106,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_663_mb_rn_0",
            "phy_name":"soc.spi0_phy.Z$8_663_mb_rn_0"
        },
        "arrive":4.390,
        "delay":0.284
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_663_mb_mb/D",
            "phy_name":"soc.spi0_phy.$20_0_a2_1_0[19]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_663_mb_mb/Z",
            "phy_name":"soc.spi0_phy.$20_0_a2_1_0[19]/F1"
        },
        "arrive":4.619,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_663_mb_mb",
            "phy_name":"soc.spi0_phy.Z$8_663_mb_mb"
        },
        "arrive":5.087,
        "delay":0.468
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0_cZ[21]/B",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0_cZ[21]/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0_cZ[21]/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0_cZ[21]/F0"
        },
        "arrive":5.316,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_0[21]",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0[21]"
        },
        "arrive":5.778,
        "delay":0.462
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[21].lut4_inst1/A",
            "phy_name":"soc.spi0_phy.sr_out_RNO[21]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[21].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO[21]/OFX0"
        },
        "arrive":6.092,
        "delay":0.314
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[21]",
            "phy_name":"soc.spi0_phy.Z$20[21]"
        },
        "arrive":6.092,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.092,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.773                  1.864  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.229                  2.093  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.638                  2.731  14      
soc/spi0_phy/$7_axbxc1_RNI4JM4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNI4JM4U.slicemux_inst/Z
                                          SLICE_R12C31D     MTOF_DEL              0.149                  2.880  2       
soc/spi0_phy/Z$8_183                                        NET DELAY             0.586                  3.466  2       
soc/spi0_phy/$8_343/C->soc/spi0_phy/$8_343/Z
                                          SLICE_R16C34C     CTOF_DEL              0.236                  3.702  2       
soc/spi0_phy/Z$8_343                                        NET DELAY             0.175                  3.877  2       
soc/spi0_phy/$8_663_mb_rn/D->soc/spi0_phy/$8_663_mb_rn/Z
                                          SLICE_R16C34C     CTOF_DEL              0.229                  4.106  1       
soc/spi0_phy/Z$8_663_mb_rn_0                                NET DELAY             0.284                  4.390  1       
soc/spi0_phy/$8_663_mb_mb/D->soc/spi0_phy/$8_663_mb_mb/Z
                                          SLICE_R17C34B     CTOF_DEL              0.229                  4.619  2       
soc/spi0_phy/Z$8_663_mb_mb                                  NET DELAY             0.468                  5.087  2       
soc/spi0_phy/sr_out_RNO_0_cZ[21]/B->soc/spi0_phy/sr_out_RNO_0_cZ[21]/Z
                                          SLICE_R18C31C     CTOF_DEL              0.229                  5.316  1       
soc/spi0_phy/sr_out_RNO_0[21]                               NET DELAY             0.462                  5.778  1       
soc/spi0_phy/sr_out_RNO[21].lut4_inst1/A->soc/spi0_phy/sr_out_RNO[21].lut4_inst1/Z
                                          SLICE_R20C30B     CTOOF_DEL             0.314                  6.092  1       
soc/spi0_phy/Z$20[21]                                       NET DELAY             0.000                  6.092  1       
soc/spi0_phy/sr_out_reg[21].ff_inst/DF                      ENDPOINT              0.000                  6.092  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[21].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_RNO[21]/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.836,
        "delay":1.867
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
soc/spi0_phy/sr_out_reg[21].ff_inst/CLK                     CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.061)                  9.122  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.122  
Arrival Time                                                                                          -(6.091)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.030  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[11].ff_inst/DF  (SLICE_R18C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.8% (route), 32.2% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.044 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[11].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":2.089,
        "delay":0.998
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/B",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/Z",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/F1"
        },
        "arrive":2.318,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_76_i",
            "phy_name":"soc.spi0_phy.N_76_i"
        },
        "arrive":2.755,
        "delay":0.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/F1"
        },
        "arrive":2.984,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_966",
            "phy_name":"soc.spi0_phy.N_966"
        },
        "arrive":3.556,
        "delay":0.572
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/A",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/Z",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/F1"
        },
        "arrive":3.785,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_222",
            "phy_name":"soc.spi0_phy.N_222"
        },
        "arrive":4.598,
        "delay":0.813
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_0[11]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[11]/B0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_0[11]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[11]/F0"
        },
        "arrive":4.834,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_0[11]",
            "phy_name":"soc.spi0_phy.Z$20_0_0[11]"
        },
        "arrive":5.130,
        "delay":0.296
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_3[11]/B",
            "phy_name":"soc.spi0_phy.$20_0_3[11]/C0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_3[11]/Z",
            "phy_name":"soc.spi0_phy.$20_0_3[11]/F0"
        },
        "arrive":5.359,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_3[11]",
            "phy_name":"soc.spi0_phy.Z$20_0_3[11]"
        },
        "arrive":5.843,
        "delay":0.484
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0[11]/D",
            "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0[11]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/F1"
        },
        "arrive":6.079,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[11]",
            "phy_name":"soc.spi0_phy.Z$20[11]"
        },
        "arrive":6.079,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.079,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.998                  2.089  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.229                  2.318  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.437                  2.755  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.229                  2.984  12      
soc/spi0_phy/N_966                                          NET DELAY             0.572                  3.556  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.229                  3.785  16      
soc/spi0_phy/N_222                                          NET DELAY             0.813                  4.598  16      
soc/spi0_phy/$20_0_0[11]/A->soc/spi0_phy/$20_0_0[11]/Z
                                          SLICE_R23C32A     CTOF_DEL              0.236                  4.834  1       
soc/spi0_phy/Z$20_0_0[11]                                   NET DELAY             0.296                  5.130  1       
soc/spi0_phy/$20_0_3[11]/B->soc/spi0_phy/$20_0_3[11]/Z
                                          SLICE_R22C32A     CTOF_DEL              0.229                  5.359  1       
soc/spi0_phy/Z$20_0_3[11]                                   NET DELAY             0.484                  5.843  1       
soc/spi0_phy/$20_0[11]/D->soc/spi0_phy/$20_0[11]/Z
                                          SLICE_R18C32B     CTOF_DEL              0.236                  6.079  1       
soc/spi0_phy/Z$20[11]                                       NET DELAY             0.000                  6.079  1       
soc/spi0_phy/sr_out_reg[11].ff_inst/DF                      ENDPOINT              0.000                  6.079  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[10].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.836,
        "delay":1.867
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[10].ff_inst/CLK   soc/spi0_phy/sr_out_reg[11].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.062)                  9.123  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.123  
Arrival Time                                                                                          -(6.078)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.044  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[4].ff_inst/DF  (SLICE_R21C33D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.7% (route), 32.3% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.077 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[4].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":2.089,
        "delay":0.998
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/B",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/Z",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/F1"
        },
        "arrive":2.318,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_76_i",
            "phy_name":"soc.spi0_phy.N_76_i"
        },
        "arrive":2.755,
        "delay":0.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/F1"
        },
        "arrive":2.984,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_966",
            "phy_name":"soc.spi0_phy.N_966"
        },
        "arrive":3.556,
        "delay":0.572
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/A",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/Z",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/F1"
        },
        "arrive":3.785,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_222",
            "phy_name":"soc.spi0_phy.N_222"
        },
        "arrive":4.526,
        "delay":0.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_0[4]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[4]/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_0[4]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[4]/F0"
        },
        "arrive":4.755,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_0[4]",
            "phy_name":"soc.spi0_phy.Z$20_0_0[4]"
        },
        "arrive":5.039,
        "delay":0.284
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_2[4]/C",
            "phy_name":"soc.spi0_phy.$20_0_2_RNO[4]/C0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_2[4]/Z",
            "phy_name":"soc.spi0_phy.$20_0_2_RNO[4]/F0"
        },
        "arrive":5.268,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_2[4]",
            "phy_name":"soc.spi0_phy.Z$20_0_2[4]"
        },
        "arrive":5.810,
        "delay":0.542
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0[4]/D",
            "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0[4]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/F1"
        },
        "arrive":6.046,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[4]",
            "phy_name":"soc.spi0_phy.Z$20[4]"
        },
        "arrive":6.046,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.046,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.998                  2.089  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.229                  2.318  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.437                  2.755  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.229                  2.984  12      
soc/spi0_phy/N_966                                          NET DELAY             0.572                  3.556  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.229                  3.785  16      
soc/spi0_phy/N_222                                          NET DELAY             0.741                  4.526  16      
soc/spi0_phy/$20_0_0[4]/A->soc/spi0_phy/$20_0_0[4]/Z
                                          SLICE_R23C31B     CTOF_DEL              0.229                  4.755  1       
soc/spi0_phy/Z$20_0_0[4]                                    NET DELAY             0.284                  5.039  1       
soc/spi0_phy/$20_0_2[4]/C->soc/spi0_phy/$20_0_2[4]/Z
                                          SLICE_R22C31C     CTOF_DEL              0.229                  5.268  1       
soc/spi0_phy/Z$20_0_2[4]                                    NET DELAY             0.542                  5.810  1       
soc/spi0_phy/$20_0[4]/D->soc/spi0_phy/$20_0[4]/Z
                                          SLICE_R21C33D     CTOF_DEL              0.236                  6.046  1       
soc/spi0_phy/Z$20[4]                                        NET DELAY             0.000                  6.046  1       
soc/spi0_phy/sr_out_reg[4].ff_inst/DF                       ENDPOINT              0.000                  6.046  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[5].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.836,
        "delay":1.867
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[5].ff_inst/CLK   soc/spi0_phy/sr_out_reg[4].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.062)                  9.123  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.123  
Arrival Time                                                                                          -(6.045)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.077  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[10].ff_inst/DF  (SLICE_R18C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.6% (route), 32.4% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.081 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[10].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]",
            "phy_name":"soc.dsp_split_kb_1_0_2_0[1]"
        },
        "arrive":1.902,
        "delay":0.811
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_172_1_0/B",
            "phy_name":"soc.spi0_phy.$8_173_1/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_172_1_0/Z",
            "phy_name":"soc.spi0_phy.$8_173_1/F1"
        },
        "arrive":2.131,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_172_1_0",
            "phy_name":"soc.spi0_phy.Z$8_172_1_0"
        },
        "arrive":2.650,
        "delay":0.519
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_172/D",
            "phy_name":"soc.spi0_phy.$8_332/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_172/Z",
            "phy_name":"soc.spi0_phy.$8_332/F1"
        },
        "arrive":2.886,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_172",
            "phy_name":"soc.spi0_phy.Z$8_172"
        },
        "arrive":3.203,
        "delay":0.317
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_332/C",
            "phy_name":"soc.spi0_phy.$8_332/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_332/Z",
            "phy_name":"soc.spi0_phy.$8_332/F0"
        },
        "arrive":3.432,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_332",
            "phy_name":"soc.spi0_phy.Z$8_332"
        },
        "arrive":4.098,
        "delay":0.666
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_492/D",
            "phy_name":"soc.spi0_phy.$8_492/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_492/Z",
            "phy_name":"soc.spi0_phy.$8_492/F1"
        },
        "arrive":4.327,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_492",
            "phy_name":"soc.spi0_phy.Z$8_492"
        },
        "arrive":5.008,
        "delay":0.681
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2[10]/C",
            "phy_name":"soc.spi0_phy.$20_i_a2[10]/B0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2[10]/Z",
            "phy_name":"soc.spi0_phy.$20_i_a2[10]/F0"
        },
        "arrive":5.237,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_926",
            "phy_name":"soc.spi0_phy.N_926"
        },
        "arrive":5.807,
        "delay":0.570
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[10]/A",
            "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[10]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/F0"
        },
        "arrive":6.043,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_44_i",
            "phy_name":"soc.spi0_phy.N_44_i"
        },
        "arrive":6.043,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.043,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.811                  1.902  35      
soc/spi0_phy/$8_172_1_0/B->soc/spi0_phy/$8_172_1_0/Z
                                          SLICE_R13C34C     CTOF_DEL              0.229                  2.131  1       
soc/spi0_phy/Z$8_172_1_0                                    NET DELAY             0.519                  2.650  1       
soc/spi0_phy/$8_172/D->soc/spi0_phy/$8_172/Z
                                          SLICE_R12C33A     CTOF_DEL              0.236                  2.886  3       
soc/spi0_phy/Z$8_172                                        NET DELAY             0.317                  3.203  3       
soc/spi0_phy/$8_332/C->soc/spi0_phy/$8_332/Z
                                          SLICE_R12C33A     CTOF_DEL              0.229                  3.432  2       
soc/spi0_phy/Z$8_332                                        NET DELAY             0.666                  4.098  2       
soc/spi0_phy/$8_492/D->soc/spi0_phy/$8_492/Z
                                          SLICE_R17C35B     CTOF_DEL              0.229                  4.327  2       
soc/spi0_phy/Z$8_492                                        NET DELAY             0.681                  5.008  2       
soc/spi0_phy/$20_i_a2[10]/C->soc/spi0_phy/$20_i_a2[10]/Z
                                          SLICE_R17C33A     CTOF_DEL              0.229                  5.237  1       
soc/spi0_phy/N_926                                          NET DELAY             0.570                  5.807  1       
soc/spi0_phy/sr_out_RNO[10]/A->soc/spi0_phy/sr_out_RNO[10]/Z
                                          SLICE_R18C32B     CTOF_DEL              0.236                  6.043  1       
soc/spi0_phy/N_44_i                                         NET DELAY             0.000                  6.043  1       
soc/spi0_phy/sr_out_reg[10].ff_inst/DF                      ENDPOINT              0.000                  6.043  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[10].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[10].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.836,
        "delay":1.867
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[10].ff_inst/CLK   soc/spi0_phy/sr_out_reg[11].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.063)                  9.124  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.124  
Arrival Time                                                                                          -(6.042)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.081  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[9].ff_inst/DF  (SLICE_R21C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.4% (route), 32.6% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.104 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[9].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[7].ff_inst/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":2.089,
        "delay":0.998
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/B",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/Z",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/F1"
        },
        "arrive":2.318,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_76_i",
            "phy_name":"soc.spi0_phy.N_76_i"
        },
        "arrive":2.755,
        "delay":0.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/F1"
        },
        "arrive":2.984,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_966",
            "phy_name":"soc.spi0_phy.N_966"
        },
        "arrive":3.556,
        "delay":0.572
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/A",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/Z",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/F1"
        },
        "arrive":3.785,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_222",
            "phy_name":"soc.spi0_phy.N_222"
        },
        "arrive":4.565,
        "delay":0.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_0[9]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[14]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_0[9]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[14]/F1"
        },
        "arrive":4.801,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_0[9]",
            "phy_name":"soc.spi0_phy.Z$20_0_0[9]"
        },
        "arrive":5.097,
        "delay":0.296
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_3[9]/B",
            "phy_name":"soc.spi0_phy.$20_0_3[9]/C0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_3[9]/Z",
            "phy_name":"soc.spi0_phy.$20_0_3[9]/F0"
        },
        "arrive":5.326,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_3[9]",
            "phy_name":"soc.spi0_phy.Z$20_0_3[9]"
        },
        "arrive":5.783,
        "delay":0.457
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0[9]/D",
            "phy_name":"soc.spi0_phy.sr_out_reg[7].ff_inst/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0[9]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[7].ff_inst/F1"
        },
        "arrive":6.019,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[9]",
            "phy_name":"soc.spi0_phy.Z$20[9]"
        },
        "arrive":6.019,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.019,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.998                  2.089  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.229                  2.318  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.437                  2.755  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.229                  2.984  12      
soc/spi0_phy/N_966                                          NET DELAY             0.572                  3.556  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.229                  3.785  16      
soc/spi0_phy/N_222                                          NET DELAY             0.780                  4.565  16      
soc/spi0_phy/$20_0_0[9]/A->soc/spi0_phy/$20_0_0[9]/Z
                                          SLICE_R22C31A     CTOF_DEL              0.236                  4.801  1       
soc/spi0_phy/Z$20_0_0[9]                                    NET DELAY             0.296                  5.097  1       
soc/spi0_phy/$20_0_3[9]/B->soc/spi0_phy/$20_0_3[9]/Z
                                          SLICE_R22C31B     CTOF_DEL              0.229                  5.326  1       
soc/spi0_phy/Z$20_0_3[9]                                    NET DELAY             0.457                  5.783  1       
soc/spi0_phy/$20_0[9]/D->soc/spi0_phy/$20_0[9]/Z
                                          SLICE_R21C32B     CTOF_DEL              0.236                  6.019  1       
soc/spi0_phy/Z$20[9]                                        NET DELAY             0.000                  6.019  1       
soc/spi0_phy/sr_out_reg[9].ff_inst/DF                       ENDPOINT              0.000                  6.019  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[7].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[7].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.836,
        "delay":1.867
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[7].ff_inst/CLK   soc/spi0_phy/sr_out_reg[9].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.062)                  9.123  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.123  
Arrival Time                                                                                          -(6.018)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.104  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D  (SIOLOGIC_CORE_IOL_R5B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 4
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : -0.214 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.204 ns 
Path Slack       : 3.117 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY        0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY            0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                       0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                      -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY            1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN            0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D",
        "phy_name":"pin_spi_0__copi.buf_cZ.buf_cZ.buf0_cZ_IOL/TXDATA0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":1.898,
        "delay":0.807
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m2/B",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0[8]/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m2/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO_0[8]/F1"
        },
        "arrive":2.127,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_N_3",
            "phy_name":"soc.spi0_phy.dq_o_sn_N_3"
        },
        "arrive":3.053,
        "delay":0.926
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/SEL",
            "phy_name":"soc.spi0_phy.dq_o_u_RNO[0]/SEL"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/Z",
            "phy_name":"soc.spi0_phy.dq_o_u_RNO[0]/OFX0"
        },
        "arrive":3.202,
        "delay":0.149
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_325",
            "phy_name":"soc.spi0_phy.N_325"
        },
        "arrive":3.623,
        "delay":0.421
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_u[0]/A",
            "phy_name":"soc.spi0.tx_fifo.$45_i_o3_0_x4/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_u[0]/Z",
            "phy_name":"soc.spi0.tx_fifo.$45_i_o3_0_x4/F1"
        },
        "arrive":3.852,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/dq_o_0",
            "phy_name":"soc.spi0_phy.dq_o[0]"
        },
        "arrive":5.630,
        "delay":1.778
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.630,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL              0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY            0.807                  1.898  30      
soc/spi0_phy/dq_o_sn_m2/B->soc/spi0_phy/dq_o_sn_m2/Z
                                          SLICE_R21C31A     CTOF_DEL             0.229                  2.127  2       
soc/spi0_phy/dq_o_sn_N_3                                    NET DELAY            0.926                  3.053  2       
soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/SEL->soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/Z
                                          SLICE_R17C33C     MTOF_DEL             0.149                  3.202  1       
soc/spi0_phy/N_325                                          NET DELAY            0.421                  3.623  1       
soc/spi0_phy/dq_o_u[0]/A->soc/spi0_phy/dq_o_u[0]/Z
                                          SLICE_R14C33D     CTOF_DEL             0.229                  3.852  1       
pin_spi_0__copi/buf_cZ/buf_cZ/dq_o_0                        NET DELAY            1.778                  5.630  1       
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D
                                                            ENDPOINT             0.000                  5.630  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK",
        "phy_name":"pin_spi_0__copi.buf_cZ.buf_cZ.buf0_cZ_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.886,
        "delay":1.917
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.886,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
                                                            CONSTRAINT           0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY        0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY            0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                       0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                      -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY            1.917                  8.886  67      
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK
                                                            CLOCK PIN            0.000                  8.886  1       
                                                            Uncertainty       -(0.000)                  8.886  
                                                            Common Path Skew     0.204                  9.090  
                                                            Setup time        -(0.343)                  8.747  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                           8.747  
Arrival Time                                                                                         -(5.629)  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.117  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[8].ff_inst/DF  (SLICE_R22C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 65.1% (route), 34.9% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.219 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[8].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_RNO[8]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]",
            "phy_name":"soc.dsp_split_kb_1_0_2_0[1]"
        },
        "arrive":1.864,
        "delay":0.773
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/B",
            "phy_name":"soc.spi0_phy.$7_axbxc1/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1/F1"
        },
        "arrive":2.093,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dsp_split_kb_29",
            "phy_name":"soc.spi0_phy.dsp_split_kb_29"
        },
        "arrive":2.798,
        "delay":0.705
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/SEL",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNI69EHC/SEL"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNI69EHC/OFX0"
        },
        "arrive":2.947,
        "delay":0.149
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_170",
            "phy_name":"soc.spi0_phy.Z$8_170"
        },
        "arrive":3.642,
        "delay":0.695
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_330/C",
            "phy_name":"soc.spi0_phy.$8_970_0/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_330/Z",
            "phy_name":"soc.spi0_phy.$8_970_0/F1"
        },
        "arrive":3.878,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_330",
            "phy_name":"soc.spi0_phy.Z$8_330"
        },
        "arrive":3.889,
        "delay":0.011
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_970_0/D",
            "phy_name":"soc.spi0_phy.$8_970_0/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_970_0/Z",
            "phy_name":"soc.spi0_phy.$8_970_0/F0"
        },
        "arrive":4.118,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_970_0",
            "phy_name":"soc.spi0_phy.Z$8_970_0"
        },
        "arrive":4.973,
        "delay":0.855
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/B",
            "phy_name":"soc.spi0_phy.sr_out_RNO_1[8]/C1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO_1[8]/OFX0"
        },
        "arrive":5.287,
        "delay":0.314
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_255",
            "phy_name":"soc.spi0_phy.N_255"
        },
        "arrive":5.593,
        "delay":0.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[8].lut4_inst1/C",
            "phy_name":"soc.spi0_phy.sr_out_RNO[8]/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[8].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO[8]/OFX0"
        },
        "arrive":5.905,
        "delay":0.312
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[8]",
            "phy_name":"soc.spi0_phy.Z$20[8]"
        },
        "arrive":5.905,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.905,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.773                  1.864  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.229                  2.093  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.705                  2.798  14      
soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/Z
                                          SLICE_R12C32D     MTOF_DEL              0.149                  2.947  4       
soc/spi0_phy/Z$8_170                                        NET DELAY             0.695                  3.642  4       
soc/spi0_phy/$8_330/C->soc/spi0_phy/$8_330/Z
                                          SLICE_R17C36C     CTOF_DEL              0.236                  3.878  2       
soc/spi0_phy/Z$8_330                                        NET DELAY             0.011                  3.889  2       
soc/spi0_phy/$8_970_0/D->soc/spi0_phy/$8_970_0/Z
                                          SLICE_R17C36C     CTOF_DEL              0.229                  4.118  2       
soc/spi0_phy/Z$8_970_0                                      NET DELAY             0.855                  4.973  2       
soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/B->soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/Z
                                          SLICE_R22C32C     CTOOF_DEL             0.314                  5.287  1       
soc/spi0_phy/N_255                                          NET DELAY             0.306                  5.593  1       
soc/spi0_phy/sr_out_RNO[8].lut4_inst1/C->soc/spi0_phy/sr_out_RNO[8].lut4_inst1/Z
                                          SLICE_R22C32B     CTOOF_DEL             0.312                  5.905  1       
soc/spi0_phy/Z$20[8]                                        NET DELAY             0.000                  5.905  1       
soc/spi0_phy/sr_out_reg[8].ff_inst/DF                       ENDPOINT              0.000                  5.905  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[8].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_RNO[8]/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.836,
        "delay":1.867
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
soc/spi0_phy/sr_out_reg[8].ff_inst/CLK                      CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.063)                  9.124  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.124  
Arrival Time                                                                                          -(5.904)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.219  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[5].ff_inst/DF  (SLICE_R21C33D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 66.8% (route), 33.2% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.223 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[40].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[5].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[41].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_9.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/_0__Q[41]",
            "phy_name":"soc._0__Q[41]"
        },
        "arrive":2.089,
        "delay":0.998
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/B",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/dq_o_sn_m3/Z",
            "phy_name":"soc.spi0_phy.dq_o_sn_m3/F1"
        },
        "arrive":2.318,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_76_i",
            "phy_name":"soc.spi0_phy.N_76_i"
        },
        "arrive":2.755,
        "delay":0.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_i_a2_0[0]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[19]/F1"
        },
        "arrive":2.984,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_966",
            "phy_name":"soc.spi0_phy.N_966"
        },
        "arrive":3.556,
        "delay":0.572
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/A",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/D1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_a2_9[31]/Z",
            "phy_name":"soc.spi0_phy.$20_i_0[20]/F1"
        },
        "arrive":3.785,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_222",
            "phy_name":"soc.spi0_phy.N_222"
        },
        "arrive":4.526,
        "delay":0.741
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_0[5]/A",
            "phy_name":"soc.spi0_phy.$20_0_0[5]/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_0[5]/Z",
            "phy_name":"soc.spi0_phy.$20_0_0[5]/F0"
        },
        "arrive":4.755,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_0[5]",
            "phy_name":"soc.spi0_phy.Z$20_0_0[5]"
        },
        "arrive":5.167,
        "delay":0.412
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0_2[5]/C",
            "phy_name":"soc.spi0_phy.$20_0_2_RNO[5]/B0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0_2[5]/Z",
            "phy_name":"soc.spi0_phy.$20_0_2_RNO[5]/F0"
        },
        "arrive":5.396,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20_0_2[5]",
            "phy_name":"soc.spi0_phy.Z$20_0_2[5]"
        },
        "arrive":5.665,
        "delay":0.269
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$20_0[5]/C",
            "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$20_0[5]/Z",
            "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/F0"
        },
        "arrive":5.901,
        "delay":0.236
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[5]",
            "phy_name":"soc.spi0_phy.Z$20[5]"
        },
        "arrive":5.901,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.901,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.998                  2.089  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.229                  2.318  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.437                  2.755  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.229                  2.984  12      
soc/spi0_phy/N_966                                          NET DELAY             0.572                  3.556  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.229                  3.785  16      
soc/spi0_phy/N_222                                          NET DELAY             0.741                  4.526  16      
soc/spi0_phy/$20_0_0[5]/A->soc/spi0_phy/$20_0_0[5]/Z
                                          SLICE_R23C31A     CTOF_DEL              0.229                  4.755  1       
soc/spi0_phy/Z$20_0_0[5]                                    NET DELAY             0.412                  5.167  1       
soc/spi0_phy/$20_0_2[5]/C->soc/spi0_phy/$20_0_2[5]/Z
                                          SLICE_R21C33A     CTOF_DEL              0.229                  5.396  1       
soc/spi0_phy/Z$20_0_2[5]                                    NET DELAY             0.269                  5.665  1       
soc/spi0_phy/$20_0[5]/C->soc/spi0_phy/$20_0[5]/Z
                                          SLICE_R21C33D     CTOF_DEL              0.236                  5.901  1       
soc/spi0_phy/Z$20[5]                                        NET DELAY             0.000                  5.901  1       
soc/spi0_phy/sr_out_reg[5].ff_inst/DF                       ENDPOINT              0.000                  5.901  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[5].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_reg[5].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.836,
        "delay":1.867
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[5].ff_inst/CLK   soc/spi0_phy/sr_out_reg[4].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.063)                  9.124  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.124  
Arrival Time                                                                                          -(5.900)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.223  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[23].ff_inst/DF  (SLICE_R21C34B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 63.9% (route), 36.1% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.244 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.821,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":0.821,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":-1.210,
        "delay":-2.031
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":0.766,
        "delay":1.977
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.766,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[23].ff_inst/DF",
        "phy_name":"soc.spi0_phy.sr_out_RNO[23]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/_0_[33].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.storage_ram_7.dpram_inst_0/Q1"
        },
        "arrive":1.091,
        "delay":0.324
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]",
            "phy_name":"soc.dsp_split_kb_1_0_2_0[1]"
        },
        "arrive":1.864,
        "delay":0.773
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/B",
            "phy_name":"soc.spi0_phy.$7_axbxc1/B1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1/F1"
        },
        "arrive":2.093,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/dsp_split_kb_29",
            "phy_name":"soc.spi0_phy.dsp_split_kb_29"
        },
        "arrive":2.798,
        "delay":0.705
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNIQAO4U/SEL"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z",
            "phy_name":"soc.spi0_phy.$7_axbxc1_RNIQAO4U/OFX0"
        },
        "arrive":2.947,
        "delay":0.149
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_185",
            "phy_name":"soc.spi0_phy.Z$8_185"
        },
        "arrive":3.529,
        "delay":0.582
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_665_RNO.lut4_inst0/C",
            "phy_name":"soc.spi0_phy.$8_665_RNO/A0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_665_RNO.lut4_inst0/Z",
            "phy_name":"soc.spi0_phy.$8_665_RNO/OFX0"
        },
        "arrive":3.823,
        "delay":0.294
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_505",
            "phy_name":"soc.spi0_phy.Z$8_505"
        },
        "arrive":4.083,
        "delay":0.260
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/$8_665/C",
            "phy_name":"soc.spi0_phy.$8_665/D0"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/$8_665/Z",
            "phy_name":"soc.spi0_phy.$8_665/F0"
        },
        "arrive":4.312,
        "delay":0.229
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$8_665",
            "phy_name":"soc.spi0_phy.Z$8_665"
        },
        "arrive":4.943,
        "delay":0.631
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/B",
            "phy_name":"soc.spi0_phy.sr_out_RNO_1[23]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO_1[23]/OFX0"
        },
        "arrive":5.253,
        "delay":0.310
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/N_270",
            "phy_name":"soc.spi0_phy.N_270"
        },
        "arrive":5.568,
        "delay":0.315
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[23].lut4_inst1/C",
            "phy_name":"soc.spi0_phy.sr_out_RNO[23]/A1"
        },
        "pin1":
        {
            "log_name":"soc/spi0_phy/sr_out_RNO[23].lut4_inst1/Z",
            "phy_name":"soc.spi0_phy.sr_out_RNO[23]/OFX0"
        },
        "arrive":5.878,
        "delay":0.310
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0_phy/Z$20[23]",
            "phy_name":"soc.spi0_phy.Z$20[23]"
        },
        "arrive":5.878,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.878,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.773                  1.864  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.229                  2.093  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.705                  2.798  14      
soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z
                                          SLICE_R12C30D     MTOF_DEL              0.149                  2.947  3       
soc/spi0_phy/Z$8_185                                        NET DELAY             0.582                  3.529  3       
soc/spi0_phy/$8_665_RNO.lut4_inst0/C->soc/spi0_phy/$8_665_RNO.lut4_inst0/Z
                                          SLICE_R15C33B     CTOOF_DEL             0.294                  3.823  1       
soc/spi0_phy/Z$8_505                                        NET DELAY             0.260                  4.083  1       
soc/spi0_phy/$8_665/C->soc/spi0_phy/$8_665/Z
                                          SLICE_R16C33B     CTOF_DEL              0.229                  4.312  2       
soc/spi0_phy/Z$8_665                                        NET DELAY             0.631                  4.943  2       
soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/B->soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/Z
                                          SLICE_R21C34C     CTOOF_DEL             0.310                  5.253  1       
soc/spi0_phy/N_270                                          NET DELAY             0.315                  5.568  1       
soc/spi0_phy/sr_out_RNO[23].lut4_inst1/C->soc/spi0_phy/sr_out_RNO[23].lut4_inst1/Z
                                          SLICE_R21C34B     CTOOF_DEL             0.310                  5.878  1       
soc/spi0_phy/Z$20[23]                                       NET DELAY             0.000                  5.878  1       
soc/spi0_phy/sr_out_reg[23].ff_inst/DF                      ENDPOINT              0.000                  5.878  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0_phy/sr_out_reg[23].ff_inst/CLK",
        "phy_name":"soc.spi0_phy.sr_out_RNO[23]/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":9.154,
        "delay":0.821
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":9.154,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOP",
            "phy_name":"pll.U$0.PLL_inst/CLKOP"
        },
        "arrive":6.969,
        "delay":-2.185
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0",
            "phy_name":"fast_clk[0]"
        },
        "arrive":8.836,
        "delay":1.867
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
soc/spi0_phy/sr_out_reg[23].ff_inst/CLK                     CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.061)                  9.122  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.122  
Arrival Time                                                                                          -(5.877)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.244  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegree"></A><B><U><big>4  Hold at Speed Grade m Corner at 0 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegree"></A><B><U><big>4.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD0              
                                         |    0.083 ns 
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD2              
                                         |    0.104 ns 
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD3              
                                         |    0.104 ns 
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD1              
                                         |    0.108 ns 
soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WAD0              
                                         |    0.134 ns 
soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WAD0              
                                         |    0.134 ns 
soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WAD0              
                                         |    0.138 ns 
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD3              
                                         |    0.155 ns 
soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/DF              
                                         |    0.159 ns 
soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WAD3              
                                         |    0.160 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegree"></A><B><U><big>4.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD0  (SLICE_R11C31C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 39.7% (route), 60.3% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.138 ns 
Path Slack       : 0.083 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD0",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_6.ramw_inst/D0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q0"
        },
        "arrive":0.146,
        "delay":0.178
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin[0]",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin[0]"
        },
        "arrive":0.263,
        "delay":0.117
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.263,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[0]                           NET DELAY          0.117                  0.263  15      
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD0
                                                            ENDPOINT           0.000                  0.263  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WCK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_6.ramw_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.138                 -0.030  
                                                            Hold time          0.210                  0.179  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.179  
Arrival Time                                                                                          0.262  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.083  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/Q  (SLICE_R11C30C)
Path End         : soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD2  (SLICE_R12C30C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD2",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_5.ramw_inst/C0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/Q1"
        },
        "arrive":0.142,
        "delay":0.174
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin[2]",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin[2]"
        },
        "arrive":0.272,
        "delay":0.130
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.272,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/Q
                                          SLICE_R11C30C     REG_DEL            0.174                  0.142  17      
soc/spi0/tx_fifo/produce_w_bin[2]                           NET DELAY          0.130                  0.272  17      
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD2
                                                            ENDPOINT           0.000                  0.272  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WCK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_5.ramw_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.188                  0.167  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.167  
Arrival Time                                                                                          0.271  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.104  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q  (SLICE_R11C30C)
Path End         : soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD3  (SLICE_R12C30C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 45.4% (route), 54.6% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD3",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_5.ramw_inst/A0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/Q0"
        },
        "arrive":0.146,
        "delay":0.178
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin[3]",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin[3]"
        },
        "arrive":0.294,
        "delay":0.148
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.294,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q
                                          SLICE_R11C30C     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[3]                           NET DELAY          0.148                  0.294  15      
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD3
                                                            ENDPOINT           0.000                  0.294  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WCK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_5.ramw_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.293  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.104  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD1  (SLICE_R11C31C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 44.1% (route), 55.9% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.138 ns 
Path Slack       : 0.108 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD1",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_6.ramw_inst/B0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q1"
        },
        "arrive":0.147,
        "delay":0.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin[1]",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin[1]"
        },
        "arrive":0.288,
        "delay":0.141
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.288,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.179                  0.147  14      
soc/spi0/tx_fifo/produce_w_bin[1]                           NET DELAY          0.141                  0.288  14      
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD1
                                                            ENDPOINT           0.000                  0.288  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WCK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_6.ramw_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.138                 -0.030  
                                                            Hold time          0.210                  0.179  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.179  
Arrival Time                                                                                          0.287  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.108  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WAD0  (SLICE_R12C31C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 50.0% (route), 50.0% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.134 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WAD0",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_0.ramw_inst/D0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q0"
        },
        "arrive":0.146,
        "delay":0.178
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin[0]",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin[0]"
        },
        "arrive":0.324,
        "delay":0.178
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.324,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[0]                           NET DELAY          0.178                  0.324  15      
soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WAD0
                                                            ENDPOINT           0.000                  0.324  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WCK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_0.ramw_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.323  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.134  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WAD0  (SLICE_R12C32C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 50.0% (route), 50.0% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.134 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WAD0",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_2.ramw_inst/D0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q0"
        },
        "arrive":0.146,
        "delay":0.178
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin[0]",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin[0]"
        },
        "arrive":0.324,
        "delay":0.178
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.324,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[0]                           NET DELAY          0.178                  0.324  15      
soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WAD0
                                                            ENDPOINT           0.000                  0.324  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WCK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_2.ramw_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.323  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.134  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WAD0  (SLICE_R13C32C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 50.6% (route), 49.4% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.138 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WAD0",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_1.ramw_inst/D0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[0].ff_inst/Q0"
        },
        "arrive":0.146,
        "delay":0.178
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin[0]",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin[0]"
        },
        "arrive":0.328,
        "delay":0.182
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.328,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[0]                           NET DELAY          0.182                  0.328  15      
soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WAD0
                                                            ENDPOINT           0.000                  0.328  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WCK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_1.ramw_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.327  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.138  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q  (SLICE_R11C30C)
Path End         : soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD3  (SLICE_R11C31C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 51.5% (route), 48.5% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.138 ns 
Path Slack       : 0.155 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD3",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_6.ramw_inst/A0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/Q0"
        },
        "arrive":0.146,
        "delay":0.178
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin[3]",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin[3]"
        },
        "arrive":0.335,
        "delay":0.189
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.335,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q
                                          SLICE_R11C30C     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[3]                           NET DELAY          0.189                  0.335  15      
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD3
                                                            ENDPOINT           0.000                  0.335  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WCK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_6.ramw_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.138                 -0.030  
                                                            Hold time          0.210                  0.179  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.179  
Arrival Time                                                                                          0.334  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.155  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/Q  (SLICE_R2C62A)
Path End         : soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/DF  (SLICE_R2C60D)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 38.0% (route), 62.0% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.117 ns 
Path Slack       : 0.159 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/CLK",
        "phy_name":"soc.vocoder.U$14.bandpass.$18_0_0_a3_1[11]/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/CLK   soc/vocoder/U$14/bandpass/x_0_reg[11].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/Q",
        "phy_name":"soc.vocoder.U$14.bandpass.$18_0_0_a3_1[11]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/DF",
        "phy_name":"soc.vocoder.U$14.bandpass.$18_0_0_0[11]/M0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/CLK",
            "phy_name":"soc.vocoder.U$14.bandpass.$18_0_0_a3_1[11]/CLK"
        },
        "pin1":
        {
            "log_name":"soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/Q",
            "phy_name":"soc.vocoder.U$14.bandpass.$18_0_0_a3_1[11]/Q0"
        },
        "arrive":0.141,
        "delay":0.173
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/vocoder/U$14/bandpass/x_0[10]",
            "phy_name":"soc.vocoder.U$14.bandpass.x_0[10]"
        },
        "arrive":0.247,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.247,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/CLK->soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/Q
                                          SLICE_R2C62A      REG_DEL            0.173                  0.141  2       
soc/vocoder/U$14/bandpass/x_0[10]                           NET DELAY          0.106                  0.247  2       
soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/DF
                                                            ENDPOINT           0.000                  0.247  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/CLK",
        "phy_name":"soc.vocoder.U$14.bandpass.$18_0_0_0[11]/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
{soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/CLK   soc/vocoder/U$14/bandpass/x_1_reg[11].ff_inst/CLK}
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.117                 -0.009  
                                                            Hold time          0.097                  0.087  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.087  
Arrival Time                                                                                          0.246  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.159  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q  (SLICE_R11C30C)
Path End         : soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WAD3  (SLICE_R14C30C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 53.4% (route), 46.6% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.160 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.135,
        "delay":0.135
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.135,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-1.025,
        "delay":-1.160
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":-0.032,
        "delay":0.993
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":-0.032,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q",
        "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WAD3",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_3.ramw_inst/A0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/CLK"
        },
        "pin1":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin_reg[3].ff_inst/Q0"
        },
        "arrive":0.146,
        "delay":0.178
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"soc/spi0/tx_fifo/produce_w_bin[3]",
            "phy_name":"soc.spi0.tx_fifo.produce_w_bin[3]"
        },
        "arrive":0.350,
        "delay":0.204
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.350,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q
                                          SLICE_R11C30C     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[3]                           NET DELAY          0.204                  0.350  15      
soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WAD3
                                                            ENDPOINT           0.000                  0.350  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O",
        "phy_name":"pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WCK",
        "phy_name":"soc.spi0.tx_fifo.storage_ram_3.ramw_inst/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i",
            "phy_name":"clk12_clk"
        },
        "arrive":0.147,
        "delay":0.147
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":0.147,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/U$0.PLL_inst/REFCK",
            "phy_name":"pll.U$0.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"pll/U$0.PLL_inst/CLKOS",
            "phy_name":"pll.U$0.PLL_inst/CLKOS"
        },
        "arrive":-0.935,
        "delay":-1.082
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pin_uart_0__tx/buf_cZ/buf_cZ/clk_0",
            "phy_name":"clk[0]"
        },
        "arrive":0.107,
        "delay":1.043
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.107,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.349  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.160  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMinDegree>3  Setup at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMinDegree>3.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMinDegree>3.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMinDegree>3.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegree>4  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegree>4.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegree>4.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {    backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
