#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Sep  3 15:12:54 2023
# Process ID: 292
# Current directory: D:/Downloads/sbm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10184 D:\Downloads\sbm\sbm.xpr
# Log file: D:/Downloads/sbm/vivado.log
# Journal file: D:/Downloads/sbm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Downloads/sbm/sbm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 770.340 ; gain = 86.898
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  3 15:19:20 2023...
n in 'D:/Downloads/sbm/sbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/sbm/sbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sbm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/sbm/sbm.srcs/sources_1/new/sbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/sbm/sbm.srcs/sim_1/new/sbm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/sbm/sbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 155f459eab3a423c9fc6c1941be41abc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sbm_tb_behav xil_defaultlib.sbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbm
Compiling module xil_defaultlib.sbm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sbm_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Downloads/sbm/sbm.sim/sim_1/behav/xsim/xsim.dir/sbm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 15:15:45 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 812.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/sbm/sbm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sbm_tb_behav -key {Behavioral:sim_1:Functional:sbm_tb} -tclbatch {sbm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sbm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing Binary Multiplier
a = 1010, b = 1101, p = 10000010
a = 0011, b = 0101, p = 00001111
a = 1111, b = 0001, p = 00001111
a = 0100, b = 0010, p = 00001000
a = 1000, b = 1000, p = 01000000
$finish called at time : 50 ns : File "D:/Downloads/sbm/sbm.srcs/sim_1/new/sbm_tb.v" Line 180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sbm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 820.578 ; gain = 8.500
save_wave_config {D:/Downloads/sbm/sbm_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Downloads/sbm/sbm_tb_behav.wcfg
set_property xsim.view D:/Downloads/sbm/sbm_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project tsbm D:/Downloads/tsbm -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
file mkdir D:/Downloads/tsbm/tsbm.srcs/sources_1/new
close [ open D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v w ]
add_files D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v
update_compile_order -fileset sources_1
file mkdir D:/Downloads/tsbm/tsbm.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Downloads/tsbm/tsbm.srcs/sim_1/new/tsbm_tb.v w ]
add_files -fileset sim_1 D:/Downloads/tsbm/tsbm.srcs/sim_1/new/tsbm_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tsbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tsbm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tsbm
ERROR: [VRFC 10-91] clk is not declared [D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v:38]
ERROR: [VRFC 10-91] reset is not declared [D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v:39]
ERROR: [VRFC 10-91] i is not declared [D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v:42]
ERROR: [VRFC 10-91] i is not declared [D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v:43]
ERROR: [VRFC 10-91] i is not declared [D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v:44]
ERROR: [VRFC 10-1040] module tsbm ignored due to previous errors [D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tsbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tsbm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/tsbm/tsbm.srcs/sim_1/new/tsbm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tsbm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4d7c9a3fc498489d87936a136b7a4c87 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tsbm_tb_behav xil_defaultlib.tsbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <sbm_i> not found while processing module instance <uut> [D:/Downloads/tsbm/tsbm.srcs/sim_1/new/tsbm_tb.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tsbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tsbm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4d7c9a3fc498489d87936a136b7a4c87 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tsbm_tb_behav xil_defaultlib.tsbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <sbm_i> not found while processing module instance <uut> [D:/Downloads/tsbm/tsbm.srcs/sim_1/new/tsbm_tb.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 4
[Sun Sep  3 16:13:07 2023] Launched synth_1...
Run output will be captured here: D:/Downloads/tsbm/tsbm.runs/synth_1/runme.log
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tsbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tsbm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/tsbm/tsbm.srcs/sources_1/new/tsbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tsbm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/tsbm/tsbm.srcs/sim_1/new/tsbm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tsbm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4d7c9a3fc498489d87936a136b7a4c87 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tsbm_tb_behav xil_defaultlib.tsbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tsbm
Compiling module xil_defaultlib.tsbm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tsbm_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim/xsim.dir/tsbm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 16:13:51 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/tsbm/tsbm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tsbm_tb_behav -key {Behavioral:sim_1:Functional:tsbm_tb} -tclbatch {tsbm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tsbm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing SBM-I Binary Multiplier
a = 1101, b = 1010, c = 10000010
a = 1100, b = 1010, c = 01111000
a = 1100, b = 1011, c = 10000100
a = 1111, b = 1010, c = 10010110
$finish called at time : 40 ns : File "D:/Downloads/tsbm/tsbm.srcs/sim_1/new/tsbm_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tsbm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 867.867 ; gain = 0.000
save_wave_config {D:/Downloads/tsbm/tsbm_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Downloads/tsbm/tsbm_tb_behav.wcfg
set_property xsim.view D:/Downloads/tsbm/tsbm_tb_behav.wcfg [get_filesets sim_1]
create_project efficient_sbm D:/Downloads/efficient_sbm -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
file mkdir D:/Downloads/efficient_sbm/efficient_sbm.srcs/sources_1/new
close [ open D:/Downloads/efficient_sbm/efficient_sbm.srcs/sources_1/new/efficient_sbm.v w ]
add_files D:/Downloads/efficient_sbm/efficient_sbm.srcs/sources_1/new/efficient_sbm.v
update_compile_order -fileset sources_1
file mkdir D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v w ]
add_files -fileset sim_1 D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'efficient_sbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj efficient_sbm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sources_1/new/efficient_sbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module efficient_sbm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module efficient_sbm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a9a3532a424a42da9caa9bfafa4677ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot efficient_sbm_tb_behav xil_defaultlib.efficient_sbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.efficient_sbm
Compiling module xil_defaultlib.efficient_sbm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot efficient_sbm_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim/xsim.dir/efficient_sbm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 16:46:55 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "efficient_sbm_tb_behav -key {Behavioral:sim_1:Functional:efficient_sbm_tb} -tclbatch {efficient_sbm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source efficient_sbm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing Efficient SBM Binary Multiplier
a = 1101, b = 1010, c = 10000010
a = 1010, b = 0011, c = 00011110
a = 0110, b = 0101, c = 00011110
a = 0011, b = 1010, c = 00011110
a = 1001, b = 1111, c = 10000111
a = 0000, b = 1101, c = 00000000
$finish called at time : 60 ns : File "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'efficient_sbm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 891.551 ; gain = 7.078
update_compile_order -fileset sim_1
save_wave_config {D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg
set_property xsim.view D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 894.746 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'efficient_sbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj efficient_sbm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a9a3532a424a42da9caa9bfafa4677ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot efficient_sbm_tb_behav xil_defaultlib.efficient_sbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "efficient_sbm_tb_behav -key {Behavioral:sim_1:Functional:efficient_sbm_tb} -tclbatch {efficient_sbm_tb.tcl} -view {D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg
source efficient_sbm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing Efficient SBM Binary Multiplier
a = 1101, b = 1010, c = 10000010
a = 1010, b = 0011, c = 00011110
a = 0110, b = 0101, c = 00011110
a = 0011, b = 1010, c = 00011110
a = 1001, b = 1111, c = 10000111
a = 0000, b = 1101, c = 00000000
$finish called at time : 60 ns : File "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'efficient_sbm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 894.746 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Sun Sep  3 17:32:00 2023] Launched synth_1...
Run output will be captured here: D:/Downloads/efficient_sbm/efficient_sbm.runs/synth_1/runme.log
[Sun Sep  3 17:32:00 2023] Launched impl_1...
Run output will be captured here: D:/Downloads/efficient_sbm/efficient_sbm.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1209.902 ; gain = 0.336
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1209.902 ; gain = 0.336
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.379 ; gain = 382.715
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_project tsbm
launch_runs impl_1 -jobs 4
[Sun Sep  3 17:35:19 2023] Launched synth_1...
Run output will be captured here: D:/Downloads/tsbm/tsbm.runs/synth_1/runme.log
[Sun Sep  3 17:35:19 2023] Launched impl_1...
Run output will be captured here: D:/Downloads/tsbm/tsbm.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1850.211 ; gain = 0.352
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1850.211 ; gain = 0.352
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_project efficient_sbm
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'efficient_sbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj efficient_sbm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sources_1/new/efficient_sbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module efficient_sbm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module efficient_sbm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a9a3532a424a42da9caa9bfafa4677ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot efficient_sbm_tb_behav xil_defaultlib.efficient_sbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.efficient_sbm
Compiling module xil_defaultlib.efficient_sbm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot efficient_sbm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "efficient_sbm_tb_behav -key {Behavioral:sim_1:Functional:efficient_sbm_tb} -tclbatch {efficient_sbm_tb.tcl} -view {D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg
source efficient_sbm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing Efficient SBM Binary Multiplier
a = 1101, b = 1010, c = 10000010
a = 1010, b = 0011, c = 00011110
a = 0110, b = 0101, c = 00011110
a = 0011, b = 1010, c = 00011110
a = 1001, b = 1111, c = 10000111
a = 0000, b = 1101, c = 00000000
$finish called at time : 60 ns : File "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'efficient_sbm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1922.727 ; gain = 0.000
open_project D:/Downloads/sbm/sbm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/sbm/sbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/sbm/sbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sbm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/sbm/sbm.srcs/sources_1/new/sbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/sbm/sbm.srcs/sim_1/new/sbm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/sbm/sbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 155f459eab3a423c9fc6c1941be41abc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sbm_tb_behav xil_defaultlib.sbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbm
Compiling module xil_defaultlib.sbm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sbm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/sbm/sbm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sbm_tb_behav -key {Behavioral:sim_1:Functional:sbm_tb} -tclbatch {sbm_tb.tcl} -view {D:/Downloads/sbm/sbm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/Downloads/sbm/sbm_tb_behav.wcfg
source sbm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing Binary Multiplier
a = 1010, b = 1101, p = 10000010
a = 0011, b = 0101, p = 00001111
a = 1111, b = 0001, p = 00001111
a = 0100, b = 0010, p = 00001000
a = 1000, b = 1000, p = 01000000
$finish called at time : 50 ns : File "D:/Downloads/sbm/sbm.srcs/sim_1/new/sbm_tb.v" Line 180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sbm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.039 ; gain = 10.039
current_project efficient_sbm
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'efficient_sbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj efficient_sbm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sources_1/new/efficient_sbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module efficient_sbm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module efficient_sbm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a9a3532a424a42da9caa9bfafa4677ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot efficient_sbm_tb_behav xil_defaultlib.efficient_sbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.efficient_sbm
Compiling module xil_defaultlib.efficient_sbm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot efficient_sbm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "efficient_sbm_tb_behav -key {Behavioral:sim_1:Functional:efficient_sbm_tb} -tclbatch {efficient_sbm_tb.tcl} -view {D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg
source efficient_sbm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing Efficient SBM Binary Multiplier
a = 1101, b = 1010, c = 10000010
a = 1010, b = 0011, c = 00011110
a = 0110, b = 0101, c = 00011110
a = 0011, b = 1010, c = 00011110
a = 1001, b = 1111, c = 10000111
a = 0000, b = 1101, c = 00000000
$finish called at time : 60 ns : File "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'efficient_sbm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.039 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: efficient_sbm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.156 ; gain = 106.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'efficient_sbm' [D:/Downloads/efficient_sbm/efficient_sbm.srcs/sources_1/new/efficient_sbm.v:23]
INFO: [Synth 8-256] done synthesizing module 'efficient_sbm' (1#1) [D:/Downloads/efficient_sbm/efficient_sbm.srcs/sources_1/new/efficient_sbm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.285 ; gain = 144.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.285 ; gain = 144.508
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2299.812 ; gain = 242.035
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2300.789 ; gain = 243.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'efficient_sbm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj efficient_sbm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a9a3532a424a42da9caa9bfafa4677ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot efficient_sbm_tb_behav xil_defaultlib.efficient_sbm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/efficient_sbm/efficient_sbm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "efficient_sbm_tb_behav -key {Behavioral:sim_1:Functional:efficient_sbm_tb} -tclbatch {efficient_sbm_tb.tcl} -view {D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/Downloads/efficient_sbm/efficient_sbm_tb_behav.wcfg
source efficient_sbm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing Efficient SBM Binary Multiplier
a = 1101, b = 1010, c = 10000010
a = 1010, b = 0011, c = 00011110
a = 0110, b = 0101, c = 00011110
a = 0011, b = 1010, c = 00011110
a = 1001, b = 1111, c = 10000111
a = 0000, b = 1101, c = 00000000
$finish called at time : 60 ns : File "D:/Downloads/efficient_sbm/efficient_sbm.srcs/sim_1/new/efficient_sbm_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'efficient_sbm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.797 ; gain = 0.000
current_project tsbm
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.797 ; gain = 0.000
close_project
current_project efficient_sbm
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  3 19:28:24 2023...
