
systick.elf:     file format elf32-littlearm


Disassembly of section .text:

20000000 <__boot2_start__>:
20000000:	490e480d 	stmdbmi	lr, {r0, r2, r3, fp, lr}
20000004:	480e6001 	stmdami	lr, {r0, sp, lr}
20000008:	6001490e 	andvs	r4, r1, lr, lsl #18
2000000c:	490f480e 	stmdbmi	pc, {r1, r2, r3, fp, lr}	; <UNPREDICTABLE>
20000010:	480f6001 	stmdami	pc, {r0, sp, lr}	; <UNPREDICTABLE>
20000014:	6001490f 	andvs	r4, r1, pc, lsl #18
20000018:	4808480f 	stmdami	r8, {r0, r1, r2, r3, fp, lr}
2000001c:	48066001 	stmdami	r6, {r0, sp, lr}
20000020:	6001490e 	andvs	r4, r1, lr, lsl #18
20000024:	4d0f4c0e 	stcmi	12, cr4, [pc, #-56]	; 1ffffff4 <__boot2_start__-0xc>
20000028:	cc0f4e0f 	stcgt	14, cr4, [pc], {15}
2000002c:	3e10c50f 	cfmul32cc	mvfx12, mvfx0, mvfx15
20000030:	480ed1fb 	stmdami	lr, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
20000034:	00004700 	andeq	r4, r0, r0, lsl #14
20000038:	18000008 	stmdane	r0, {r3}
2000003c:	00000000 	andeq	r0, r0, r0
20000040:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
20000044:	001f0300 	andseq	r0, pc, r0, lsl #6
20000048:	18000014 	stmdane	r0, {r2, r4}
2000004c:	00000008 	andeq	r0, r0, r8
20000050:	180000f4 	stmdane	r0, {r2, r4, r5, r6, r7}
20000054:	03000218 	movweq	r0, #536	; 0x218
20000058:	18000004 	stmdane	r0, {r2}
2000005c:	00000001 	andeq	r0, r0, r1
20000060:	10000100 	andne	r0, r0, r0, lsl #2
20000064:	20000100 	andcs	r0, r0, r0, lsl #2
20000068:	00001000 	andeq	r1, r0, r0
2000006c:	20000101 	andcs	r0, r0, r1, lsl #2
	...
200000fc:	d648a3bd 			; <UNDEFINED> instruction: 0xd648a3bd

20000100 <main>:
20000100:	b580      	push	{r7, lr}
20000102:	af00      	add	r7, sp, #0
20000104:	f000 f826 	bl	20000154 <setupClocks>
20000108:	f000 f858 	bl	200001bc <resetSubsys>
2000010c:	4b0b      	ldr	r3, [pc, #44]	; (2000013c <main+0x3c>)
2000010e:	2205      	movs	r2, #5
20000110:	601a      	str	r2, [r3, #0]
20000112:	4b0b      	ldr	r3, [pc, #44]	; (20000140 <main+0x40>)
20000114:	2280      	movs	r2, #128	; 0x80
20000116:	0492      	lsls	r2, r2, #18
20000118:	601a      	str	r2, [r3, #0]
2000011a:	4b0a      	ldr	r3, [pc, #40]	; (20000144 <main+0x44>)
2000011c:	4a0a      	ldr	r2, [pc, #40]	; (20000148 <main+0x48>)
2000011e:	601a      	str	r2, [r3, #0]
20000120:	4b0a      	ldr	r3, [pc, #40]	; (2000014c <main+0x4c>)
20000122:	2205      	movs	r2, #5
20000124:	601a      	str	r2, [r3, #0]
20000126:	4b09      	ldr	r3, [pc, #36]	; (2000014c <main+0x4c>)
20000128:	681a      	ldr	r2, [r3, #0]
2000012a:	2380      	movs	r3, #128	; 0x80
2000012c:	025b      	lsls	r3, r3, #9
2000012e:	4013      	ands	r3, r2
20000130:	d0f9      	beq.n	20000126 <main+0x26>
20000132:	4b07      	ldr	r3, [pc, #28]	; (20000150 <main+0x50>)
20000134:	2280      	movs	r2, #128	; 0x80
20000136:	0492      	lsls	r2, r2, #18
20000138:	601a      	str	r2, [r3, #0]
2000013a:	e7f4      	b.n	20000126 <main+0x26>
2000013c:	400140cc 	andmi	r4, r1, ip, asr #1
20000140:	d0000024 	andle	r0, r0, r4, lsr #32
20000144:	e000e014 	and	lr, r0, r4, lsl r0
20000148:	0016e360 	andseq	lr, r6, r0, ror #6
2000014c:	e000e010 	and	lr, r0, r0, lsl r0
20000150:	d000001c 	andle	r0, r0, ip, lsl r0

20000154 <setupClocks>:
20000154:	b580      	push	{r7, lr}
20000156:	af00      	add	r7, sp, #0
20000158:	4b0f      	ldr	r3, [pc, #60]	; (20000198 <setupClocks+0x44>)
2000015a:	22aa      	movs	r2, #170	; 0xaa
2000015c:	0112      	lsls	r2, r2, #4
2000015e:	601a      	str	r2, [r3, #0]
20000160:	4b0e      	ldr	r3, [pc, #56]	; (2000019c <setupClocks+0x48>)
20000162:	22c4      	movs	r2, #196	; 0xc4
20000164:	601a      	str	r2, [r3, #0]
20000166:	4b0e      	ldr	r3, [pc, #56]	; (200001a0 <setupClocks+0x4c>)
20000168:	4a0e      	ldr	r2, [pc, #56]	; (200001a4 <setupClocks+0x50>)
2000016a:	601a      	str	r2, [r3, #0]
2000016c:	46c0      	nop			; (mov r8, r8)
2000016e:	4b0e      	ldr	r3, [pc, #56]	; (200001a8 <setupClocks+0x54>)
20000170:	681b      	ldr	r3, [r3, #0]
20000172:	2b00      	cmp	r3, #0
20000174:	dafb      	bge.n	2000016e <setupClocks+0x1a>
20000176:	4b0d      	ldr	r3, [pc, #52]	; (200001ac <setupClocks+0x58>)
20000178:	2202      	movs	r2, #2
2000017a:	601a      	str	r2, [r3, #0]
2000017c:	4b0c      	ldr	r3, [pc, #48]	; (200001b0 <setupClocks+0x5c>)
2000017e:	2200      	movs	r2, #0
20000180:	601a      	str	r2, [r3, #0]
20000182:	4b0c      	ldr	r3, [pc, #48]	; (200001b4 <setupClocks+0x60>)
20000184:	2280      	movs	r2, #128	; 0x80
20000186:	0052      	lsls	r2, r2, #1
20000188:	601a      	str	r2, [r3, #0]
2000018a:	4b0b      	ldr	r3, [pc, #44]	; (200001b8 <setupClocks+0x64>)
2000018c:	2288      	movs	r2, #136	; 0x88
2000018e:	0112      	lsls	r2, r2, #4
20000190:	601a      	str	r2, [r3, #0]
20000192:	46c0      	nop			; (mov r8, r8)
20000194:	46bd      	mov	sp, r7
20000196:	bd80      	pop	{r7, pc}
20000198:	40024000 	andmi	r4, r2, r0
2000019c:	4002400c 	andmi	r4, r2, ip
200001a0:	40026000 	andmi	r6, r2, r0
200001a4:	00fab000 	rscseq	fp, sl, r0
200001a8:	40024004 	andmi	r4, r2, r4
200001ac:	40008030 	andmi	r8, r0, r0, lsr r0
200001b0:	4000803c 	andmi	r8, r0, ip, lsr r0
200001b4:	40008034 	andmi	r8, r0, r4, lsr r0
200001b8:	40008048 	andmi	r8, r0, r8, asr #32

200001bc <resetSubsys>:
200001bc:	b580      	push	{r7, lr}
200001be:	af00      	add	r7, sp, #0
200001c0:	4b04      	ldr	r3, [pc, #16]	; (200001d4 <resetSubsys+0x18>)
200001c2:	2220      	movs	r2, #32
200001c4:	601a      	str	r2, [r3, #0]
200001c6:	46c0      	nop			; (mov r8, r8)
200001c8:	4b03      	ldr	r3, [pc, #12]	; (200001d8 <resetSubsys+0x1c>)
200001ca:	681b      	ldr	r3, [r3, #0]
200001cc:	46c0      	nop			; (mov r8, r8)
200001ce:	46bd      	mov	sp, r7
200001d0:	bd80      	pop	{r7, pc}
200001d2:	46c0      	nop			; (mov r8, r8)
200001d4:	4000f000 	andmi	pc, r0, r0
200001d8:	4000c008 	andmi	ip, r0, r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	002b304d 	eoreq	r3, fp, sp, asr #32
  1c:	4d070c06 	stcmi	12, cr0, [r7, #-24]	; 0xffffffe8
  20:	04120109 	ldreq	r0, [r2], #-265	; 0xfffffef7
  24:	01150114 	tsteq	r5, r4, lsl r1
  28:	01180317 	tsteq	r8, r7, lsl r3
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__boot2_start__-0x1ef2f2dc>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	322d383a 	eorcc	r3, sp, #3801088	; 0x3a0000
   c:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  10:	312d3371 			; <UNDEFINED> instruction: 0x312d3371
  14:	2931622b 	ldmdbcs	r1!, {r0, r1, r3, r5, r9, sp, lr}
  18:	332e3820 			; <UNDEFINED> instruction: 0x332e3820
  1c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  20:	30393130 	eorscc	r3, r9, r0, lsr r1
  24:	20333037 	eorscs	r3, r3, r7, lsr r0
  28:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  2c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  30:	675b2029 	ldrbvs	r2, [fp, -r9, lsr #32]
  34:	382d6363 	stmdacc	sp!, {r0, r1, r5, r6, r8, r9, sp, lr}
  38:	6172622d 	cmnvs	r2, sp, lsr #4
  3c:	2068636e 	rsbcs	r6, r8, lr, ror #6
  40:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  44:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  48:	33373220 	teqcc	r7, #32, 4
  4c:	5d373230 	lfmpl	f3, 4, [r7, #-192]!	; 0xffffff40
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000063 	andeq	r0, r0, r3, rrx
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000042 	andeq	r0, r0, r2, asr #32
  10:	0000db0c 	andeq	sp, r0, ip, lsl #22
	...
  24:	00f10200 	rscseq	r0, r1, r0, lsl #4
  28:	4a010000 	bmi	40030 <__boot2_start__-0x1ffbffd0>
  2c:	00003b33 	andeq	r3, r0, r3, lsr fp
  30:	00010000 	andeq	r0, r1, r0
  34:	00005420 	andeq	r5, r0, r0, lsr #8
  38:	039c0100 	orrseq	r0, ip, #0, 2
  3c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  40:	e5040074 	str	r0, [r4, #-116]	; 0xffffff8c
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	01bc0d3f 			; <UNDEFINED> instruction: 0x01bc0d3f
  4c:	00202000 	eoreq	r2, r0, r0
  50:	9c010000 	stcls	0, cr0, [r1], {-0}
  54:	00003605 	andeq	r3, r0, r5, lsl #12
  58:	0d2f0100 	stfeqs	f0, [pc, #-0]	; 60 <__boot2_start__-0x1fffffa0>
  5c:	20000154 	andcs	r0, r0, r4, asr r1
  60:	00000068 	andeq	r0, r0, r8, rrx
  64:	Address 0x00000064 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <__boot2_start__-0x1f17c7d4>
  1c:	0b390b3b 	bleq	e42d10 <__boot2_start__-0x1f1bd2f0>
  20:	13491927 	movtne	r1, #39207	; 0x9927
  24:	06120111 			; <UNDEFINED> instruction: 0x06120111
  28:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  2c:	03000019 	movweq	r0, #25
  30:	0b0b0024 	bleq	2c00c8 <__boot2_start__-0x1fd3ff38>
  34:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  38:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
  3c:	3a0e0300 	bcc	380c44 <__boot2_start__-0x1fc7f3bc>
  40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
  48:	97184006 	ldrls	r4, [r8, -r6]
  4c:	00001942 	andeq	r1, r0, r2, asr #18
  50:	03002e05 	movweq	r2, #3589	; 0xe05
  54:	3b0b3a0e 	blcc	2ce894 <__boot2_start__-0x1fd3176c>
  58:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  5c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  60:	97184006 	ldrls	r4, [r8, -r6]
  64:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000154 	andcs	r0, r0, r4, asr r1
  14:	00000088 	andeq	r0, r0, r8, lsl #1
  18:	20000100 	andcs	r0, r0, r0, lsl #2
  1c:	00000054 	andeq	r0, r0, r4, asr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	20000154 	andcs	r0, r0, r4, asr r1
   4:	200001dc 	ldrdcs	r0, [r0], -ip
   8:	20000100 	andcs	r0, r0, r0, lsl #2
   c:	20000154 	andcs	r0, r0, r4, asr r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008d 	andeq	r0, r0, sp, lsl #1
   4:	00200003 	eoreq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
  20:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
  24:	00000063 	andeq	r0, r0, r3, rrx
  28:	01050000 	mrseq	r0, (UNDEF: 5)
  2c:	54020500 	strpl	r0, [r2], #-1280	; 0xfffffb00
  30:	03200001 			; <UNDEFINED> instruction: 0x03200001
  34:	0505012f 	streq	r0, [r5, #-303]	; 0xfffffed1
  38:	053d4b30 	ldreq	r4, [sp, #-2864]!	; 0xfffff4d0
  3c:	0e053d0b 	cdpeq	13, 0, cr3, cr5, cr11, {0}
  40:	01040200 	mrseq	r0, R12_usr
  44:	000b0520 	andeq	r0, fp, r0, lsr #10
  48:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  4c:	3d310505 	cfldr32cc	mvfx0, [r1, #-20]!	; 0xffffffec
  50:	01054b3d 	tsteq	r5, sp, lsr fp
  54:	054e084b 	strbeq	r0, [lr, #-2123]	; 0xfffff7b5
  58:	0b053005 	bleq	14c074 <__boot2_start__-0x1feb3f8c>
  5c:	200c053d 	andcs	r0, ip, sp, lsr r5
  60:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
  64:	01010008 	tsteq	r1, r8
  68:	05000105 	streq	r0, [r0, #-261]	; 0xfffffefb
  6c:	00010002 	andeq	r0, r1, r2
  70:	00ca0320 	sbceq	r0, sl, r0, lsr #6
  74:	30050501 	andcc	r0, r5, r1, lsl #10
  78:	4d3d3130 	ldfmis	f3, [sp, #-192]!	; 0xffffff40
  7c:	3f0e053d 	svccc	0x000e053d
  80:	052e2505 	streq	r2, [lr, #-1285]!	; 0xfffffafb
  84:	0d053c0c 	stceq	12, cr3, [r5, #-48]	; 0xffffffd0
  88:	480c0522 	stmdami	ip, {r1, r5, r8, sl}
  8c:	01000d02 	tsteq	r0, r2, lsl #26
  90:	Address 0x00000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <__end_code_+0xdffffd70>
   4:	69702f65 	ldmdbvs	r0!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
   8:	6369702f 	cmnvs	r9, #47	; 0x2f
   c:	61622f6f 	cmnvs	r2, pc, ror #30
  10:	656d6572 	strbvs	r6, [sp, #-1394]!	; 0xfffffa8e
  14:	2f6c6174 	svccs	0x006c6174
  18:	2d695052 	stclcs	0, cr5, [r9, #-328]!	; 0xfffffeb8
  1c:	6f636950 	svcvs	0x00636950
  20:	7261422d 	rsbvc	r4, r1, #-805306366	; 0xd0000002
  24:	74656d65 	strbtvc	r6, [r5], #-3429	; 0xfffff29b
  28:	302f6c61 	eorcc	r6, pc, r1, ror #24
  2c:	79735f35 	ldmdbvc	r3!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, lr}^
  30:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
  34:	6573006b 	ldrbvs	r0, [r3, #-107]!	; 0xffffff95
  38:	43707574 	cmnmi	r0, #116, 10	; 0x1d000000
  3c:	6b636f6c 	blvs	18dbdf4 <__boot2_start__-0x1e72420c>
  40:	4e470073 	mcrmi	0, 2, r0, cr7, cr3, {3}
  44:	31432055 	qdaddcc	r2, r5, r3
  48:	2e382037 	mrccs	0, 1, r2, cr8, cr7, {1}
  4c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  50:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  54:	33303730 	teqcc	r0, #48, 14	; 0xc00000
  58:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  5c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  60:	5b202965 	blpl	80a5fc <__boot2_start__-0x1f7f5a04>
  64:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  68:	72622d38 	rsbvc	r2, r2, #56, 26	; 0xe00
  6c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  70:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  74:	6f697369 	svcvs	0x00697369
  78:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  7c:	37323033 			; <UNDEFINED> instruction: 0x37323033
  80:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  84:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  88:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
  8c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
  90:	756c7030 	strbvc	r7, [ip, #-48]!	; 0xffffffd0
  94:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  98:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  9c:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
  a0:	616f6c66 	cmnvs	pc, r6, ror #24
  a4:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  a8:	6f733d69 	svcvs	0x00733d69
  ac:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
  b0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  b4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b8:	7336766d 	teqvc	r6, #114294784	; 0x6d00000
  bc:	2d206d2d 	stccs	13, cr6, [r0, #-180]!	; 0xffffff4c
  c0:	4f2d2067 	svcmi	0x002d2067
  c4:	662d2030 			; <UNDEFINED> instruction: 0x662d2030
  c8:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
  cc:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  d0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  d4:	70662d20 	rsbvc	r2, r6, r0, lsr #26
  d8:	73006369 	movwvc	r6, #873	; 0x369
  dc:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
  e0:	632e6b63 			; <UNDEFINED> instruction: 0x632e6b63
  e4:	73657200 	cmnvc	r5, #0, 4
  e8:	75537465 	ldrbvc	r7, [r3, #-1125]	; 0xfffffb9b
  ec:	73797362 	cmnvc	r9, #-2013265919	; 0x88000001
  f0:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  f4:	Address 0x000000f4 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	20000154 	andcs	r0, r0, r4, asr r1
  1c:	00000068 	andeq	r0, r0, r8, rrx
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0000070d 	andeq	r0, r0, sp, lsl #14
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	200001bc 			; <UNDEFINED> instruction: 0x200001bc
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  40:	41018e02 	tstmi	r1, r2, lsl #28
  44:	0000070d 	andeq	r0, r0, sp, lsl #14
  48:	00000018 	andeq	r0, r0, r8, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	20000100 	andcs	r0, r0, r0, lsl #2
  54:	00000054 	andeq	r0, r0, r4, asr r0
  58:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  5c:	41018e02 	tstmi	r1, r2, lsl #28
  60:	0000070d 	andeq	r0, r0, sp, lsl #14
