/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_454d562686bd4ca4a1aeeb6955745d9f.v:1.2-11.12" *)
module top(tetR, lacI, ara, iptg, yfp, bfp);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_454d562686bd4ca4a1aeeb6955745d9f.v:4.16-4.19" *)
  input ara;
  wire ara;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_454d562686bd4ca4a1aeeb6955745d9f.v:7.17-7.20" *)
  output bfp;
  wire bfp;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_454d562686bd4ca4a1aeeb6955745d9f.v:5.16-5.20" *)
  input iptg;
  wire iptg;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_454d562686bd4ca4a1aeeb6955745d9f.v:3.16-3.20" *)
  input lacI;
  wire lacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_454d562686bd4ca4a1aeeb6955745d9f.v:2.16-2.20" *)
  input tetR;
  wire tetR;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_454d562686bd4ca4a1aeeb6955745d9f.v:6.17-6.20" *)
  output yfp;
  wire yfp;
  \$_NOT_  _11_ (
    .A(_01_),
    .Y(_02_)
  );
  \$_NOR_  _12_ (
    .A(tetR),
    .B(lacI),
    .Y(_03_)
  );
  \$_NOT_  _13_ (
    .A(_03_),
    .Y(_04_)
  );
  \$_NOR_  _14_ (
    .A(_02_),
    .B(_04_),
    .Y(yfp)
  );
  \$_NOR_  _15_ (
    .A(_10_),
    .B(_00_),
    .Y(_05_)
  );
  \$_NOR_  _16_ (
    .A(iptg),
    .B(_09_),
    .Y(_06_)
  );
  \$_NOR_  _17_ (
    .A(_05_),
    .B(_06_),
    .Y(_07_)
  );
  \$_NOT_  _18_ (
    .A(_07_),
    .Y(bfp)
  );
  \$_NOT_  _19_ (
    .A(iptg),
    .Y(_08_)
  );
  \$_NOT_  _20_ (
    .A(ara),
    .Y(_09_)
  );
  \$_NOT_  _21_ (
    .A(tetR),
    .Y(_10_)
  );
  \$_NOT_  _22_ (
    .A(lacI),
    .Y(_00_)
  );
  \$_NOR_  _23_ (
    .A(_08_),
    .B(_09_),
    .Y(_01_)
  );
endmodule
