	component Video_System is
		port (
			VGA_CLK_from_the_VGA_Controller      : out   std_logic;                                        -- CLK
			VGA_HS_from_the_VGA_Controller       : out   std_logic;                                        -- HS
			VGA_VS_from_the_VGA_Controller       : out   std_logic;                                        -- VS
			VGA_BLANK_from_the_VGA_Controller    : out   std_logic;                                        -- BLANK
			VGA_SYNC_from_the_VGA_Controller     : out   std_logic;                                        -- SYNC
			VGA_R_from_the_VGA_Controller        : out   std_logic_vector(9 downto 0);                     -- R
			VGA_G_from_the_VGA_Controller        : out   std_logic_vector(9 downto 0);                     -- G
			VGA_B_from_the_VGA_Controller        : out   std_logic_vector(9 downto 0);                     -- B
			clk_0                                : in    std_logic                     := 'X';             -- clk
			reset_n                              : in    std_logic                     := 'X';             -- reset_n
			SRAM_DQ_to_and_from_the_Pixel_Buffer : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			SRAM_ADDR_from_the_Pixel_Buffer      : out   std_logic_vector(17 downto 0);                    -- ADDR
			SRAM_LB_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- LB_N
			SRAM_UB_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- UB_N
			SRAM_CE_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- CE_N
			SRAM_OE_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- OE_N
			SRAM_WE_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- WE_N
			ps2_0_external_interface_CLK         : inout std_logic                     := 'X';             -- CLK
			ps2_0_external_interface_DAT         : inout std_logic                     := 'X';             -- DAT
			pio_0_external_connection_export     : in    std_logic_vector(3 downto 0)  := (others => 'X')  -- export
		);
	end component Video_System;

