 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYSTEM
Version: K-2015.06
Date   : Sat Sep 23 17:42:53 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRHQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRHQX1M)                    0.28       0.28 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX1M)                    0.00       0.28 r
  data arrival time                                                  0.28

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX1M)                     0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: C0_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[2]/Q (SDFFRQX2M)              0.48       0.48 f
  C0_CTRL/U38/Y (NAND3X2M)                                0.12       0.59 r
  C0_CTRL/U15/Y (NOR2X2M)                                 0.08       0.67 f
  C0_CTRL/ALU_EN (SYS_CTRL_test_1)                        0.00       0.67 f
  U0_ALU/EN (ALU_test_1)                                  0.00       0.67 f
  U0_ALU/OUT_VALID_reg/D (SDFFRQX1M)                      0.00       0.67 f
  data arrival time                                                  0.67

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RegFile/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][7]/CK (SDFFRHQX1M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][7]/Q (SDFFRHQX1M)            0.33       0.33 r
  U0_RegFile/REG0[7] (REG_FILE_test_1)                    0.00       0.33 r
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.33 r
  U0_ALU/U111/Y (BUFX2M)                                  0.20       0.53 r
  U0_ALU/U184/Y (AOI22XLM)                                0.13       0.66 f
  U0_ALU/U174/Y (AOI31X2M)                                0.13       0.79 r
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                     0.00       0.79 r
  data arrival time                                                  0.79

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U0_RegFile/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][7]/CK (SDFFRHQX1M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][7]/Q (SDFFRHQX1M)            0.33       0.33 r
  U0_RegFile/REG0[7] (REG_FILE_test_1)                    0.00       0.33 r
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.33 r
  U0_ALU/U111/Y (BUFX2M)                                  0.20       0.53 r
  U0_ALU/U175/Y (OA22X2M)                                 0.19       0.72 r
  U0_ALU/U73/Y (AOI31X2M)                                 0.08       0.80 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX2M)                     0.00       0.80 f
  data arrival time                                                  0.80

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_RegFile/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][1]/CK (SDFFRHQX1M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][1]/Q (SDFFRHQX1M)            0.31       0.31 r
  U0_RegFile/REG1[1] (REG_FILE_test_1)                    0.00       0.31 r
  U0_ALU/B[1] (ALU_test_1)                                0.00       0.31 r
  U0_ALU/U26/Y (BUFX4M)                                   0.20       0.52 r
  U0_ALU/U133/Y (MX2X2M)                                  0.16       0.68 r
  U0_ALU/U147/Y (AOI211X2M)                               0.05       0.73 f
  U0_ALU/U146/Y (AOI21X2M)                                0.12       0.85 r
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX1M)                     0.00       0.85 r
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (SDFFRHQX2M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/Q (SDFFRHQX2M)            0.32       0.32 r
  U0_RegFile/Reg_File_reg[1][7]/SI (SDFFRHQX4M)           0.00       0.32 r
  data arrival time                                                  0.32

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[1][7]/CK (SDFFRHQX4M)           0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_RegFile/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][7]/CK (SDFFRHQX4M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][7]/Q (SDFFRHQX4M)            0.30       0.30 r
  U0_RegFile/Reg_File_reg[2][0]/SI (SDFFSQX2M)            0.00       0.30 r
  data arrival time                                                  0.30

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[2][0]/CK (SDFFSQX2M)            0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_RegFile/Reg_File_reg[0][4]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][4]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][4]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][5]/SI (SDFFRQX1M)            0.00       0.27 r
  data arrival time                                                  0.27

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[0][5]/CK (SDFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_RegFile/Reg_File_reg[0][3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][3]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][3]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][4]/SI (SDFFRX1M)             0.00       0.27 r
  data arrival time                                                  0.27

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[0][4]/CK (SDFFRX1M)             0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_RegFile/Reg_File_reg[0][2]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][2]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][2]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][3]/SI (SDFFRX1M)             0.00       0.27 r
  data arrival time                                                  0.27

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[0][3]/CK (SDFFRX1M)             0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_RegFile/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][1]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][1]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][2]/SI (SDFFRX1M)             0.00       0.27 r
  data arrival time                                                  0.27

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[0][2]/CK (SDFFRX1M)             0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][1]/SI (SDFFRX1M)             0.00       0.27 r
  data arrival time                                                  0.27

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[0][1]/CK (SDFFRX1M)             0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_RegFile/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][7]/CK (SDFFRHQX1M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][7]/Q (SDFFRHQX1M)            0.33       0.33 r
  U0_RegFile/Reg_File_reg[1][0]/SI (SDFFRHQX1M)           0.00       0.33 r
  data arrival time                                                  0.33

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[1][0]/CK (SDFFRHQX1M)           0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_RegFile/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][5]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][5]/Q (SDFFRX1M)              0.38       0.38 r
  U0_RegFile/Reg_File_reg[1][6]/SI (SDFFRHQX2M)           0.00       0.38 r
  data arrival time                                                  0.38

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[1][6]/CK (SDFFRHQX2M)           0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/Q (SDFFRQX2M)     0.33       0.33 r
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/Q (SDFFRQX2M)     0.33       0.33 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/Q (SDFFRQX2M)     0.33       0.33 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/STP0/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/RX0/test_so (RX_controller_test_1)
                                                          0.00       0.34 r
  U0_UART/U0_UART_RX/STP0/test_si (stop_check_test_1)     0.00       0.34 r
  U0_UART/U0_UART_RX/STP0/stp_err_reg/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/STP0/stp_err_reg/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/STP0/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/STR0/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/STP0/stp_err_reg/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART/U0_UART_RX/STP0/stp_err_reg/Q (SDFFRQX2M)       0.36       0.36 r
  U0_UART/U0_UART_RX/STP0/stp_err (stop_check_test_1)     0.00       0.36 r
  U0_UART/U0_UART_RX/STR0/test_si (strt_check_test_1)     0.00       0.36 r
  U0_UART/U0_UART_RX/STR0/strt_glitch_reg/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/STR0/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/Par0/par_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/Par0/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/Par0/par_bit_reg/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART/U0_UART_RX/Par0/par_bit_reg/Q (SDFFRQX2M)       0.36       0.36 r
  U0_UART/U0_UART_RX/Par0/par_err_reg/SI (SDFFRQX2M)      0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/Par0/par_err_reg/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/Q (SDFFRX1M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_RX/D0/test_so (data_sampling_test_1)
                                                          0.00       0.38 r
  U0_UART/U0_UART_RX/DSR0/test_si (deserializer_test_1)
                                                          0.00       0.38 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[1]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/Q (SDFFRQX2M)     0.38       0.38 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/Q (SDFFRQX2M)     0.38       0.38 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/Q (SDFFRQX2M)     0.38       0.38 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/Q (SDFFRQX2M)     0.38       0.38 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/Q (SDFFRQX2M)     0.39       0.39 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/Q (SDFFRQX2M)     0.39       0.39 r
  U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/SI (SDFFRQX2M)       0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/Q (SDFFRQX2M)        0.39       0.39 r
  U0_UART/U0_UART_RX/DSR0/test_so (deserializer_test_1)
                                                          0.00       0.39 r
  U0_UART/U0_UART_RX/E_B_c/test_si (edge_bit_counter_test_1)
                                                          0.00       0.39 r
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/Q (SDFFRQX2M)     0.39       0.39 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/Q (SDFFRQX2M)     0.39       0.39 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/Q (SDFFRX1M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/Q (SDFFRX1M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/Par0/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/Par0/par_err_reg/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART/U0_UART_RX/Par0/par_err_reg/Q (SDFFRQX2M)       0.39       0.39 r
  U0_UART/U0_UART_RX/Par0/par_err (parity_check_test_1)
                                                          0.00       0.39 r
  U0_UART/U0_UART_RX/RX0/par_err (RX_controller_test_1)
                                                          0.00       0.39 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/Q (SDFFRQX2M)        0.40       0.40 r
  U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/SI (SDFFRQX2M)       0.00       0.40 r
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/QN (SDFFRX1M)
                                                          0.30       0.30 r
  U0_UART/U0_UART_RX/D0/U8/Y (OAI32X1M)                   0.08       0.38 f
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/D (SDFFRX1M)
                                                          0.00       0.38 f
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (SDFFRHQX2M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/Q (SDFFRHQX2M)            0.32       0.32 r
  U0_RegFile/Reg_File_reg[1][7]/SI (SDFFRHQX4M)           0.00       0.32 r
  data arrival time                                                  0.32

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][7]/CK (SDFFRHQX4M)           0.00       0.00 r
  library hold time                                      -0.15      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_RegFile/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][7]/CK (SDFFRHQX4M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][7]/Q (SDFFRHQX4M)            0.30       0.30 r
  U0_RegFile/Reg_File_reg[2][0]/SI (SDFFSQX2M)            0.00       0.30 r
  data arrival time                                                  0.30

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[2][0]/CK (SDFFSQX2M)            0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_RegFile/Reg_File_reg[0][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][4]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][4]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][5]/SI (SDFFRQX1M)            0.00       0.27 r
  data arrival time                                                  0.27

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][5]/CK (SDFFRQX1M)            0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_RegFile/Reg_File_reg[0][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][3]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][3]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][4]/SI (SDFFRX1M)             0.00       0.27 r
  data arrival time                                                  0.27

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][4]/CK (SDFFRX1M)             0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_RegFile/Reg_File_reg[0][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][2]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][2]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][3]/SI (SDFFRX1M)             0.00       0.27 r
  data arrival time                                                  0.27

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][3]/CK (SDFFRX1M)             0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_RegFile/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][1]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][1]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][2]/SI (SDFFRX1M)             0.00       0.27 r
  data arrival time                                                  0.27

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][2]/CK (SDFFRX1M)             0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/QN (SDFFRX1M)             0.27       0.27 r
  U0_RegFile/Reg_File_reg[0][1]/SI (SDFFRX1M)             0.00       0.27 r
  data arrival time                                                  0.27

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][1]/CK (SDFFRX1M)             0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_RegFile/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][7]/CK (SDFFRHQX1M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][7]/Q (SDFFRHQX1M)            0.33       0.33 r
  U0_RegFile/Reg_File_reg[1][0]/SI (SDFFRHQX1M)           0.00       0.33 r
  data arrival time                                                  0.33

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][0]/CK (SDFFRHQX1M)           0.00       0.00 r
  library hold time                                      -0.15      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_RegFile/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][5]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][5]/Q (SDFFRX1M)              0.38       0.38 r
  U0_RegFile/Reg_File_reg[1][6]/SI (SDFFRHQX2M)           0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (SDFFRHQX2M)           0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][1]/Q (SDFFRQX2M)     0.33       0.33 r
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][1]/Q (SDFFRQX2M)     0.33       0.33 r
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/Q (SDFFRQX2M)     0.33       0.33 r
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: F1_fifo/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/D (SDFFRQX1M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: PUL_GEN_1/meta_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PUL_GEN_1/sync_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PUL_GEN_1/meta_flop_reg/CK (SDFFRQX2M)                  0.00       0.00 r
  PUL_GEN_1/meta_flop_reg/Q (SDFFRQX2M)                   0.35       0.35 r
  PUL_GEN_1/sync_flop_reg/D (SDFFRQX1M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PUL_GEN_1/sync_flop_reg/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.34       0.34 r
  F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/SI (SDFFRQX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[2][1]/Q (SDFFRQX2M)     0.36       0.36 r
  F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[1][1]/Q (SDFFRQX2M)     0.36       0.36 r
  F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: F1_fifo/u_w2r_sync/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/u_w2r_sync/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  F1_fifo/u_w2r_sync/sync_reg_reg[0][1]/Q (SDFFRQX2M)     0.36       0.36 r
  F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  F1_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/S1/ser_data_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/ser_data_reg/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/S1/ser_data_reg/Q (SDFFRQX2M)        0.36       0.36 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[7]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: RST_SYNC_2/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: RST_SYNC_2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_2/sync_reg_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/Q (SDFFRQX2M)                0.34       0.34 r
  RST_SYNC_2/sync_reg_reg[1]/D (SDFFRQX1M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/sync_reg_reg[1]/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: RST_SYNC_2/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: RST_SYNC_2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_2/sync_reg_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/Q (SDFFRQX2M)                0.34       0.34 r
  RST_SYNC_2/sync_reg_reg[1]/SI (SDFFRQX1M)               0.00       0.34 r
  data arrival time                                                  0.34

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/sync_reg_reg[1]/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.41       0.41 r
  U0_ClkDiv/odd_edge_tog_reg/SI (SDFFSQX1M)               0.00       0.41 r
  data arrival time                                                  0.41

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX1M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[5]/Q (SDFFRQX2M)                    0.40       0.40 r
  U0_ClkDiv/count_reg[6]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[4]/Q (SDFFRQX2M)                    0.40       0.40 r
  U0_ClkDiv/count_reg[5]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[3]/Q (SDFFRQX2M)                    0.40       0.40 r
  U0_ClkDiv/count_reg[4]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[4]/Q (SDFFRQX2M)                    0.40       0.40 r
  U1_ClkDiv/count_reg[5]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[3]/Q (SDFFRQX2M)                    0.40       0.40 r
  U1_ClkDiv/count_reg[4]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[5]/Q (SDFFRQX2M)                    0.40       0.40 r
  U1_ClkDiv/count_reg[6]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.40       0.40 r
  U0_ClkDiv/count_reg[3]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (SDFFRQX2M)                    0.40       0.40 r
  U0_ClkDiv/count_reg[2]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.40       0.40 r
  U1_ClkDiv/count_reg[3]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[1]/Q (SDFFRQX2M)                    0.40       0.40 r
  U1_ClkDiv/count_reg[2]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[6]/Q (SDFFRQX2M)                    0.39       0.39 r
  U0_ClkDiv/div_clk_reg/SI (SDFFRQX1M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[6]/Q (SDFFRQX2M)                    0.39       0.39 r
  U1_ClkDiv/div_clk_reg/SI (SDFFRQX1M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX2M)                    0.40       0.40 r
  U0_ClkDiv/count_reg[1]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX2M)                    0.40       0.40 r
  U1_ClkDiv/count_reg[1]/SI (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.41       0.41 r
  U1_ClkDiv/odd_edge_tog_reg/SI (SDFFSX2M)                0.00       0.41 r
  data arrival time                                                  0.41

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/odd_edge_tog_reg/CK (SDFFSX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[6]/Q (SDFFRQX2M)                    0.39       0.39 r
  U0_ClkDiv/U35/Y (AO22X1M)                               0.15       0.54 r
  U0_ClkDiv/count_reg[6]/D (SDFFRQX2M)                    0.00       0.54 r
  data arrival time                                                  0.54

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[3]/Q (SDFFRQX2M)                    0.40       0.40 r
  U0_ClkDiv/U32/Y (AO22X1M)                               0.15       0.54 r
  U0_ClkDiv/count_reg[3]/D (SDFFRQX2M)                    0.00       0.54 r
  data arrival time                                                  0.54

  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


1
