{
    "code": "module TopModule (\n    input wire a,\n    input wire b,\n    input wire c,\n    input wire d,\n    output wire out\n);\n\n    assign out = (c & ~d) | (a & b) | (~a & b & ~c & ~d);\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "R"
    },
    "iterations_used": 1
}