// Seed: 3265222503
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1'd0;
  tri0 id_7;
  always @(posedge id_7, 1) #1;
  tri id_8;
  assign id_7 = id_8;
  uwire id_9 = 1 == id_7;
  wire  id_10;
  wire  id_11;
  wire  id_12;
  assign id_8 = id_3;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(id_5) begin
    $display(1, 1);
  end
  xor (id_5, id_7, id_2, id_4, id_8, id_3);
  module_0(
      id_3, id_7, id_5, id_1, id_7, id_5
  );
endmodule
