<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p508" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_508{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_508{left:698px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_508{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_508{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_508{left:96px;bottom:1040px;letter-spacing:-0.14px;}
#t6_508{left:248px;bottom:1039px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t7_508{left:96px;bottom:1018px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_508{left:96px;bottom:983px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_508{left:96px;bottom:961px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_508{left:96px;bottom:940px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_508{left:96px;bottom:905px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tc_508{left:96px;bottom:883px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_508{left:96px;bottom:847px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#te_508{left:276px;bottom:846px;letter-spacing:0.12px;word-spacing:-0.85px;}
#tf_508{left:96px;bottom:825px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tg_508{left:96px;bottom:804px;letter-spacing:0.13px;word-spacing:-0.46px;}
#th_508{left:96px;bottom:768px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_508{left:96px;bottom:738px;}
#tj_508{left:124px;bottom:738px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tk_508{left:96px;bottom:710px;}
#tl_508{left:124px;bottom:710px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tm_508{left:96px;bottom:683px;}
#tn_508{left:124px;bottom:683px;letter-spacing:0.14px;word-spacing:-0.45px;}
#to_508{left:96px;bottom:655px;}
#tp_508{left:124px;bottom:655px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_508{left:96px;bottom:620px;letter-spacing:0.13px;word-spacing:-0.38px;}
#tr_508{left:96px;bottom:599px;letter-spacing:0.12px;word-spacing:-0.37px;}
#ts_508{left:96px;bottom:577px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_508{left:96px;bottom:541px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tu_508{left:398px;bottom:540px;letter-spacing:0.11px;word-spacing:-0.49px;}
#tv_508{left:96px;bottom:519px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tw_508{left:96px;bottom:497px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tx_508{left:96px;bottom:476px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_508{left:96px;bottom:455px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tz_508{left:96px;bottom:433px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t10_508{left:96px;bottom:412px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_508{left:96px;bottom:390px;letter-spacing:0.08px;word-spacing:-0.35px;}
#t12_508{left:96px;bottom:355px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t13_508{left:96px;bottom:334px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t14_508{left:96px;bottom:313px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t15_508{left:96px;bottom:291px;letter-spacing:0.1px;word-spacing:-0.37px;}
#t16_508{left:96px;bottom:270px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t17_508{left:96px;bottom:233px;letter-spacing:-0.17px;word-spacing:0.09px;}
#t18_508{left:273px;bottom:233px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t19_508{left:96px;bottom:211px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t1a_508{left:96px;bottom:190px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1b_508{left:96px;bottom:155px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1c_508{left:96px;bottom:133px;letter-spacing:0.12px;word-spacing:-0.74px;}
#t1d_508{left:96px;bottom:112px;letter-spacing:0.1px;word-spacing:-0.39px;}
#t1e_508{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_508{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_508{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_508{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s4_508{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_508{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_508{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts508" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg508Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg508" style="-webkit-user-select: none;"><object width="935" height="1210" data="508/508.svg" type="image/svg+xml" id="pdf508" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_508" class="t s1_508">53 </span><span id="t2_508" class="t s2_508">System Resources </span>
<span id="t3_508" class="t s1_508">AMD64 Technology </span><span id="t4_508" class="t s1_508">24593—Rev. 3.41—June 2023 </span>
<span id="t5_508" class="t s3_508">Trap Flag (TF) Bit. </span><span id="t6_508" class="t s4_508">Bit 8. Software sets the TF bit to 1 to enable single-step mode during software </span>
<span id="t7_508" class="t s4_508">debug. Clearing this bit to 0 disables single-step mode. </span>
<span id="t8_508" class="t s4_508">When single-step mode is enabled at the start of an instruction's execution, a debug exception (#DB) </span>
<span id="t9_508" class="t s4_508">occurs immediately after the instruction completes execution. Single stepping is automatically </span>
<span id="ta_508" class="t s4_508">disabled (TF is set to 0) when the #DB exception occurs or when any exception or interrupt occurs. </span>
<span id="tb_508" class="t s4_508">See Section 13.1.4 “Single Stepping,” on page 407 for information on using the single-step mode </span>
<span id="tc_508" class="t s4_508">during debugging. </span>
<span id="td_508" class="t s3_508">Interrupt Flag (IF) Bit. </span><span id="te_508" class="t s4_508">Bit 9. Software sets the IF bit to 1 to enable maskable interrupts. Clearing this </span>
<span id="tf_508" class="t s4_508">bit to 0 causes the processor to ignore maskable interrupts. The state of the IF bit does not affect the </span>
<span id="tg_508" class="t s4_508">response of a processor to non-maskable interrupts, software-interrupt instructions, or exceptions. </span>
<span id="th_508" class="t s4_508">The ability to modify the IF bit depends on several factors: </span>
<span id="ti_508" class="t s5_508">• </span><span id="tj_508" class="t s4_508">The current privilege-level (CPL) </span>
<span id="tk_508" class="t s5_508">• </span><span id="tl_508" class="t s4_508">The I/O privilege level (RFLAGS.IOPL) </span>
<span id="tm_508" class="t s5_508">• </span><span id="tn_508" class="t s4_508">Whether or not virtual-8086 mode extensions are enabled (CR4.VME=1) </span>
<span id="to_508" class="t s5_508">• </span><span id="tp_508" class="t s4_508">Whether or not protected-mode virtual interrupts are enabled (CR4.PVI=1) </span>
<span id="tq_508" class="t s4_508">See Section 8.1.4 “Masking External Interrupts,” on page 243 for information on interrupt masking. </span>
<span id="tr_508" class="t s4_508">See Section 6.2.3 “Accessing the RFLAGS Register,” on page 178 for information on the specific </span>
<span id="ts_508" class="t s4_508">instructions used to modify the IF bit. </span>
<span id="tt_508" class="t s3_508">I/O Privilege Level Field (IOPL) Field. </span><span id="tu_508" class="t s4_508">Bits 13:12. The IOPL field specifies the privilege level </span>
<span id="tv_508" class="t s4_508">required to execute I/O address-space instructions (i.e., instructions that address the I/O space rather </span>
<span id="tw_508" class="t s4_508">than memory-mapped I/O, such as IN, OUT, INS, OUTS, etc.). For software to execute these </span>
<span id="tx_508" class="t s4_508">instructions, the current privilege-level (CPL) must be equal to or higher than (lower numerical value </span>
<span id="ty_508" class="t s4_508">than) the privilege specified by IOPL (CPL &lt;= IOPL). If the CPL is lower than (higher numerical </span>
<span id="tz_508" class="t s4_508">value than) that specified by the IOPL (CPL &gt; IOPL), the processor causes a general-protection </span>
<span id="t10_508" class="t s4_508">exception (#GP) when software attempts to execute an I/O instruction. See “Protected-Mode I/O” in </span>
<span id="t11_508" class="t s4_508">Volume 1 for information on how IOPL controls access to address-space I/O. </span>
<span id="t12_508" class="t s4_508">Virtual-8086 mode uses IOPL to control virtual interrupts and the IF bit when virtual-8086 mode </span>
<span id="t13_508" class="t s4_508">extensions are enabled (CR4.VME=1). The protected-mode virtual-interrupt mechanism (PVI) also </span>
<span id="t14_508" class="t s4_508">uses IOPL to control virtual interrupts and the IF bit when PVI is enabled (CR4.PVI=1). See </span>
<span id="t15_508" class="t s4_508">Section 8.10 “Virtual Interrupts,” on page 287 for information on how IOPL is used by the virtual </span>
<span id="t16_508" class="t s4_508">interrupt mechanism. </span>
<span id="t17_508" class="t s3_508">Nested Task (NT) Bit. </span><span id="t18_508" class="t s4_508">Bit 14, IRET reads the NT bit to determine whether the current task is nested </span>
<span id="t19_508" class="t s4_508">within another task. When NT is set to 1, the current task is nested within another task. When NT is </span>
<span id="t1a_508" class="t s4_508">cleared to 0, the current task is at the top level (not nested). </span>
<span id="t1b_508" class="t s4_508">The processor sets the NT bit during a task switch resulting from a CALL, interrupt, or exception </span>
<span id="t1c_508" class="t s4_508">through a task gate. When an IRET is executed from legacy mode while the NT bit is set, a task switch </span>
<span id="t1d_508" class="t s4_508">occurs. See Section 12.3.3 “Task Switches Using Task Gates,” on page 384 for information on </span>
<span id="t1e_508" class="t s6_508">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
