-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity receiver_receiver_Pipeline_VITIS_LOOP_260_21 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arr_9_I_V_0_0_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    arr_9_I_V_2_0121_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    arr_9_I_V_1_0120_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    arr_9_I_V_3_0122_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    arr_9_Q_V_0_0_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    arr_9_Q_V_2_0124_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    arr_9_Q_V_1_0123_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    arr_9_Q_V_3_0125_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    arr_10_Q_V_1_0127_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    arr_10_Q_V_1_0127_out_ap_vld : OUT STD_LOGIC;
    arr_10_Q_V_0_0_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    arr_10_Q_V_0_0_out_ap_vld : OUT STD_LOGIC;
    arr_10_I_V_1_0126_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    arr_10_I_V_1_0126_out_ap_vld : OUT STD_LOGIC;
    arr_10_I_V_0_0_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    arr_10_I_V_0_0_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of receiver_receiver_Pipeline_VITIS_LOOP_260_21 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_174_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_60 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln260_fu_292_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal arr_10_I_V_1_fu_64 : STD_LOGIC_VECTOR (23 downto 0);
    signal arr_10_I_V_1_6_fu_250_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal arr_10_I_V_1_3_fu_68 : STD_LOGIC_VECTOR (23 downto 0);
    signal arr_10_I_V_1_5_fu_242_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal arr_10_Q_V_1_fu_72 : STD_LOGIC_VECTOR (23 downto 0);
    signal arr_10_Q_V_1_6_fu_284_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal arr_10_Q_V_1_3_fu_76 : STD_LOGIC_VECTOR (23 downto 0);
    signal arr_10_Q_V_1_5_fu_276_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal empty_72_fu_194_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln813_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln813_fu_210_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln813_1_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln813_1_fu_222_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln813_fu_204_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_fu_234_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal arr_10_I_V_0_fu_228_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln813_3_fu_264_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln813_2_fu_258_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal arr_10_Q_V_0_fu_270_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component receiver_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component receiver_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    arr_10_I_V_1_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    arr_10_I_V_1_fu_64 <= ap_const_lv24_0;
                elsif (((tmp_fu_174_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    arr_10_I_V_1_fu_64 <= arr_10_I_V_1_6_fu_250_p3;
                end if;
            end if; 
        end if;
    end process;

    arr_10_Q_V_1_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    arr_10_Q_V_1_fu_72 <= ap_const_lv24_0;
                elsif (((tmp_fu_174_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    arr_10_Q_V_1_fu_72 <= arr_10_Q_V_1_6_fu_284_p3;
                end if;
            end if; 
        end if;
    end process;

    i_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_60 <= ap_const_lv3_0;
                elsif (((tmp_fu_174_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_60 <= add_ln260_fu_292_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_174_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                arr_10_I_V_1_3_fu_68 <= arr_10_I_V_1_5_fu_242_p3;
                arr_10_Q_V_1_3_fu_76 <= arr_10_Q_V_1_5_fu_276_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln260_fu_292_p2 <= std_logic_vector(unsigned(i_fu_60) + unsigned(ap_const_lv3_2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, tmp_fu_174_p3)
    begin
        if (((tmp_fu_174_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    arr_10_I_V_0_0_out <= arr_10_I_V_1_fu_64;

    arr_10_I_V_0_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_174_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_174_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_10_I_V_0_0_out_ap_vld <= ap_const_logic_1;
        else 
            arr_10_I_V_0_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_10_I_V_0_fu_228_p2 <= std_logic_vector(unsigned(select_ln813_1_fu_222_p3) + unsigned(select_ln813_fu_204_p3));
    arr_10_I_V_1_0126_out <= arr_10_I_V_1_3_fu_68;

    arr_10_I_V_1_0126_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_174_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_174_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_10_I_V_1_0126_out_ap_vld <= ap_const_logic_1;
        else 
            arr_10_I_V_1_0126_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_10_I_V_1_5_fu_242_p3 <= 
        arr_10_I_V_0_fu_228_p2 when (tmp_1_fu_234_p3(0) = '1') else 
        arr_10_I_V_1_3_fu_68;
    arr_10_I_V_1_6_fu_250_p3 <= 
        arr_10_I_V_1_fu_64 when (tmp_1_fu_234_p3(0) = '1') else 
        arr_10_I_V_0_fu_228_p2;
    arr_10_Q_V_0_0_out <= arr_10_Q_V_1_fu_72;

    arr_10_Q_V_0_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_174_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_174_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_10_Q_V_0_0_out_ap_vld <= ap_const_logic_1;
        else 
            arr_10_Q_V_0_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_10_Q_V_0_fu_270_p2 <= std_logic_vector(unsigned(select_ln813_3_fu_264_p3) + unsigned(select_ln813_2_fu_258_p3));
    arr_10_Q_V_1_0127_out <= arr_10_Q_V_1_3_fu_76;

    arr_10_Q_V_1_0127_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_174_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_174_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_10_Q_V_1_0127_out_ap_vld <= ap_const_logic_1;
        else 
            arr_10_Q_V_1_0127_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_10_Q_V_1_5_fu_276_p3 <= 
        arr_10_Q_V_0_fu_270_p2 when (tmp_1_fu_234_p3(0) = '1') else 
        arr_10_Q_V_1_3_fu_76;
    arr_10_Q_V_1_6_fu_284_p3 <= 
        arr_10_Q_V_1_fu_72 when (tmp_1_fu_234_p3(0) = '1') else 
        arr_10_Q_V_0_fu_270_p2;
    empty_72_fu_194_p1 <= i_fu_60(2 - 1 downto 0);
    icmp_ln813_1_fu_216_p2 <= "1" when (or_ln813_fu_210_p2 = ap_const_lv2_1) else "0";
    icmp_ln813_fu_198_p2 <= "1" when (empty_72_fu_194_p1 = ap_const_lv2_0) else "0";
    or_ln813_fu_210_p2 <= (empty_72_fu_194_p1 or ap_const_lv2_1);
    select_ln813_1_fu_222_p3 <= 
        arr_9_I_V_1_0120_reload when (icmp_ln813_1_fu_216_p2(0) = '1') else 
        arr_9_I_V_3_0122_reload;
    select_ln813_2_fu_258_p3 <= 
        arr_9_Q_V_0_0_reload when (icmp_ln813_fu_198_p2(0) = '1') else 
        arr_9_Q_V_2_0124_reload;
    select_ln813_3_fu_264_p3 <= 
        arr_9_Q_V_1_0123_reload when (icmp_ln813_1_fu_216_p2(0) = '1') else 
        arr_9_Q_V_3_0125_reload;
    select_ln813_fu_204_p3 <= 
        arr_9_I_V_0_0_reload when (icmp_ln813_fu_198_p2(0) = '1') else 
        arr_9_I_V_2_0121_reload;
    tmp_1_fu_234_p3 <= i_fu_60(1 downto 1);
    tmp_fu_174_p3 <= i_fu_60(2 downto 2);
end behav;
