EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 8
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 13500 8300 1550 1250
U 6058AC66
F0 "Power" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 3550 2850 1100 2650
U 606E9E62
F0 "CPU, RAM and ROM" 50
F1 "CPU.sch" 50
F2 "A[1..23]" O R 4650 3250 50 
F3 "D[0..15]" B R 4650 3350 50 
F4 "~AS" O R 4650 3500 50 
F5 "~UDS" O R 4650 3800 50 
F6 "~LDS" O R 4650 3900 50 
F7 "RD~WR" O R 4650 3700 50 
F8 "CLK10" I R 4650 3000 50 
F9 "~VMA" O R 4650 4800 50 
F10 "E" O R 4650 4600 50 
F11 "~VPA" I R 4650 4700 50 
F12 "~RESET" O R 4650 3100 50 
F13 "~CS_SRAM" I R 4650 4950 50 
F14 "~CS_ROM" I R 4650 5050 50 
F15 "~IPL[0..2]" I R 4650 4400 50 
F16 "FC[0..2]" O R 4650 4300 50 
F17 "~BERR" I R 4650 4000 50 
F18 "~DTACK" I R 4650 4100 50 
F19 "~HALT" O R 4650 5250 50 
F20 "~CPU_RESET" O R 4650 5350 50 
F21 "~RD~WR" I R 4650 3600 50 
$EndSheet
$Sheet
S 7250 2600 1350 2950
U 60E7F270
F0 "Decode and Logic" 50
F1 "decode.sch" 50
F2 "CLK10" O L 7250 2750 50 
F3 "~RESET" I L 7250 2850 50 
F4 "A[1..23]" I L 7250 3000 50 
F5 "~AS" I L 7250 3150 50 
F6 "RD~WR" I L 7250 3350 50 
F7 "~UDS" I L 7250 3450 50 
F8 "~LDS" I L 7250 3550 50 
F9 "FC[0..2]" I L 7250 3900 50 
F10 "~IPL[0..2]" O L 7250 4000 50 
F11 "~VPA" O L 7250 4100 50 
F12 "~CS_ROM" O R 8600 2750 50 
F13 "~CS_SRAM" O R 8600 2850 50 
F14 "~CS_EXTDATA[1..4]" O R 8600 3750 50 
F15 "~CS_EXTREG[1..4]" O R 8600 3850 50 
F16 "~CS_DUART" O R 8600 3250 50 
F17 "~IDE_WR" O R 8600 3450 50 
F18 "~IDE_RD" O R 8600 3550 50 
F19 "~CS_IDE" O R 8600 3350 50 
F20 "~CS_RTC" O R 8600 3150 50 
F21 "~BERR" O L 7250 3650 50 
F22 "~CS_PIT" O R 8600 2950 50 
F23 "~CS_KBD" O R 8600 3050 50 
F24 "~RAS1" O L 7250 4650 50 
F25 "~RAS0" O L 7250 4550 50 
F26 "~CAS0" O L 7250 4350 50 
F27 "~CAS1" O L 7250 4450 50 
F28 "~DRAM_WE" O L 7250 4750 50 
F29 "DRAM_MUX" O L 7250 4850 50 
F30 "~EXT_UDS" O R 8600 3950 50 
F31 "~EXT_LDS" O R 8600 4050 50 
F32 "~EXTINT[1..3]" I R 8600 5350 50 
F33 "~INT_IDE" I R 8600 5250 50 
F34 "~INT_PIT" I R 8600 5150 50 
F35 "~INT_DUART" I R 8600 4950 50 
F36 "~INT_PS2" I R 8600 5050 50 
F37 "~DATCK_68K" I R 8600 4650 50 
F38 "~HALT" I L 7250 5250 50 
F39 "~CPU_RESET" I L 7250 5350 50 
F40 "~EXT_BERR" I R 8600 4350 50 
F41 "~DTACK" O L 7250 3750 50 
F42 "~DATCK_EXT" I R 8600 4250 50 
F43 "~EXT_VPA" I R 8600 4450 50 
F44 "~RD~WR" O L 7250 3250 50 
$EndSheet
Wire Wire Line
	4650 3000 4750 3000
Wire Wire Line
	4650 3500 5200 3500
Wire Wire Line
	4650 3700 5400 3700
Wire Wire Line
	5400 3700 5400 3350
Wire Bus Line
	4650 3250 5100 3250
Wire Wire Line
	4750 2750 4750 3000
Wire Wire Line
	4850 3100 4850 2850
Wire Wire Line
	4850 3100 4650 3100
Wire Wire Line
	8950 2350 8950 2850
Wire Wire Line
	8950 2850 8600 2850
Wire Wire Line
	9050 2250 9050 2750
Wire Wire Line
	9050 2750 8600 2750
Wire Wire Line
	4750 2750 7100 2750
Wire Wire Line
	4850 2850 7000 2850
Wire Wire Line
	6100 4700 6100 4100
Wire Wire Line
	4650 4700 6100 4700
Wire Bus Line
	6000 4400 6000 4000
Wire Bus Line
	4650 4400 6000 4400
Wire Bus Line
	5900 4300 5900 3900
Wire Bus Line
	4650 4300 5900 4300
Wire Wire Line
	5800 4100 5800 3750
Wire Wire Line
	4650 4100 5800 4100
Wire Wire Line
	5700 4000 5700 3650
Wire Wire Line
	4650 4000 5700 4000
Wire Wire Line
	5600 3900 5600 3550
Wire Wire Line
	4650 3900 5600 3900
Wire Wire Line
	5500 3800 5500 3450
Wire Wire Line
	4650 3800 5500 3800
Wire Wire Line
	7250 4100 6100 4100
Wire Bus Line
	7250 4000 6000 4000
Wire Bus Line
	7250 3900 5900 3900
Wire Wire Line
	7250 3750 5800 3750
Wire Wire Line
	7250 3650 5700 3650
Wire Wire Line
	7250 3550 5600 3550
Wire Wire Line
	7250 3450 5500 3450
Wire Wire Line
	7250 3350 6800 3350
Wire Wire Line
	5200 3150 5200 3500
Wire Wire Line
	5200 3150 7250 3150
Wire Wire Line
	7250 3250 6900 3250
Wire Wire Line
	5300 3250 5300 3600
Wire Wire Line
	5300 3600 4650 3600
Wire Wire Line
	3350 2250 3350 5700
Wire Wire Line
	3350 2250 9050 2250
Wire Wire Line
	3200 5800 3200 2350
Wire Wire Line
	3200 2350 8950 2350
Wire Bus Line
	5100 3000 5100 3250
Wire Bus Line
	5100 3000 7250 3000
$Sheet
S 10000 2850 950  1550
U 605A000A
F0 "Peripherals" 50
F1 "peripherals.sch" 50
F2 "~INT_PS2" O L 10000 4150 50 
F3 "RD~WR" I R 10950 3400 50 
F4 "~RD~WR" I R 10950 3500 50 
F5 "~CS_KBD" I L 10000 3150 50 
F6 "~RESET" I R 10950 3150 50 
F7 "~DTACK_68K" O L 10000 3750 50 
F8 "CLK10" I R 10950 3050 50 
F9 "~CS_PIT" I L 10000 3050 50 
F10 "~INT_PIT" O L 10000 4250 50 
F11 "~CS_DUART" I L 10000 3250 50 
F12 "~INT_DUART" O L 10000 4050 50 
F13 "A[1..23]" I R 10950 4050 50 
F14 "D[0..15]" B R 10950 4150 50 
$EndSheet
Wire Wire Line
	8600 2950 9450 2950
Wire Wire Line
	9450 2950 9450 3050
Wire Wire Line
	9450 3050 10000 3050
Wire Wire Line
	8600 3250 10000 3250
Wire Wire Line
	10000 3150 9350 3150
Wire Wire Line
	9350 3150 9350 3050
Wire Wire Line
	9350 3050 8600 3050
Wire Wire Line
	8600 4650 9450 4650
Wire Wire Line
	9450 4650 9450 3750
Wire Wire Line
	9450 3750 10000 3750
Wire Wire Line
	9550 4950 8600 4950
Wire Wire Line
	10000 4050 9550 4050
Wire Wire Line
	9550 4050 9550 4950
Wire Wire Line
	10000 4150 9650 4150
Wire Wire Line
	9650 4150 9650 5050
Wire Wire Line
	9650 5050 8600 5050
Wire Wire Line
	10000 4250 9750 4250
Wire Wire Line
	9750 4250 9750 5150
Wire Wire Line
	9750 5150 8600 5150
Wire Bus Line
	4650 3350 5000 3350
Wire Bus Line
	5000 3350 5000 2150
Wire Bus Line
	5000 2150 11100 2150
Wire Bus Line
	11100 2150 11100 4150
Wire Bus Line
	11100 4150 10950 4150
Wire Bus Line
	5100 3000 5100 2050
Wire Bus Line
	5100 2050 11200 2050
Wire Bus Line
	11200 2050 11200 4050
Wire Bus Line
	11200 4050 10950 4050
Connection ~ 5100 3000
Wire Wire Line
	7100 2750 7100 1950
Wire Wire Line
	7100 1950 11300 1950
Wire Wire Line
	11300 1950 11300 3050
Wire Wire Line
	11300 3050 10950 3050
Connection ~ 7100 2750
Wire Wire Line
	7100 2750 7250 2750
Wire Wire Line
	7000 2850 7000 1850
Wire Wire Line
	7000 1850 11400 1850
Wire Wire Line
	11400 1850 11400 3150
Wire Wire Line
	11400 3150 10950 3150
Connection ~ 7000 2850
Wire Wire Line
	7000 2850 7250 2850
Wire Wire Line
	6900 3250 6900 1750
Wire Wire Line
	6900 1750 11500 1750
Wire Wire Line
	11500 1750 11500 3500
Wire Wire Line
	11500 3500 10950 3500
Connection ~ 6900 3250
Wire Wire Line
	6900 3250 5300 3250
Wire Wire Line
	6800 3350 6800 1650
Wire Wire Line
	6800 1650 11600 1650
Wire Wire Line
	11600 1650 11600 3400
Wire Wire Line
	11600 3400 10950 3400
Connection ~ 6800 3350
Wire Wire Line
	6800 3350 5400 3350
Wire Wire Line
	5550 5800 5550 4950
Wire Wire Line
	4650 4950 5550 4950
Wire Wire Line
	3200 5800 5550 5800
Wire Wire Line
	5450 5050 5450 5700
Wire Wire Line
	3350 5700 5450 5700
Wire Wire Line
	4650 5050 5450 5050
Wire Bus Line
	5000 3350 5000 6400
Wire Bus Line
	5000 6400 4650 6400
Connection ~ 5000 3350
Wire Bus Line
	5100 3250 5100 6300
Wire Bus Line
	5100 6300 4650 6300
Connection ~ 5100 3250
Wire Wire Line
	7250 4350 6200 4350
Wire Wire Line
	6200 4350 6200 6600
Wire Wire Line
	6200 6600 4650 6600
Wire Wire Line
	4650 6700 6300 6700
Wire Wire Line
	6300 6700 6300 4450
Wire Wire Line
	6300 4450 7250 4450
Wire Wire Line
	7250 4550 6400 4550
Wire Wire Line
	6400 4550 6400 6800
Wire Wire Line
	6400 6800 4650 6800
Wire Wire Line
	4650 6900 6500 6900
Wire Wire Line
	6500 6900 6500 4650
Wire Wire Line
	6500 4650 7250 4650
Wire Wire Line
	6600 7000 6600 4750
Wire Wire Line
	6600 4750 7250 4750
Wire Wire Line
	4650 7000 6600 7000
Wire Wire Line
	6700 7100 6700 4850
Wire Wire Line
	6700 4850 7250 4850
Wire Wire Line
	4650 7100 6700 7100
Wire Wire Line
	4650 5350 7250 5350
Wire Wire Line
	4650 5250 7250 5250
$Sheet
S 10000 6000 950  1000
U 6090D430
F0 "IDE Interface" 50
F1 "ide.sch" 50
$EndSheet
$Sheet
S 7250 6000 1350 1000
U 6090D49E
F0 "Real Time Clock" 50
F1 "rtc.sch" 50
$EndSheet
$Sheet
S 3550 6150 1100 1150
U 605A6307
F0 "DRAM Interface" 50
F1 "dram.sch" 50
F2 "D[0..15]" B R 4650 6400 50 
F3 "A[1..23]" I R 4650 6300 50 
F4 "~CAS0" I R 4650 6600 50 
F5 "~CAS1" I R 4650 6700 50 
F6 "~RAS0" I R 4650 6800 50 
F7 "~RAS1" I R 4650 6900 50 
F8 "~DRAM_WE" I R 4650 7000 50 
F9 "DRAM_MUX" I R 4650 7100 50 
$EndSheet
$EndSCHEMATC
