Classic Timing Analyzer report for zljsq_pc
Wed Jan 03 21:47:17 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.314 ns                                       ; LD       ; count[7] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.522 ns                                       ; count[7] ; o[7]     ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.842 ns                                      ; i[5]     ; count[5] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[7] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T100A8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2] ; count[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.194 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2] ; count[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.194 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2] ; count[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.194 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2] ; count[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3] ; count[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3] ; count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3] ; count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4] ; count[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4] ; count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4] ; count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2] ; count[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6] ; count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5] ; count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3] ; count[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5] ; count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2] ; count[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7] ; count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6] ; count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3] ; count[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5] ; count[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4] ; count[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.112 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+-------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To       ; To Clock ;
+-------+--------------+------------+-------+----------+----------+
; N/A   ; None         ; 7.314 ns   ; LD    ; count[5] ; CLK      ;
; N/A   ; None         ; 7.314 ns   ; LD    ; count[6] ; CLK      ;
; N/A   ; None         ; 7.314 ns   ; LD    ; count[7] ; CLK      ;
; N/A   ; None         ; 7.101 ns   ; LD    ; count[4] ; CLK      ;
; N/A   ; None         ; 7.045 ns   ; IN_PC ; count[5] ; CLK      ;
; N/A   ; None         ; 7.045 ns   ; IN_PC ; count[6] ; CLK      ;
; N/A   ; None         ; 7.045 ns   ; IN_PC ; count[7] ; CLK      ;
; N/A   ; None         ; 7.021 ns   ; LD    ; count[3] ; CLK      ;
; N/A   ; None         ; 6.941 ns   ; LD    ; count[2] ; CLK      ;
; N/A   ; None         ; 6.861 ns   ; LD    ; count[1] ; CLK      ;
; N/A   ; None         ; 6.832 ns   ; IN_PC ; count[4] ; CLK      ;
; N/A   ; None         ; 6.752 ns   ; IN_PC ; count[3] ; CLK      ;
; N/A   ; None         ; 6.746 ns   ; LD    ; count[0] ; CLK      ;
; N/A   ; None         ; 6.672 ns   ; IN_PC ; count[2] ; CLK      ;
; N/A   ; None         ; 6.592 ns   ; IN_PC ; count[1] ; CLK      ;
; N/A   ; None         ; 6.478 ns   ; IN_PC ; count[0] ; CLK      ;
; N/A   ; None         ; 5.322 ns   ; i[6]  ; count[6] ; CLK      ;
; N/A   ; None         ; 5.007 ns   ; i[1]  ; count[1] ; CLK      ;
; N/A   ; None         ; 4.564 ns   ; i[4]  ; count[4] ; CLK      ;
; N/A   ; None         ; 4.535 ns   ; i[0]  ; count[0] ; CLK      ;
; N/A   ; None         ; 4.263 ns   ; i[2]  ; count[2] ; CLK      ;
; N/A   ; None         ; 3.956 ns   ; i[3]  ; count[3] ; CLK      ;
; N/A   ; None         ; 3.895 ns   ; i[7]  ; count[7] ; CLK      ;
; N/A   ; None         ; 3.894 ns   ; i[5]  ; count[5] ; CLK      ;
+-------+--------------+------------+-------+----------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 8.522 ns   ; count[7] ; o[7] ; CLK        ;
; N/A   ; None         ; 8.193 ns   ; count[0] ; o[0] ; CLK        ;
; N/A   ; None         ; 8.184 ns   ; count[5] ; o[5] ; CLK        ;
; N/A   ; None         ; 7.314 ns   ; count[3] ; o[3] ; CLK        ;
; N/A   ; None         ; 7.294 ns   ; count[1] ; o[1] ; CLK        ;
; N/A   ; None         ; 6.886 ns   ; count[2] ; o[2] ; CLK        ;
; N/A   ; None         ; 6.883 ns   ; count[6] ; o[6] ; CLK        ;
; N/A   ; None         ; 6.712 ns   ; count[4] ; o[4] ; CLK        ;
+-------+--------------+------------+----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+-------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To       ; To Clock ;
+---------------+-------------+-----------+-------+----------+----------+
; N/A           ; None        ; -3.842 ns ; i[5]  ; count[5] ; CLK      ;
; N/A           ; None        ; -3.843 ns ; i[7]  ; count[7] ; CLK      ;
; N/A           ; None        ; -3.904 ns ; i[3]  ; count[3] ; CLK      ;
; N/A           ; None        ; -4.211 ns ; i[2]  ; count[2] ; CLK      ;
; N/A           ; None        ; -4.483 ns ; i[0]  ; count[0] ; CLK      ;
; N/A           ; None        ; -4.512 ns ; i[4]  ; count[4] ; CLK      ;
; N/A           ; None        ; -4.955 ns ; i[1]  ; count[1] ; CLK      ;
; N/A           ; None        ; -5.270 ns ; i[6]  ; count[6] ; CLK      ;
; N/A           ; None        ; -5.916 ns ; IN_PC ; count[0] ; CLK      ;
; N/A           ; None        ; -6.185 ns ; LD    ; count[0] ; CLK      ;
; N/A           ; None        ; -6.426 ns ; IN_PC ; count[1] ; CLK      ;
; N/A           ; None        ; -6.426 ns ; IN_PC ; count[2] ; CLK      ;
; N/A           ; None        ; -6.426 ns ; IN_PC ; count[3] ; CLK      ;
; N/A           ; None        ; -6.426 ns ; IN_PC ; count[4] ; CLK      ;
; N/A           ; None        ; -6.426 ns ; IN_PC ; count[5] ; CLK      ;
; N/A           ; None        ; -6.426 ns ; IN_PC ; count[6] ; CLK      ;
; N/A           ; None        ; -6.426 ns ; IN_PC ; count[7] ; CLK      ;
; N/A           ; None        ; -6.694 ns ; LD    ; count[1] ; CLK      ;
; N/A           ; None        ; -6.694 ns ; LD    ; count[2] ; CLK      ;
; N/A           ; None        ; -6.694 ns ; LD    ; count[3] ; CLK      ;
; N/A           ; None        ; -6.694 ns ; LD    ; count[4] ; CLK      ;
; N/A           ; None        ; -6.694 ns ; LD    ; count[5] ; CLK      ;
; N/A           ; None        ; -6.694 ns ; LD    ; count[6] ; CLK      ;
; N/A           ; None        ; -6.694 ns ; LD    ; count[7] ; CLK      ;
+---------------+-------------+-----------+-------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 03 21:47:17 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zljsq_pc -c zljsq_pc --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 275.03 MHz between source register "count[1]" and destination register "count[5]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.266 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N1; Fanout = 4; REG Node = 'count[1]'
            Info: 2: + IC(0.529 ns) + CELL(0.564 ns) = 1.093 ns; Loc. = LC_X7_Y13_N1; Fanout = 2; COMB Node = 'count[1]~19'
            Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.171 ns; Loc. = LC_X7_Y13_N2; Fanout = 2; COMB Node = 'count[2]~21'
            Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.249 ns; Loc. = LC_X7_Y13_N3; Fanout = 2; COMB Node = 'count[3]~23'
            Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.427 ns; Loc. = LC_X7_Y13_N4; Fanout = 3; COMB Node = 'count[4]~25'
            Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.266 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count[5]'
            Info: Total cell delay = 1.737 ns ( 76.65 % )
            Info: Total interconnect delay = 0.529 ns ( 23.35 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count[5]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N1; Fanout = 4; REG Node = 'count[1]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "count[5]" (data pin = "LD", clock pin = "CLK") is 7.314 ns
    Info: + Longest pin to register delay is 10.045 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_87; Fanout = 2; PIN Node = 'LD'
        Info: 2: + IC(5.876 ns) + CELL(0.442 ns) = 7.793 ns; Loc. = LC_X7_Y13_N9; Fanout = 3; COMB Node = 'process_0~1'
        Info: 3: + IC(0.437 ns) + CELL(0.564 ns) = 8.794 ns; Loc. = LC_X7_Y13_N0; Fanout = 2; COMB Node = 'count[0]~17'
        Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 8.872 ns; Loc. = LC_X7_Y13_N1; Fanout = 2; COMB Node = 'count[1]~19'
        Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 8.950 ns; Loc. = LC_X7_Y13_N2; Fanout = 2; COMB Node = 'count[2]~21'
        Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 9.028 ns; Loc. = LC_X7_Y13_N3; Fanout = 2; COMB Node = 'count[3]~23'
        Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 9.206 ns; Loc. = LC_X7_Y13_N4; Fanout = 3; COMB Node = 'count[4]~25'
        Info: 8: + IC(0.000 ns) + CELL(0.839 ns) = 10.045 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count[5]'
        Info: Total cell delay = 3.732 ns ( 37.15 % )
        Info: Total interconnect delay = 6.313 ns ( 62.85 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count[5]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
Info: tco from clock "CLK" to destination pin "o[7]" through register "count[7]" is 8.522 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N7; Fanout = 2; REG Node = 'count[7]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.530 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N7; Fanout = 2; REG Node = 'count[7]'
        Info: 2: + IC(3.406 ns) + CELL(2.124 ns) = 5.530 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'o[7]'
        Info: Total cell delay = 2.124 ns ( 38.41 % )
        Info: Total interconnect delay = 3.406 ns ( 61.59 % )
Info: th for register "count[5]" (data pin = "i[5]", clock pin = "CLK") is -3.842 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count[5]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.625 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_91; Fanout = 1; PIN Node = 'i[5]'
        Info: 2: + IC(5.035 ns) + CELL(0.115 ns) = 6.625 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count[5]'
        Info: Total cell delay = 1.590 ns ( 24.00 % )
        Info: Total interconnect delay = 5.035 ns ( 76.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Wed Jan 03 21:47:17 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


