{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761039550614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761039550614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 12:39:10 2025 " "Processing started: Tue Oct 21 12:39:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761039550614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761039550614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Netlist_test -c Netlist_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Netlist_test -c Netlist_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761039550614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761039550915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761039550915 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(75) " "Verilog HDL warning at memory_controller.v(75): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557754 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(233) " "Verilog HDL warning at memory_controller.v(233): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(234) " "Verilog HDL warning at memory_controller.v(234): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(240) " "Verilog HDL warning at memory_controller.v(240): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(241) " "Verilog HDL warning at memory_controller.v(241): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(256) " "Verilog HDL warning at memory_controller.v(256): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(257) " "Verilog HDL warning at memory_controller.v(257): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(259) " "Verilog HDL warning at memory_controller.v(259): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 259 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(273) " "Verilog HDL warning at memory_controller.v(273): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 273 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(274) " "Verilog HDL warning at memory_controller.v(274): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 274 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(288) " "Verilog HDL warning at memory_controller.v(288): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 288 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(289) " "Verilog HDL warning at memory_controller.v(289): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(350) " "Verilog HDL warning at memory_controller.v(350): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 350 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.v(367) " "Verilog HDL warning at memory_controller.v(367): extended using \"x\" or \"z\"" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 367 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_HOLD init_hold memory_controller.v(41) " "Verilog HDL Declaration information at memory_controller.v(41): object \"INIT_HOLD\" differs only in case from object \"init_hold\" in the same scope" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REFR auto_refr memory_controller.v(45) " "Verilog HDL Declaration information at memory_controller.v(45): object \"AUTO_REFR\" differs only in case from object \"auto_refr\" in the same scope" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MRS mrs memory_controller.v(46) " "Verilog HDL Declaration information at memory_controller.v(46): object \"MRS\" differs only in case from object \"mrs\" in the same scope" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACTIVE active memory_controller.v(47) " "Verilog HDL Declaration information at memory_controller.v(47): object \"ACTIVE\" differs only in case from object \"active\" in the same scope" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read memory_controller.v(48) " "Verilog HDL Declaration information at memory_controller.v(48): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write memory_controller.v(49) " "Verilog HDL Declaration information at memory_controller.v(49): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761039557756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_controller " "Found entity 1: memory_controller" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761039557763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761039557763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_controller " "Elaborating entity \"memory_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761039557798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 memory_controller.v(89) " "Verilog HDL assignment warning at memory_controller.v(89): truncated value with size 32 to match size of target (13)" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761039557809 "|memory_controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CKE VCC " "Pin \"CKE\" is stuck at VCC" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761039558322 "|memory_controller|CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "src/memory_controller.v" "" { Text "D:/SV projects/SDRAM controller/src/memory_controller.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761039558322 "|memory_controller|CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761039558322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761039558392 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761039558587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SV projects/SDRAM controller/Netlist_test.map.smsg " "Generated suppressed messages file D:/SV projects/SDRAM controller/Netlist_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761039558647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761039558771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761039558771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761039558851 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761039558851 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1761039558851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761039558851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761039558851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761039558865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 12:39:18 2025 " "Processing ended: Tue Oct 21 12:39:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761039558865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761039558865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761039558865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761039558865 ""}
