

================================================================
== Vivado HLS Report for 'canny_hysterisis'
================================================================
* Date:           Fri Jul 06 13:00:22 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.37|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1053697|  1053697|  1053697|  1053697|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1053696|  1053696|      1029|          -|          -|  1024|    no    |
        | + Loop 1.1  |     1027|     1027|         5|          1|          1|  1024|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: Win_val_0_1 [1/1] 0.00ns
:0  %Win_val_0_1 = alloca i8

ST_1: Win_val_0_1_2 [1/1] 0.00ns
:1  %Win_val_0_1_2 = alloca i8

ST_1: Win_val_1_1 [1/1] 0.00ns
:2  %Win_val_1_1 = alloca i8

ST_1: Win_val_1_1_2 [1/1] 0.00ns
:3  %Win_val_1_1_2 = alloca i8

ST_1: Win_val_2_1 [1/1] 0.00ns
:4  %Win_val_2_1 = alloca i8

ST_1: Win_val_2_1_2 [1/1] 0.00ns
:5  %Win_val_2_1_2 = alloca i8

ST_1: stg_14 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %hysterisis_Image_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i8* %supressed_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: Buffer_val_0 [1/1] 2.71ns
:8  %Buffer_val_0 = alloca [1024 x i8], align 1

ST_1: Buffer_val_1 [1/1] 2.71ns
:9  %Buffer_val_1 = alloca [1024 x i8], align 1

ST_1: rbegin_i2 [1/1] 0.00ns
:10  %rbegin_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_2_MC_1) nounwind

ST_1: rend_i263 [1/1] 0.00ns
:11  %rend_i263 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_2_MC_1, i32 %rbegin_i2) nounwind

ST_1: stg_20 [1/1] 1.57ns
:12  br label %.loopexit


 <State 2>: 3.48ns
ST_2: p_s [1/1] 0.00ns
.loopexit:0  %p_s = phi i11 [ 0, %0 ], [ %i_V, %.preheader ]

ST_2: exitcond2 [1/1] 2.11ns
.loopexit:1  %exitcond2 = icmp eq i11 %p_s, -1024

ST_2: stg_23 [1/1] 0.00ns
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_2: i_V [1/1] 1.84ns
.loopexit:3  %i_V = add i11 %p_s, 1

ST_2: stg_25 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond2, label %2, label %.preheader.preheader

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:0  %tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_s, i32 1, i32 10)

ST_2: icmp [1/1] 2.07ns
.preheader.preheader:1  %icmp = icmp eq i10 %tmp, 0

ST_2: notlhs [1/1] 2.11ns
.preheader.preheader:2  %notlhs = icmp ne i11 %p_s, 0

ST_2: tmp_s [1/1] 2.11ns
.preheader.preheader:3  %tmp_s = icmp ult i11 %p_s, 1023

ST_2: stg_30 [1/1] 1.57ns
.preheader.preheader:4  br label %.preheader

ST_2: stg_31 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.48ns
ST_3: p_2 [1/1] 0.00ns
.preheader:0  %p_2 = phi i11 [ 0, %.preheader.preheader ], [ %j_V, %._crit_edge261 ]

ST_3: exitcond [1/1] 2.11ns
.preheader:1  %exitcond = icmp eq i11 %p_2, -1024

ST_3: stg_34 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_3: j_V [1/1] 1.84ns
.preheader:3  %j_V = add i11 %p_2, 1

ST_3: stg_36 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %._crit_edge_ifconv

ST_3: tmp_20 [1/1] 0.00ns
._crit_edge_ifconv:12  %tmp_20 = zext i11 %p_2 to i64

ST_3: Buffer_val_1_addr [1/1] 0.00ns
._crit_edge_ifconv:13  %Buffer_val_1_addr = getelementptr [1024 x i8]* %Buffer_val_1, i64 0, i64 %tmp_20

ST_3: temp2 [2/2] 2.71ns
._crit_edge_ifconv:14  %temp2 = load i8* %Buffer_val_1_addr, align 1

ST_3: Buffer_val_0_addr [1/1] 0.00ns
._crit_edge_ifconv:15  %Buffer_val_0_addr = getelementptr [1024 x i8]* %Buffer_val_0, i64 0, i64 %tmp_20

ST_3: temp1 [2/2] 2.71ns
._crit_edge_ifconv:16  %temp1 = load i8* %Buffer_val_0_addr, align 1

ST_3: tmp_37 [1/1] 0.00ns
._crit_edge_ifconv:19  %tmp_37 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_2, i32 1, i32 10)

ST_3: icmp2 [1/1] 2.07ns
._crit_edge_ifconv:20  %icmp2 = icmp eq i10 %tmp_37, 0

ST_3: notrhs [1/1] 2.11ns
._crit_edge_ifconv:44  %notrhs = icmp ne i11 %p_2, 0

ST_3: tmp_32 [1/1] 2.11ns
._crit_edge_ifconv:45  %tmp_32 = icmp ult i11 %p_2, 1023

ST_3: tmp9 [1/1] 1.37ns
._crit_edge_ifconv:46  %tmp9 = and i1 %notrhs, %notlhs

ST_3: tmp10 [1/1] 1.37ns
._crit_edge_ifconv:47  %tmp10 = and i1 %tmp_s, %tmp_32


 <State 4>: 4.37ns
ST_4: Win_val_0_1_load [1/1] 0.00ns
._crit_edge_ifconv:0  %Win_val_0_1_load = load i8* %Win_val_0_1

ST_4: Win_val_0_1_2_load [1/1] 0.00ns
._crit_edge_ifconv:1  %Win_val_0_1_2_load = load i8* %Win_val_0_1_2

ST_4: Win_val_1_1_load [1/1] 0.00ns
._crit_edge_ifconv:2  %Win_val_1_1_load = load i8* %Win_val_1_1

ST_4: Win_val_1_1_2_load [1/1] 0.00ns
._crit_edge_ifconv:3  %Win_val_1_1_2_load = load i8* %Win_val_1_1_2

ST_4: Win_val_2_1_load [1/1] 0.00ns
._crit_edge_ifconv:4  %Win_val_2_1_load = load i8* %Win_val_2_1

ST_4: Win_val_2_1_2_load [1/1] 0.00ns
._crit_edge_ifconv:5  %Win_val_2_1_2_load = load i8* %Win_val_2_1_2

ST_4: tmp_19 [1/1] 0.00ns
._crit_edge_ifconv:8  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1866)

ST_4: stg_55 [1/1] 0.00ns
._crit_edge_ifconv:9  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_39 [1/1] 1.00ns
._crit_edge_ifconv:10  %tmp_39 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %supressed_data_stream_V)

ST_4: empty [1/1] 0.00ns
._crit_edge_ifconv:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1866, i32 %tmp_19)

ST_4: temp2 [1/2] 2.71ns
._crit_edge_ifconv:14  %temp2 = load i8* %Buffer_val_1_addr, align 1

ST_4: temp1 [1/2] 2.71ns
._crit_edge_ifconv:16  %temp1 = load i8* %Buffer_val_0_addr, align 1

ST_4: stg_60 [1/1] 2.71ns
._crit_edge_ifconv:18  store i8 %tmp_39, i8* %Buffer_val_0_addr, align 1

ST_4: tmp_21 [1/1] 2.00ns
._crit_edge_ifconv:21  %tmp_21 = icmp ult i8 %Win_val_1_1_load, -96

ST_4: tmp1 [1/1] 1.37ns
._crit_edge_ifconv:22  %tmp1 = or i1 %icmp2, %tmp_21

ST_4: tmp_22 [1/1] 2.00ns
._crit_edge_ifconv:24  %tmp_22 = icmp ugt i8 %Win_val_1_1_load, -36

ST_4: tmp_23 [1/1] 2.00ns
._crit_edge_ifconv:25  %tmp_23 = icmp ugt i8 %tmp_39, -36

ST_4: tmp_24 [1/1] 2.00ns
._crit_edge_ifconv:26  %tmp_24 = icmp ugt i8 %Win_val_0_1_load, -36

ST_4: tmp_25 [1/1] 2.00ns
._crit_edge_ifconv:27  %tmp_25 = icmp ugt i8 %Win_val_0_1_2_load, -36

ST_4: tmp_27 [1/1] 2.00ns
._crit_edge_ifconv:29  %tmp_27 = icmp ugt i8 %Win_val_1_1_2_load, -36

ST_4: tmp_29 [1/1] 2.00ns
._crit_edge_ifconv:31  %tmp_29 = icmp ugt i8 %Win_val_2_1_load, -36

ST_4: tmp_30 [1/1] 2.00ns
._crit_edge_ifconv:32  %tmp_30 = icmp ugt i8 %Win_val_2_1_2_load, -36

ST_4: tmp3 [1/1] 1.37ns
._crit_edge_ifconv:33  %tmp3 = or i1 %tmp_22, %tmp_23

ST_4: tmp4 [1/1] 1.37ns
._crit_edge_ifconv:34  %tmp4 = or i1 %tmp_24, %tmp_25

ST_4: tmp8 [1/1] 1.37ns
._crit_edge_ifconv:37  %tmp8 = or i1 %tmp_29, %tmp_30

ST_4: or_cond6 [1/1] 1.37ns
._crit_edge_ifconv:48  %or_cond6 = and i1 %tmp10, %tmp9

ST_4: stg_74 [1/1] 0.00ns
._crit_edge_ifconv:49  br i1 %or_cond6, label %1, label %._crit_edge261

ST_4: Win_val_0_1_load_2 [1/1] 0.00ns
._crit_edge261:0  %Win_val_0_1_load_2 = load i8* %Win_val_0_1

ST_4: Win_val_1_1_load_2 [1/1] 0.00ns
._crit_edge261:1  %Win_val_1_1_load_2 = load i8* %Win_val_1_1

ST_4: Win_val_2_1_load_2 [1/1] 0.00ns
._crit_edge261:2  %Win_val_2_1_load_2 = load i8* %Win_val_2_1

ST_4: stg_78 [1/1] 0.00ns
._crit_edge261:4  store i8 %Win_val_2_1_load_2, i8* %Win_val_2_1_2

ST_4: stg_79 [1/1] 0.00ns
._crit_edge261:5  store i8 %temp2, i8* %Win_val_2_1

ST_4: stg_80 [1/1] 0.00ns
._crit_edge261:6  store i8 %Win_val_1_1_load_2, i8* %Win_val_1_1_2

ST_4: stg_81 [1/1] 0.00ns
._crit_edge261:7  store i8 %temp1, i8* %Win_val_1_1

ST_4: stg_82 [1/1] 0.00ns
._crit_edge261:8  store i8 %Win_val_0_1_load_2, i8* %Win_val_0_1_2

ST_4: stg_83 [1/1] 0.00ns
._crit_edge261:9  store i8 %tmp_39, i8* %Win_val_0_1


 <State 5>: 3.37ns
ST_5: stg_84 [1/1] 2.71ns
._crit_edge_ifconv:17  store i8 %temp1, i8* %Buffer_val_1_addr, align 1

ST_5: or_cond8 [1/1] 1.37ns
._crit_edge_ifconv:23  %or_cond8 = or i1 %tmp1, %icmp

ST_5: tmp_26 [1/1] 2.00ns
._crit_edge_ifconv:28  %tmp_26 = icmp ugt i8 %temp1, -36

ST_5: tmp_28 [1/1] 2.00ns
._crit_edge_ifconv:30  %tmp_28 = icmp ugt i8 %temp2, -36

ST_5: tmp2 [1/1] 1.37ns
._crit_edge_ifconv:35  %tmp2 = or i1 %tmp4, %tmp3

ST_5: tmp6 [1/1] 1.37ns
._crit_edge_ifconv:36  %tmp6 = or i1 %tmp_26, %tmp_27

ST_5: tmp7 [1/1] 1.37ns
._crit_edge_ifconv:38  %tmp7 = or i1 %tmp8, %tmp_28


 <State 6>: 4.11ns
ST_6: tmp5 [1/1] 1.37ns
._crit_edge_ifconv:39  %tmp5 = or i1 %tmp7, %tmp6

ST_6: or_cond [1/1] 1.37ns
._crit_edge_ifconv:40  %or_cond = or i1 %tmp5, %tmp2

ST_6: not_or_cond8 [1/1] 1.37ns
._crit_edge_ifconv:41  %not_or_cond8 = xor i1 %or_cond8, true

ST_6: tmp_31 [1/1] 1.37ns
._crit_edge_ifconv:42  %tmp_31 = and i1 %or_cond, %not_or_cond8


 <State 7>: 2.37ns
ST_7: tmp_18 [1/1] 0.00ns
._crit_edge_ifconv:6  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1808)

ST_7: stg_96 [1/1] 0.00ns
._crit_edge_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: tmp_38 [1/1] 1.37ns
._crit_edge_ifconv:43  %tmp_38 = select i1 %tmp_31, i8 -1, i8 0

ST_7: tmp_33 [1/1] 0.00ns
:0  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1853)

ST_7: stg_99 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_100 [1/1] 1.00ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %hysterisis_Image_data_stream_V, i8 %tmp_38)

ST_7: empty_16 [1/1] 0.00ns
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1853, i32 %tmp_33)

ST_7: stg_102 [1/1] 0.00ns
:4  br label %._crit_edge261

ST_7: empty_17 [1/1] 0.00ns
._crit_edge261:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1808, i32 %tmp_18)

ST_7: stg_104 [1/1] 0.00ns
._crit_edge261:10  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ supressed_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xccd8756f80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hysterisis_Image_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xccd8758570; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Win_val_0_1        (alloca           ) [ 00111111]
Win_val_0_1_2      (alloca           ) [ 00111111]
Win_val_1_1        (alloca           ) [ 00111111]
Win_val_1_1_2      (alloca           ) [ 00111111]
Win_val_2_1        (alloca           ) [ 00111111]
Win_val_2_1_2      (alloca           ) [ 00111111]
stg_14             (specinterface    ) [ 00000000]
stg_15             (specinterface    ) [ 00000000]
Buffer_val_0       (alloca           ) [ 00111111]
Buffer_val_1       (alloca           ) [ 00111111]
rbegin_i2          (specregionbegin  ) [ 00000000]
rend_i263          (specregionend    ) [ 00000000]
stg_20             (br               ) [ 01111111]
p_s                (phi              ) [ 00100000]
exitcond2          (icmp             ) [ 00111111]
stg_23             (speclooptripcount) [ 00000000]
i_V                (add              ) [ 01111111]
stg_25             (br               ) [ 00000000]
tmp                (partselect       ) [ 00000000]
icmp               (icmp             ) [ 00011111]
notlhs             (icmp             ) [ 00011111]
tmp_s              (icmp             ) [ 00011111]
stg_30             (br               ) [ 00111111]
stg_31             (ret              ) [ 00000000]
p_2                (phi              ) [ 00010000]
exitcond           (icmp             ) [ 00111111]
stg_34             (speclooptripcount) [ 00000000]
j_V                (add              ) [ 00111111]
stg_36             (br               ) [ 01111111]
tmp_20             (zext             ) [ 00000000]
Buffer_val_1_addr  (getelementptr    ) [ 00011100]
Buffer_val_0_addr  (getelementptr    ) [ 00011000]
tmp_37             (partselect       ) [ 00000000]
icmp2              (icmp             ) [ 00011000]
notrhs             (icmp             ) [ 00000000]
tmp_32             (icmp             ) [ 00000000]
tmp9               (and              ) [ 00011000]
tmp10              (and              ) [ 00011000]
Win_val_0_1_load   (load             ) [ 00000000]
Win_val_0_1_2_load (load             ) [ 00000000]
Win_val_1_1_load   (load             ) [ 00000000]
Win_val_1_1_2_load (load             ) [ 00000000]
Win_val_2_1_load   (load             ) [ 00000000]
Win_val_2_1_2_load (load             ) [ 00000000]
tmp_19             (specregionbegin  ) [ 00000000]
stg_55             (specprotocol     ) [ 00000000]
tmp_39             (read             ) [ 00000000]
empty              (specregionend    ) [ 00000000]
temp2              (load             ) [ 00010100]
temp1              (load             ) [ 00010100]
stg_60             (store            ) [ 00000000]
tmp_21             (icmp             ) [ 00000000]
tmp1               (or               ) [ 00010100]
tmp_22             (icmp             ) [ 00000000]
tmp_23             (icmp             ) [ 00000000]
tmp_24             (icmp             ) [ 00000000]
tmp_25             (icmp             ) [ 00000000]
tmp_27             (icmp             ) [ 00010100]
tmp_29             (icmp             ) [ 00000000]
tmp_30             (icmp             ) [ 00000000]
tmp3               (or               ) [ 00010100]
tmp4               (or               ) [ 00010100]
tmp8               (or               ) [ 00010100]
or_cond6           (and              ) [ 00010111]
stg_74             (br               ) [ 00000000]
Win_val_0_1_load_2 (load             ) [ 00000000]
Win_val_1_1_load_2 (load             ) [ 00000000]
Win_val_2_1_load_2 (load             ) [ 00000000]
stg_78             (store            ) [ 00000000]
stg_79             (store            ) [ 00000000]
stg_80             (store            ) [ 00000000]
stg_81             (store            ) [ 00000000]
stg_82             (store            ) [ 00000000]
stg_83             (store            ) [ 00000000]
stg_84             (store            ) [ 00000000]
or_cond8           (or               ) [ 00010010]
tmp_26             (icmp             ) [ 00000000]
tmp_28             (icmp             ) [ 00000000]
tmp2               (or               ) [ 00010010]
tmp6               (or               ) [ 00010010]
tmp7               (or               ) [ 00010010]
tmp5               (or               ) [ 00000000]
or_cond            (or               ) [ 00000000]
not_or_cond8       (xor              ) [ 00000000]
tmp_31             (and              ) [ 00010001]
tmp_18             (specregionbegin  ) [ 00000000]
stg_96             (specpipeline     ) [ 00000000]
tmp_38             (select           ) [ 00000000]
tmp_33             (specregionbegin  ) [ 00000000]
stg_99             (specprotocol     ) [ 00000000]
stg_100            (write            ) [ 00000000]
empty_16           (specregionend    ) [ 00000000]
stg_102            (br               ) [ 00000000]
empty_17           (specregionend    ) [ 00000000]
stg_104            (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="supressed_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="supressed_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hysterisis_Image_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hysterisis_Image_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffer_MD_2_MC_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1866"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1853"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="Win_val_0_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Win_val_0_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="Win_val_0_1_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Win_val_0_1_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="Win_val_1_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Win_val_1_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Win_val_1_1_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Win_val_1_1_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="Win_val_2_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Win_val_2_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Win_val_2_1_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Win_val_2_1_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Buffer_val_0_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Buffer_val_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="Buffer_val_1_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Buffer_val_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_39_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="stg_100_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_100/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="Buffer_val_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="11" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Buffer_val_1_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="3" bw="10" slack="2"/>
<pin id="140" dir="0" index="4" bw="8" slack="1"/>
<pin id="122" dir="1" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp2/3 stg_84/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Buffer_val_0_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="11" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Buffer_val_0_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="3" bw="10" slack="1"/>
<pin id="136" dir="0" index="4" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp1/3 stg_60/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="p_s_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="1"/>
<pin id="144" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_s_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="1"/>
<pin id="155" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="5" slack="0"/>
<pin id="181" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="notlhs_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exitcond_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_20_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_37_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="11" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="0" index="3" bw="5" slack="0"/>
<pin id="227" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="notrhs_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_32_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp9_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="1"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp9/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp10_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp10/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="Win_val_0_1_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="3"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Win_val_0_1_load/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="Win_val_0_1_2_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="3"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Win_val_0_1_2_load/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="Win_val_1_1_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="3"/>
<pin id="268" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Win_val_1_1_load/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="Win_val_1_1_2_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="3"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Win_val_1_1_2_load/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="Win_val_2_1_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="3"/>
<pin id="274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Win_val_2_1_load/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="Win_val_2_1_2_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="3"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Win_val_2_1_2_load/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_21_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_22_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_23_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_24_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_25_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_27_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_29_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_30_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp8_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="or_cond6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="1" slack="1"/>
<pin id="352" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond6/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="Win_val_0_1_load_2_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="3"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Win_val_0_1_load_2/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="Win_val_1_1_load_2_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="3"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Win_val_1_1_load_2/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="Win_val_2_1_load_2_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="3"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Win_val_2_1_load_2/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="stg_78_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="3"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_78/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="stg_79_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="3"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_79/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="stg_80_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="3"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_80/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="stg_81_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="3"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="stg_82_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="3"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_82/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="stg_83_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="3"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_83/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="or_cond8_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="1" slack="3"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond8/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_26_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_28_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="1"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="1"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp7_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp5_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="1" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_cond_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="1"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="not_or_cond8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_or_cond8/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_31_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_38_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="448" class="1005" name="Win_val_0_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="3"/>
<pin id="450" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Win_val_0_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="Win_val_0_1_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="3"/>
<pin id="457" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Win_val_0_1_2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="Win_val_1_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="3"/>
<pin id="463" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Win_val_1_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="Win_val_1_1_2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="3"/>
<pin id="470" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Win_val_1_1_2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="Win_val_2_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="3"/>
<pin id="476" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Win_val_2_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="Win_val_2_1_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="3"/>
<pin id="483" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Win_val_2_1_2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="exitcond2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="i_V_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="496" class="1005" name="icmp_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="3"/>
<pin id="498" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="501" class="1005" name="notlhs_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_s_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="511" class="1005" name="exitcond_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="515" class="1005" name="j_V_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="11" slack="0"/>
<pin id="517" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="520" class="1005" name="Buffer_val_1_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="1"/>
<pin id="522" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Buffer_val_1_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="Buffer_val_0_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="1"/>
<pin id="528" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Buffer_val_0_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="icmp2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp9_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp10_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="547" class="1005" name="temp2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="temp1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="1"/>
<pin id="554" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_27_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp3_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp4_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp8_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="583" class="1005" name="or_cond6_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="3"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond6 "/>
</bind>
</comp>

<comp id="587" class="1005" name="or_cond8_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond8 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp6_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp7_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_31_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="113" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="100" pin="2"/><net_sink comp="130" pin=4"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="146" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="146" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="146" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="146" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="146" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="157" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="157" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="157" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="157" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="236"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="157" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="157" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="238" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="244" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="282"><net_src comp="266" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="266" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="100" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="260" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="263" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="269" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="272" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="275" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="289" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="295" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="301" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="307" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="319" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="325" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="119" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="356" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="130" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="353" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="100" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="414"><net_src comp="396" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="401" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="424" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="62" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="451"><net_src comp="68" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="458"><net_src comp="72" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="464"><net_src comp="76" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="471"><net_src comp="80" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="477"><net_src comp="84" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="484"><net_src comp="88" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="490"><net_src comp="164" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="170" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="499"><net_src comp="186" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="504"><net_src comp="192" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="509"><net_src comp="198" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="514"><net_src comp="204" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="210" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="523"><net_src comp="113" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="119" pin=3"/></net>

<net id="529"><net_src comp="124" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="535"><net_src comp="232" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="540"><net_src comp="250" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="545"><net_src comp="255" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="550"><net_src comp="119" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="555"><net_src comp="130" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="119" pin=4"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="561"><net_src comp="284" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="566"><net_src comp="313" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="571"><net_src comp="331" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="576"><net_src comp="337" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="581"><net_src comp="343" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="586"><net_src comp="349" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="392" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="595"><net_src comp="406" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="600"><net_src comp="410" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="605"><net_src comp="415" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="610"><net_src comp="434" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="440" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hysterisis_Image_data_stream_V | {7 }
  - Chain level:
	State 1
		rend_i263 : 1
	State 2
		exitcond2 : 1
		i_V : 1
		stg_25 : 2
		tmp : 1
		icmp : 2
		notlhs : 1
		tmp_s : 1
	State 3
		exitcond : 1
		j_V : 1
		stg_36 : 2
		tmp_20 : 1
		Buffer_val_1_addr : 2
		temp2 : 3
		Buffer_val_0_addr : 2
		temp1 : 3
		tmp_37 : 1
		icmp2 : 2
		notrhs : 1
		tmp_32 : 1
		tmp9 : 2
		tmp10 : 2
	State 4
		empty : 1
		tmp_21 : 1
		tmp1 : 2
		tmp_22 : 1
		tmp_24 : 1
		tmp_25 : 1
		tmp_27 : 1
		tmp_29 : 1
		tmp_30 : 1
		tmp3 : 1
		tmp4 : 2
		tmp8 : 2
		stg_78 : 1
		stg_79 : 1
		stg_80 : 1
		stg_81 : 1
		stg_82 : 1
	State 5
		tmp6 : 1
		tmp7 : 1
	State 6
	State 7
		stg_100 : 1
		empty_16 : 1
		empty_17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   exitcond2_fu_164   |    0    |    4    |
|          |      icmp_fu_186     |    0    |    4    |
|          |     notlhs_fu_192    |    0    |    4    |
|          |     tmp_s_fu_198     |    0    |    4    |
|          |    exitcond_fu_204   |    0    |    4    |
|          |     icmp2_fu_232     |    0    |    4    |
|          |     notrhs_fu_238    |    0    |    4    |
|          |     tmp_32_fu_244    |    0    |    4    |
|   icmp   |     tmp_21_fu_278    |    0    |    3    |
|          |     tmp_22_fu_289    |    0    |    3    |
|          |     tmp_23_fu_295    |    0    |    3    |
|          |     tmp_24_fu_301    |    0    |    3    |
|          |     tmp_25_fu_307    |    0    |    3    |
|          |     tmp_27_fu_313    |    0    |    3    |
|          |     tmp_29_fu_319    |    0    |    3    |
|          |     tmp_30_fu_325    |    0    |    3    |
|          |     tmp_26_fu_396    |    0    |    3    |
|          |     tmp_28_fu_401    |    0    |    3    |
|----------|----------------------|---------|---------|
|    add   |      i_V_fu_170      |    0    |    11   |
|          |      j_V_fu_210      |    0    |    11   |
|----------|----------------------|---------|---------|
|          |      tmp1_fu_284     |    0    |    1    |
|          |      tmp3_fu_331     |    0    |    1    |
|          |      tmp4_fu_337     |    0    |    1    |
|          |      tmp8_fu_343     |    0    |    1    |
|    or    |    or_cond8_fu_392   |    0    |    1    |
|          |      tmp2_fu_406     |    0    |    1    |
|          |      tmp6_fu_410     |    0    |    1    |
|          |      tmp7_fu_415     |    0    |    1    |
|          |      tmp5_fu_420     |    0    |    1    |
|          |    or_cond_fu_424    |    0    |    1    |
|----------|----------------------|---------|---------|
|          |      tmp9_fu_250     |    0    |    1    |
|    and   |     tmp10_fu_255     |    0    |    1    |
|          |    or_cond6_fu_349   |    0    |    1    |
|          |     tmp_31_fu_434    |    0    |    1    |
|----------|----------------------|---------|---------|
|    xor   |  not_or_cond8_fu_429 |    0    |    1    |
|----------|----------------------|---------|---------|
|  select  |     tmp_38_fu_440    |    0    |    1    |
|----------|----------------------|---------|---------|
|   read   |  tmp_39_read_fu_100  |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  | stg_100_write_fu_106 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      tmp_fu_176      |    0    |    0    |
|          |     tmp_37_fu_222    |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |     tmp_20_fu_216    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   100   |
|----------|----------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|Buffer_val_0|    1   |    0   |    0   |
|Buffer_val_1|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|Buffer_val_0_addr_reg_526|   10   |
|Buffer_val_1_addr_reg_520|   10   |
|  Win_val_0_1_2_reg_455  |    8   |
|   Win_val_0_1_reg_448   |    8   |
|  Win_val_1_1_2_reg_468  |    8   |
|   Win_val_1_1_reg_461   |    8   |
|  Win_val_2_1_2_reg_481  |    8   |
|   Win_val_2_1_reg_474   |    8   |
|    exitcond2_reg_487    |    1   |
|     exitcond_reg_511    |    1   |
|       i_V_reg_491       |   11   |
|      icmp2_reg_532      |    1   |
|       icmp_reg_496      |    1   |
|       j_V_reg_515       |   11   |
|      notlhs_reg_501     |    1   |
|     or_cond6_reg_583    |    1   |
|     or_cond8_reg_587    |    1   |
|       p_2_reg_153       |   11   |
|       p_s_reg_142       |   11   |
|      temp1_reg_552      |    8   |
|      temp2_reg_547      |    8   |
|      tmp10_reg_542      |    1   |
|       tmp1_reg_558      |    1   |
|       tmp2_reg_592      |    1   |
|       tmp3_reg_568      |    1   |
|       tmp4_reg_573      |    1   |
|       tmp6_reg_597      |    1   |
|       tmp7_reg_602      |    1   |
|       tmp8_reg_578      |    1   |
|       tmp9_reg_537      |    1   |
|      tmp_27_reg_563     |    1   |
|      tmp_31_reg_607     |    1   |
|      tmp_s_reg_506      |    1   |
+-------------------------+--------+
|          Total          |   147  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_130 |  p0  |   2  |  10  |   20   ||    10   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  3.142  ||    20   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   100  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   20   |
|  Register |    -   |    -   |   147  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   147  |   120  |
+-----------+--------+--------+--------+--------+
