module top_module ();
reg clk;
    reg reset;
    reg t;
    wire q;
    initial begin
        clk=0;
        forever #5 clk=~clk;
    end
    tff dut(clk,reset,t,q); 
    initial begin
        t=0;
        reset=0;
        #5;
        t=1;
        reset=0;
        #10;
        t=0;
        reset=1;
        #10;
         t=1;
        reset=0;    
    end   
endmodule
