<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 11 18:19:54 2024


Command Line:  synthesis -f EXP5_impl1_lattice.synproj -gui -msgset E:/DESKTOP/VHDL_EXP/EXP5/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = piano.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/softwaredownloads2/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p E:/DESKTOP/VHDL_EXP/EXP5/impl1 (searchpath added)
-p E:/DESKTOP/VHDL_EXP/EXP5 (searchpath added)
VHDL library = work
VHDL design file = E:/DESKTOP/VHDL_EXP/EXP5/exp5.vhd
VHDL design file = E:/DESKTOP/VHDL_EXP/EXP5/frequencydivider.vhd
VHDL design file = E:/DESKTOP/VHDL_EXP/EXP5/songs.vhd
NGD file = EXP5_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/softwaredownloads2/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "E:/DESKTOP/VHDL_EXP/EXP5/impl1". VHDL-1504
Analyzing VHDL file e:/desktop/vhdl_exp/exp5/exp5.vhd. VHDL-1481
INFO - synthesis: e:/desktop/vhdl_exp/exp5/exp5.vhd(6): analyzing entity piano. VHDL-1012
INFO - synthesis: e:/desktop/vhdl_exp/exp5/exp5.vhd(17): analyzing architecture piano_arch. VHDL-1010
unit piano is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/desktop/vhdl_exp/exp5/frequencydivider.vhd. VHDL-1481
INFO - synthesis: e:/desktop/vhdl_exp/exp5/frequencydivider.vhd(5): analyzing entity freqdivider. VHDL-1012
INFO - synthesis: e:/desktop/vhdl_exp/exp5/frequencydivider.vhd(14): analyzing architecture freqdivider_arch. VHDL-1010
unit piano is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/desktop/vhdl_exp/exp5/songs.vhd. VHDL-1481
INFO - synthesis: e:/desktop/vhdl_exp/exp5/songs.vhd(6): analyzing entity song. VHDL-1012
INFO - synthesis: e:/desktop/vhdl_exp/exp5/songs.vhd(14): analyzing architecture song_arch. VHDL-1010
unit piano is not yet analyzed. VHDL-1485
unit piano is not yet analyzed. VHDL-1485
e:/desktop/vhdl_exp/exp5/exp5.vhd(6): executing piano(piano_arch)

INFO - synthesis: e:/desktop/vhdl_exp/exp5/exp5.vhd(92): others clause is never selected. VHDL-1172
WARNING - synthesis: e:/desktop/vhdl_exp/exp5/exp5.vhd(15): replacing existing netlist piano(piano_arch). VHDL-1205
Top module name (VHDL): piano
Loading NGL library 'E:/softwaredownloads2/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/softwaredownloads2/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/softwaredownloads2/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/softwaredownloads2/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/softwaredownloads2/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = piano.
INFO - synthesis: Extracted state machine for register 'music_num' with gray encoding
original encoding -> new encoding (gray encoding)

 00 -> 00

 01 -> 01

 10 -> 11




GSR instance connected to net \U2/tone2_3__N_199.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in piano_drc.log.
Loading NGL library 'E:/softwaredownloads2/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/softwaredownloads2/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/softwaredownloads2/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/softwaredownloads2/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file EXP5_impl1.ngd.

################### Begin Area Report (piano)######################
Number of register bits => 127 of 4635 (2 % )
CCU2D => 66
FD1P3AX => 1
FD1P3IX => 28
FD1S1A => 6
FD1S1I => 1
FD1S3AX => 6
FD1S3IX => 85
GSR => 1
IB => 7
INV => 2
LUT4 => 100
OB => 5
PFUMX => 8
ROM256X1A => 9
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : clk_c, loads : 117
  Net : U1/clk40hz, loads : 5
  Net : U2/tone2_3__N_199, loads : 5
  Net : U2/music_num_1_derived_2, loads : 2
  Net : mode_c, loads : 1
  Net : switch_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : clk_c_enable_18, loads : 6
  Net : clk_c_enable_29, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : U1/n655, loads : 35
  Net : U1/n676, loads : 33
  Net : clk_c_enable_29, loads : 26
  Net : cnt_19__N_59, loads : 21
  Net : tone_0, loads : 18
  Net : tone_2, loads : 17
  Net : tone_3, loads : 16
  Net : n1457, loads : 12
  Net : music_num_0, loads : 11
  Net : music_num_1, loads : 10
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets switch_c]                |  200.000 MHz|  315.159 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets tone2_3__N_199]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets                          |             |             |
\U2/music_num[1]_derived_2]             |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk40hz]                 |  200.000 MHz|  346.741 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets mode_c]                  |  200.000 MHz|  317.662 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   79.828 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 80.379  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.906  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
