/**********************************************************************************************************************
 * \file IfxIsr_cfg.h
 * \copyright Copyright (C) Infineon Technologies AG 2019
 *
 * Use of this file is subject to the terms of use agreed between (i) you or the company in which ordinary course of
 * business you are acting and (ii) Infineon Technologies AG or its licensees. If and as long as no such terms of use
 * are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and
 * accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute,
 * and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including the above license grant, this restriction
 * and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are solely in the form of
 * machine-executable object code generated by a source language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE
 * COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *********************************************************************************************************************/

#ifndef IFXISR_CFG_H_
#define IFXISR_CFG_H_


/* Interrupt Priorities */
/* CPU0 */
#define ISR_PRIORITY_STM0         (2)  /* Interrupt from SYSTEM TIMER0*/

#define ISR_PRIORITY_MMIC         (30)  /* Interrupt from MMIC that Radar data can be fetched */

#define ISR_PRIORITY_DMA0_INT     (20)  /* Interrupt from DMA channel 0 */
#define ISR_PRIORITY_DMA1_INT     (21)  /* Interrupt from DMA channel 1 */
#define ISR_PRIORITY_DMA2_INT     (22)  /* Interrupt from DMA channel 2 */

#define ISR_PRIORITY_MMIC_SPI_RX  (43)  /* Interrupt from QSPI receive */
#define ISR_PRIORITY_MMIC_SPI_TX  (39)  /* Interrupt from QSPI transmit */
#define ISR_PRIORITY_MMIC_SPI_ER  (37)  /* Interrupt from QSPI transmit */

#define ISR_PRIORITY_CCU60_INT0   (32)  /* Interrupt from CCU60 Timer */

#define ISR_PRIORITY_SPU0_INT     (50)  /* Interrupt from SPU done */

#define ISR_PRIORITY_SPI_PT       (60)

#define ISR_PRIORITY_ERU          (15) /* Interrupt by pin (MMIC IRQ pin activated) */

/* CPU1 */
#define ISR_PRIORITY_STM1         (2)  /* Interrupt from SYSTEM TIMER0 */

/* CPU2 */
#define ISR_PRIORITY_STM2       (2) /* Interrupt from SYSTEM TIMER0 */

/* DMA */
#define ISR_DMA_CH_MMIC_SPI_TX          (0) /* DMA Channel 0 handling SPI Transmit */
#define ISR_DMA_CH_MMIC_SPI_TX_START    (1) /* DMA Channel 1 clearing SPI Transmit Interrupt */
#define ISR_DMA_CH_MMIC_SPI_RX          (2) /* DMA Channel 2 handling SPI Receive */

/* Interrupt vector table number */
#define ISR_VECTAB_CPU0     (0)
#define ISR_VECTAB_CPU1     (1)
#define ISR_VECTAB_CPU2     (2)


/* Interrupt service provider number */
#define ISR_PROVIDER_CPU0       IfxSrc_Tos_cpu0
#define ISR_PROVIDER_CPU1       IfxSrc_Tos_cpu1
#define ISR_PROVIDER_CPU2       IfxSrc_Tos_cpu2
#define ISR_PROVIDER_DMA        IfxSrc_Tos_dma

#endif /* IFXISR_CFG_H_ */
