read -sv run_verilog_mid/adder_32b_8_102_2edae4ed72ee3705ccfed0ad7e3fbd70.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_102_2edae4ed72ee3705ccfed0ad7e3fbd70_yosys.v
