Analysis & Synthesis report for RISC
Wed Apr 10 01:17:34 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "Hazard_Unit:HazardUnit"
 10. Port Connectivity Checks: "Memory_Cycle:Memory|Data_Memory:DataMem"
 11. Port Connectivity Checks: "Execute_Cycle:Execute|ALU:ALU_E"
 12. Port Connectivity Checks: "Fetch_Cycle:Fetch|PC_Adder:PCAdder"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 10 01:17:34 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; RISC                                           ;
; Top-level Entity Name           ; Pipeline_top                                   ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 2                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Pipeline_top       ; RISC               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+---------+
; VMult.v                          ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/VMult.v              ;         ;
; VAdder.v                         ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/VAdder.v             ;         ;
; Writeback_Cycle.v                ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Writeback_Cycle.v    ;         ;
; Sign_Extend.v                    ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Sign_Extend.v        ;         ;
; Register_File.v                  ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Register_File.v      ;         ;
; Pipeline_top.v                   ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v       ;         ;
; PC_Adder.v                       ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/PC_Adder.v           ;         ;
; PC.v                             ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/PC.v                 ;         ;
; Mux.v                            ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Mux.v                ;         ;
; Memory_Cycle.v                   ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v       ;         ;
; Main_Decoder.v                   ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Main_Decoder.v       ;         ;
; Instruction_Memory.v             ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v ;         ;
; Fetch_Cycle.v                    ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v        ;         ;
; Execute_Cycle.v                  ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Execute_Cycle.v      ;         ;
; Decode_Cycle.v                   ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v       ;         ;
; Data_Memory.v                    ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v        ;         ;
; Control_Unit_Top.v               ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v   ;         ;
; ALU_Decoder.v                    ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU_Decoder.v        ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v                ;         ;
; Hazard_Unit.v                    ; yes             ; User Verilog HDL File  ; C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v        ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
; |Pipeline_top              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |Pipeline_top       ; Pipeline_top ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Hazard_Unit:HazardUnit"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ForwardAE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ForwardBE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VForwardAE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VForwardBE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; StallD     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; StallF     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FlushD     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FlushE     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VStallD    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VStallF    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VFlushD    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VFlushE    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_Cycle:Memory|Data_Memory:DataMem"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; WD   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Execute_Cycle:Execute|ALU:ALU_E" ;
+----------+--------+----------+------------------------------+
; Port     ; Type   ; Severity ; Details                      ;
+----------+--------+----------+------------------------------+
; OverFlow ; Output ; Info     ; Explicitly unconnected       ;
; Carry    ; Output ; Info     ; Explicitly unconnected       ;
; Negative ; Output ; Info     ; Explicitly unconnected       ;
+----------+--------+----------+------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Fetch_Cycle:Fetch|PC_Adder:PCAdder" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; b[255..3] ; Input ; Info     ; Stuck at GND                    ;
; b[1..0]   ; Input ; Info     ; Stuck at GND                    ;
; b[2]      ; Input ; Info     ; Stuck at VCC                    ;
+-----------+-------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Apr 10 01:17:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_tb.v
    Info (12023): Found entity 1: Pipeline_tb File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vmult.v
    Info (12023): Found entity 1: VMult File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/VMult.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vadder.v
    Info (12023): Found entity 1: VAdder File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/VAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file writeback_cycle.v
    Info (12023): Found entity 1: Writeback_Cycle File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Writeback_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: Sign_Extend File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Sign_Extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_File File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Register_File.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_top.v
    Info (12023): Found entity 1: Pipeline_top File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder.v
    Info (12023): Found entity 1: PC_Adder File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/PC_Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC_Module File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/PC.v Line: 1
Warning (12090): Entity "Mux" obtained from "Mux.v" instead of from Quartus Prime megafunction library File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: Mux File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_cycle.v
    Info (12023): Found entity 1: Memory_Cycle File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.v
    Info (12023): Found entity 1: Main_Decoder File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Main_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: Instruction_Memory File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_cycle.v
    Info (12023): Found entity 1: Fetch_Cycle File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute_cycle.v
    Info (12023): Found entity 1: Execute_Cycle File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Execute_Cycle.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file decode_cycle.v
    Info (12023): Found entity 1: Decode_Cycle File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: Data_Memory File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_top.v
    Info (12023): Found entity 1: Control_Unit_Top File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.v
    Info (12023): Found entity 1: ALU_Decoder File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.v
    Info (12023): Found entity 1: Hazard_Unit File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU_tb.sv Line: 3
Info (12127): Elaborating entity "Pipeline_top" for the top level hierarchy
Info (12128): Elaborating entity "Fetch_Cycle" for hierarchy "Fetch_Cycle:Fetch" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v Line: 34
Warning (10230): Verilog HDL assignment warning at Fetch_Cycle.v(51): truncated value with size 256 to match size of target (32) File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v Line: 51
Warning (10230): Verilog HDL assignment warning at Fetch_Cycle.v(52): truncated value with size 256 to match size of target (32) File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v Line: 52
Info (12128): Elaborating entity "Mux" for hierarchy "Fetch_Cycle:Fetch|Mux:MUX_FETCH" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v Line: 21
Info (12128): Elaborating entity "PC_Module" for hierarchy "Fetch_Cycle:Fetch|PC_Module:Program_Counter" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v Line: 28
Info (12128): Elaborating entity "PC_Adder" for hierarchy "Fetch_Cycle:Fetch|PC_Adder:PCAdder" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v Line: 34
Info (12128): Elaborating entity "Instruction_Memory" for hierarchy "Fetch_Cycle:Fetch|Instruction_Memory:I_MEM" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v Line: 40
Warning (10230): Verilog HDL assignment warning at Instruction_Memory.v(9): truncated value with size 256 to match size of target (32) File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v Line: 9
Warning (10030): Net "mem.data_a" at Instruction_Memory.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v Line: 7
Warning (10030): Net "mem.waddr_a" at Instruction_Memory.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v Line: 7
Warning (10030): Net "mem.we_a" at Instruction_Memory.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v Line: 7
Info (12128): Elaborating entity "Decode_Cycle" for hierarchy "Decode_Cycle:Decode" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at Decode_Cycle.v(81): object "RD1D_reg" assigned a value but never read File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at Decode_Cycle.v(81): object "RD2D_reg" assigned a value but never read File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v Line: 81
Warning (10230): Verilog HDL assignment warning at Decode_Cycle.v(94): truncated value with size 256 to match size of target (5) File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v Line: 94
Warning (10230): Verilog HDL assignment warning at Decode_Cycle.v(131): truncated value with size 2 to match size of target (1) File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v Line: 131
Info (12128): Elaborating entity "Control_Unit_Top" for hierarchy "Decode_Cycle:Decode|Control_Unit_Top:ctrl_unit" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v Line: 44
Info (12128): Elaborating entity "Main_Decoder" for hierarchy "Decode_Cycle:Decode|Control_Unit_Top:ctrl_unit|Main_Decoder:Main_Decoder" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v Line: 21
Info (12128): Elaborating entity "ALU_Decoder" for hierarchy "Decode_Cycle:Decode|Control_Unit_Top:ctrl_unit|ALU_Decoder:ALU_Decoder" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v Line: 29
Info (12128): Elaborating entity "Register_File" for hierarchy "Decode_Cycle:Decode|Register_File:RegFile" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v Line: 56
Info (12128): Elaborating entity "Sign_Extend" for hierarchy "Decode_Cycle:Decode|Sign_Extend:SignExtend" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v Line: 78
Info (12128): Elaborating entity "Execute_Cycle" for hierarchy "Execute_Cycle:Execute" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v Line: 92
Info (12128): Elaborating entity "ALU" for hierarchy "Execute_Cycle:Execute|ALU:ALU_E" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Execute_Cycle.v Line: 40
Warning (10230): Verilog HDL assignment warning at ALU.v(35): truncated value with size 256 to match size of target (16) File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v Line: 35
Info (12128): Elaborating entity "VAdder" for hierarchy "Execute_Cycle:Execute|ALU:ALU_E|VAdder:VAdd" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v Line: 21
Info (12128): Elaborating entity "VMult" for hierarchy "Execute_Cycle:Execute|ALU:ALU_E|VMult:VMul" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v Line: 28
Info (12128): Elaborating entity "Memory_Cycle" for hierarchy "Memory_Cycle:Memory" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v Line: 111
Warning (10230): Verilog HDL assignment warning at Memory_Cycle.v(52): truncated value with size 256 to match size of target (5) File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v Line: 52
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Memory_Cycle:Memory|Data_Memory:DataMem" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v Line: 26
Warning (10855): Verilog HDL warning at Data_Memory.v(50): initial value for variable mem should be constant File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v Line: 50
Warning (10030): Net "WD" at Data_Memory.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v Line: 5
Info (12128): Elaborating entity "Writeback_Cycle" for hierarchy "Writeback_Cycle:WriteBack" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v Line: 122
Info (12128): Elaborating entity "Hazard_Unit" for hierarchy "Hazard_Unit:HazardUnit" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at Hazard_Unit.v(19): object "funct3" assigned a value but never read File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v Line: 19
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v Line: 2
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v Line: 2
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 5000 megabytes
    Info: Processing ended: Wed Apr 10 01:17:34 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


