# TCL File Generated by Component Editor 25.1
# Wed Apr 02 02:02:17 PDT 2025
# DO NOT MODIFY


#
# cpl_mem_excr "cpl_mem_excr" v1.0
#  2025.04.02.02:02:17
# External Memory Traffic Generator for CPL
#

#
# request TCL package from ACDS 25.1
#
package require -exact qsys 25.1


#
# module cpl_mem_excr
#
set_module_property DESCRIPTION "External Memory Traffic Generator for CPL"
set_module_property NAME cpl_mem_excr
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME cpl_mem_excr
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


#
# file sets
#
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL cpl_mem_excr_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file cpl_mem_excr_top.sv SYSTEM_VERILOG PATH cpl_mem_excr/cpl_mem_excr_top.sv TOP_LEVEL_FILE
add_fileset_file altera_emif_avl_tg_lfsr.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_lfsr.sv
add_fileset_file altera_emif_avl_tg_2_lfsr.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_lfsr.sv
add_fileset_file altera_emif_avl_tg_2_one_hot_addr_gen.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_one_hot_addr_gen.sv
add_fileset_file altera_emif_avl_tg_2_rand_seq_addr_gen.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_rand_seq_addr_gen.sv
add_fileset_file altera_emif_avl_tg_2_seq_addr_gen.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_seq_addr_gen.sv
add_fileset_file altera_emif_avl_tg_2_config_error_module.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_config_error_module.sv
add_fileset_file altera_emif_avl_tg_2_compare_addr_gen.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_compare_addr_gen.sv
add_fileset_file altera_emif_avl_tg_2_axi_interface.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_axi_interface.sv
add_fileset_file altera_emif_avl_tg_amm_1x_bridge.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_amm_1x_bridge.sv
add_fileset_file altera_emif_avl_tg_lfsr_wrapper.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_lfsr_wrapper.sv
add_fileset_file altera_emif_avl_tg_2_targetted_reads_test_stage.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_targetted_reads_test_stage.sv
add_fileset_file altera_emif_avl_tg_2_per_pin_pattern_gen.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_per_pin_pattern_gen.sv
add_fileset_file altera_emif_avl_tg_2_rw_stage.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_rw_stage.sv
add_fileset_file altera_emif_avl_tg_2_byteenable_test_stage.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_byteenable_test_stage.sv
add_fileset_file altera_emif_avl_tg_2_addr_gen.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_addr_gen.sv
add_fileset_file altera_emif_avl_tg_2_rw_gen.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_rw_gen.sv
add_fileset_file altera_emif_avl_tg_2_status_checker.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_status_checker.sv
add_fileset_file altera_emif_avl_tg_2_bringup_dcb.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_bringup_dcb.sv
add_fileset_file altera_emif_avl_tg_2_traffic_gen.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_traffic_gen.sv
add_fileset_file altera_emif_avl_tg_defs.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_defs.sv
add_fileset_file altera_emif_avl_tg_2_top.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/altera_emif_avl_tg_2_top.sv
add_fileset_file pv_ss_mem_msa_tg.sv SYSTEM_VERILOG PATH cpl_mem_excr/pv_ss_mem_msa_tg2/pv_ss_mem_msa_tg.sv


#
# parameters
#
add_parameter AXI4_ADDR_WIDTH INTEGER 33
set_parameter_property AXI4_ADDR_WIDTH DEFAULT_VALUE 33
set_parameter_property AXI4_ADDR_WIDTH DISPLAY_NAME AXI4_ADDR_WIDTH
set_parameter_property AXI4_ADDR_WIDTH UNITS None
set_parameter_property AXI4_ADDR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AXI4_ADDR_WIDTH AFFECTS_GENERATION false
set_parameter_property AXI4_ADDR_WIDTH HDL_PARAMETER true
set_parameter_property AXI4_ADDR_WIDTH TRANSFORM_PARAMETER false
set_parameter_property AXI4_ADDR_WIDTH EXPORT true
add_parameter AXI4_DATA_WIDTH INTEGER 256
set_parameter_property AXI4_DATA_WIDTH DEFAULT_VALUE 256
set_parameter_property AXI4_DATA_WIDTH DISPLAY_NAME AXI4_DATA_WIDTH
set_parameter_property AXI4_DATA_WIDTH UNITS None
set_parameter_property AXI4_DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AXI4_DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property AXI4_DATA_WIDTH HDL_PARAMETER true
set_parameter_property AXI4_DATA_WIDTH TRANSFORM_PARAMETER false
set_parameter_property AXI4_DATA_WIDTH EXPORT true
add_parameter AXI4_ID_W_WIDTH INTEGER 9
set_parameter_property AXI4_ID_W_WIDTH DEFAULT_VALUE 9
set_parameter_property AXI4_ID_W_WIDTH DISPLAY_NAME AXI4_ID_W_WIDTH
set_parameter_property AXI4_ID_W_WIDTH UNITS None
set_parameter_property AXI4_ID_W_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AXI4_ID_W_WIDTH AFFECTS_GENERATION false
set_parameter_property AXI4_ID_W_WIDTH HDL_PARAMETER true
set_parameter_property AXI4_ID_W_WIDTH TRANSFORM_PARAMETER false
set_parameter_property AXI4_ID_W_WIDTH EXPORT true
add_parameter AXI4_ID_R_WIDTH INTEGER 9
set_parameter_property AXI4_ID_R_WIDTH DEFAULT_VALUE 9
set_parameter_property AXI4_ID_R_WIDTH DISPLAY_NAME AXI4_ID_R_WIDTH
set_parameter_property AXI4_ID_R_WIDTH UNITS None
set_parameter_property AXI4_ID_R_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AXI4_ID_R_WIDTH AFFECTS_GENERATION false
set_parameter_property AXI4_ID_R_WIDTH HDL_PARAMETER true
set_parameter_property AXI4_ID_R_WIDTH TRANSFORM_PARAMETER false
set_parameter_property AXI4_ID_R_WIDTH EXPORT true
add_parameter USER_REQ_WIDTH INTEGER 1
set_parameter_property USER_REQ_WIDTH DEFAULT_VALUE 1
set_parameter_property USER_REQ_WIDTH DISPLAY_NAME USER_REQ_WIDTH
set_parameter_property USER_REQ_WIDTH UNITS None
set_parameter_property USER_REQ_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property USER_REQ_WIDTH AFFECTS_GENERATION false
set_parameter_property USER_REQ_WIDTH HDL_PARAMETER true
set_parameter_property USER_REQ_WIDTH TRANSFORM_PARAMETER false
set_parameter_property USER_REQ_WIDTH EXPORT true
add_parameter USER_RESP_WIDTH INTEGER 1
set_parameter_property USER_RESP_WIDTH DEFAULT_VALUE 1
set_parameter_property USER_RESP_WIDTH DISPLAY_NAME USER_RESP_WIDTH
set_parameter_property USER_RESP_WIDTH UNITS None
set_parameter_property USER_RESP_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property USER_RESP_WIDTH AFFECTS_GENERATION false
set_parameter_property USER_RESP_WIDTH HDL_PARAMETER true
set_parameter_property USER_RESP_WIDTH TRANSFORM_PARAMETER false
set_parameter_property USER_RESP_WIDTH EXPORT true
add_parameter USER_DATA_WIDTH INTEGER 1
set_parameter_property USER_DATA_WIDTH DEFAULT_VALUE 1
set_parameter_property USER_DATA_WIDTH DISPLAY_NAME USER_DATA_WIDTH
set_parameter_property USER_DATA_WIDTH UNITS None
set_parameter_property USER_DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property USER_DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property USER_DATA_WIDTH HDL_PARAMETER true
set_parameter_property USER_DATA_WIDTH TRANSFORM_PARAMETER false
set_parameter_property USER_DATA_WIDTH EXPORT true


#
# display items
#


#
# connection point emif_usr_clk
#
add_interface emif_usr_clk clock end
set_interface_property emif_usr_clk ENABLED true
set_interface_property emif_usr_clk EXPORT_OF ""
set_interface_property emif_usr_clk PORT_NAME_MAP ""
set_interface_property emif_usr_clk CMSIS_SVD_VARIABLES ""
set_interface_property emif_usr_clk SVD_ADDRESS_GROUP ""
set_interface_property emif_usr_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property emif_usr_clk SV_INTERFACE_TYPE ""
set_interface_property emif_usr_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port emif_usr_clk emif_usr_clk clk Input 1


#
# connection point emif_usr_rst_n
#
add_interface emif_usr_rst_n reset end
set_interface_property emif_usr_rst_n associatedClock emif_usr_clk
set_interface_property emif_usr_rst_n synchronousEdges DEASSERT
set_interface_property emif_usr_rst_n ENABLED true
set_interface_property emif_usr_rst_n EXPORT_OF ""
set_interface_property emif_usr_rst_n PORT_NAME_MAP ""
set_interface_property emif_usr_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property emif_usr_rst_n SVD_ADDRESS_GROUP ""
set_interface_property emif_usr_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property emif_usr_rst_n SV_INTERFACE_TYPE ""
set_interface_property emif_usr_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port emif_usr_rst_n emif_usr_reset_n reset_n Input 1


#
# connection point altera_axi4_master
#
add_interface altera_axi4_master axi4 start
set_interface_property altera_axi4_master associatedClock emif_usr_clk
set_interface_property altera_axi4_master associatedReset emif_usr_rst_n
set_interface_property altera_axi4_master wakeupSignals false
set_interface_property altera_axi4_master uniqueIdSupport false
set_interface_property altera_axi4_master poison false
set_interface_property altera_axi4_master traceSignals false
set_interface_property altera_axi4_master isTranslator false
set_interface_property altera_axi4_master dataCheck false
set_interface_property altera_axi4_master addressCheck false
set_interface_property altera_axi4_master securityAttribute false
set_interface_property altera_axi4_master userData false
set_interface_property altera_axi4_master readIssuingCapability 1
set_interface_property altera_axi4_master writeIssuingCapability 1
set_interface_property altera_axi4_master combinedIssuingCapability 1
set_interface_property altera_axi4_master enableConcurrentSubordinateAccess 0
set_interface_property altera_axi4_master noRepeatedIdsBetweenSubordinates 0
set_interface_property altera_axi4_master issuesINCRBursts true
set_interface_property altera_axi4_master issuesWRAPBursts true
set_interface_property altera_axi4_master issuesFIXEDBursts true
set_interface_property altera_axi4_master ENABLED true
set_interface_property altera_axi4_master EXPORT_OF ""
set_interface_property altera_axi4_master PORT_NAME_MAP ""
set_interface_property altera_axi4_master CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4_master SVD_ADDRESS_GROUP ""
set_interface_property altera_axi4_master IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property altera_axi4_master SV_INTERFACE_TYPE ""
set_interface_property altera_axi4_master SV_INTERFACE_MODPORT_TYPE ""

add_interface_port altera_axi4_master axi_awid awid Output "((AXI4_ID_W_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi4_master axi_awaddr awaddr Output "((AXI4_ADDR_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi4_master axi_awvalid awvalid Output 1
add_interface_port altera_axi4_master axi_awuser awuser Output 1
set_port_property axi_awuser VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4_master axi_awlen awlen Output 8
add_interface_port altera_axi4_master axi_awsize awsize Output 3
add_interface_port altera_axi4_master axi_awburst awburst Output 2
add_interface_port altera_axi4_master axi_awready awready Input 1
add_interface_port altera_axi4_master axi_awlock awlock Output 1
set_port_property axi_awlock VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4_master axi_awcache awcache Output 4
add_interface_port altera_axi4_master axi_awprot awprot Output 3
add_interface_port altera_axi4_master axi_arid arid Output "((AXI4_ID_R_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi4_master axi_araddr araddr Output "((AXI4_ADDR_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi4_master axi_arvalid arvalid Output 1
add_interface_port altera_axi4_master axi_aruser aruser Output "((USER_REQ_WIDTH - 1)) - (0) + 1"
set_port_property axi_aruser VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4_master axi_arlen arlen Output 8
add_interface_port altera_axi4_master axi_arsize arsize Output 3
add_interface_port altera_axi4_master axi_arburst arburst Output 2
add_interface_port altera_axi4_master axi_arready arready Input 1
add_interface_port altera_axi4_master axi_arlock arlock Output 1
set_port_property axi_arlock VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4_master axi_arcache arcache Output 4
add_interface_port altera_axi4_master axi_arprot arprot Output 3
add_interface_port altera_axi4_master axi_wuser wuser Output "((USER_DATA_WIDTH - 1)) - (0) + 1"
set_port_property axi_wuser VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4_master axi_wdata wdata Output "((AXI4_DATA_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi4_master axi_wstrb wstrb Output "(((AXI4_DATA_WIDTH / 8) - 1)) - (0) + 1"
add_interface_port altera_axi4_master axi_wlast wlast Output 1
add_interface_port altera_axi4_master axi_wvalid wvalid Output 1
add_interface_port altera_axi4_master axi_wready wready Input 1
add_interface_port altera_axi4_master axi_bid bid Input "((AXI4_ID_W_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi4_master axi_bresp bresp Input 2
add_interface_port altera_axi4_master axi_buser buser Input "((USER_RESP_WIDTH - 1)) - (0) + 1"
set_port_property axi_buser VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4_master axi_bvalid bvalid Input 1
add_interface_port altera_axi4_master axi_bready bready Output 1
add_interface_port altera_axi4_master axi_rdata rdata Input "((AXI4_DATA_WIDTH - 1)) - (0) + 1"
add_interface_port altera_axi4_master axi_rresp rresp Input 2
add_interface_port altera_axi4_master axi_ruser ruser Input "((USER_RESP_WIDTH - 1)) - (0) + 1"
set_port_property axi_ruser VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4_master axi_rlast rlast Input 1
add_interface_port altera_axi4_master axi_rvalid rvalid Input 1
add_interface_port altera_axi4_master axi_rready rready Output 1
add_interface_port altera_axi4_master axi_rid rid Input "((AXI4_ID_R_WIDTH - 1)) - (0) + 1"


#
# connection point tg_cfg
#
add_interface tg_cfg avalon end
set_interface_property tg_cfg addressGroup 0
set_interface_property tg_cfg addressUnits WORDS
set_interface_property tg_cfg associatedClock emif_usr_clk
set_interface_property tg_cfg associatedReset emif_usr_rst_n
set_interface_property tg_cfg bitsPerSymbol 8
set_interface_property tg_cfg bridgedAddressOffset ""
set_interface_property tg_cfg bridgesToMaster ""
set_interface_property tg_cfg burstOnBurstBoundariesOnly false
set_interface_property tg_cfg burstcountUnits WORDS
set_interface_property tg_cfg explicitAddressSpan 0
set_interface_property tg_cfg holdTime 0
set_interface_property tg_cfg linewrapBursts false
set_interface_property tg_cfg maximumPendingReadTransactions 1
set_interface_property tg_cfg maximumPendingWriteTransactions 0
set_interface_property tg_cfg minimumResponseLatency 1
set_interface_property tg_cfg readLatency 0
set_interface_property tg_cfg readWaitTime 1
set_interface_property tg_cfg setupTime 0
set_interface_property tg_cfg timingUnits Cycles
set_interface_property tg_cfg transparentBridge false
set_interface_property tg_cfg waitrequestAllowance 0
set_interface_property tg_cfg writeWaitTime 0
set_interface_property tg_cfg dfhFeatureGuid 0
set_interface_property tg_cfg dfhGroupId 0
set_interface_property tg_cfg dfhParameterId ""
set_interface_property tg_cfg dfhParameterName ""
set_interface_property tg_cfg dfhParameterVersion ""
set_interface_property tg_cfg dfhParameterData ""
set_interface_property tg_cfg dfhParameterDataLength ""
set_interface_property tg_cfg dfhFeatureMajorVersion 0
set_interface_property tg_cfg dfhFeatureMinorVersion 0
set_interface_property tg_cfg dfhFeatureId 35
set_interface_property tg_cfg dfhFeatureType 3
set_interface_property tg_cfg ENABLED true
set_interface_property tg_cfg EXPORT_OF ""
set_interface_property tg_cfg PORT_NAME_MAP ""
set_interface_property tg_cfg CMSIS_SVD_VARIABLES ""
set_interface_property tg_cfg SVD_ADDRESS_GROUP ""
set_interface_property tg_cfg IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tg_cfg SV_INTERFACE_TYPE ""
set_interface_property tg_cfg SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tg_cfg tg_cfg_waitrequest waitrequest Output 1
add_interface_port tg_cfg tg_cfg_read read Input 1
add_interface_port tg_cfg tg_cfg_write write Input 1
add_interface_port tg_cfg tg_cfg_address address Input 10
add_interface_port tg_cfg tg_cfg_readdata readdata Output 32
add_interface_port tg_cfg tg_cfg_writedata writedata Input 32
add_interface_port tg_cfg tg_cfg_readdatavalid readdatavalid Output 1
set_interface_assignment tg_cfg embeddedsw.configuration.isFlash 0
set_interface_assignment tg_cfg embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment tg_cfg embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment tg_cfg embeddedsw.configuration.isPrintableDevice 0


#
# connection point tg_status
#
add_interface tg_status conduit end
set_interface_property tg_status associatedClock emif_usr_clk
set_interface_property tg_status associatedReset ""
set_interface_property tg_status ENABLED true
set_interface_property tg_status EXPORT_OF ""
set_interface_property tg_status PORT_NAME_MAP ""
set_interface_property tg_status CMSIS_SVD_VARIABLES ""
set_interface_property tg_status SVD_ADDRESS_GROUP ""
set_interface_property tg_status IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tg_status SV_INTERFACE_TYPE ""
set_interface_property tg_status SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tg_status traffic_gen_pass traffic_gen_pass Output 1
add_interface_port tg_status traffic_gen_fail traffic_gen_fail Output 1
add_interface_port tg_status traffic_gen_timeout traffic_gen_timeout Output 1
