#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 23 15:53:14 2025
# Process ID         : 13828
# Current directory  : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent45348 C:\Users\Lenovo\Desktop\Frodo\prj\Frodo_top\Frodo_top.xpr
# Log file           : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/vivado.log
# Journal file       : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top\vivado.jou
# Running On         : DESKTOP-HI4D3F5
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14894 MB
# Swap memory        : 26843 MB
# Total Virtual      : 41737 MB
# Available Virtual  : 17541 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom
set_property -dict [list \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {256} \
  CONFIG.Write_Width_A {27} \
] [get_ips rom]
generate_target {instantiation_template} [get_files c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/rom/rom.xci]
generate_target all [get_files  c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/rom/rom.xci]
catch { config_ip_cache -export [get_ips -all rom] }
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/rom/rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/rom/rom.xci]
launch_runs rom_synth_1 -jobs 8
wait_on_run rom_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/activehdl}] -of_objects [get_files c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/rom/rom.xci] -directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V}
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name uinst_rom
set_property -dict [list \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Write_Depth_A {256} \
  CONFIG.Write_Width_A {32} \
] [get_ips uinst_rom]
generate_target {instantiation_template} [get_files c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/uinst_rom/uinst_rom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/uinst_rom/uinst_rom.xci]
catch { config_ip_cache -export [get_ips -all uinst_rom] }
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/uinst_rom/uinst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/uinst_rom/uinst_rom.xci]
launch_runs uinst_rom_synth_1 -jobs 8
wait_on_run uinst_rom_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/activehdl}] -of_objects [get_files c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/uinst_rom/uinst_rom.xci] -directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
wait_on_run synth_1
add_files -norecurse C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_inst_trans.tcl
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_inst_trans.tcl
close_sim
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_design
update_compile_order -fileset sources_1
launch_simulation
source tb_inst_trans.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY rebuilt [get_runs synth_1]
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
file mkdir C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/constrs_1
file mkdir C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/constrs_1/new
close [ open C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/constrs_1/new/clk.xdc w ]
add_files -fileset constrs_1 C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/constrs_1/new/clk.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
copy_run -name synth_1_copy_2 [get_runs synth_1] 
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY rebuilt [get_runs synth_1]
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_inst_trans.tcl
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_inst_trans.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
