// Seed: 3897871640
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4
);
  assign id_4[1] = id_0;
  logic id_5;
  logic id_6;
  assign id_6 = 1;
endmodule
