Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Jun 22 18:09:19 2021
| Host              : Shears running 64-bit unknown
| Command           : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1284 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4099 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.191        0.000                      0               557280        0.007        0.000                      0               557280        0.558        0.000                       0                329184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.250        0.000                      0               169184        0.010        0.000                      0               169184        1.391        0.000                       0                227808  
clk2x               0.444        0.000                      0               314368        0.010        0.000                      0               314368        0.558        0.000                       0                101376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.191        0.000                      0                65536        0.010        0.000                      0                65536  
clk           clk2x               0.193        0.000                      0                24576        0.007        0.000                      0                24576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 fsm/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_1_31/dff_e/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.071ns (2.376%)  route 2.917ns (97.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 5.705 - 3.333 ) 
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 1.204ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.109ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.493     2.493    fsm/state/clk
    SLICE_X58Y222        FDRE                                         r  fsm/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y222        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     2.564 r  fsm/state/q_reg[0]/Q
                         net (fo=2228, routed)        2.917     5.481    array/pe_1_31/dff_e/Q[0]_bufg_place
    SLICE_X89Y414        FDRE                                         r  array/pe_1_31/dff_e/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.372     5.705    array/pe_1_31/dff_e/clk
    SLICE_X89Y414        FDRE                                         r  array/pe_1_31/dff_e/q_reg[7]/C
                         clock pessimism              0.095     5.800    
                         clock uncertainty           -0.035     5.765    
    SLICE_X89Y414        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.033     5.732    array/pe_1_31/dff_e/q_reg[7]
  -------------------------------------------------------------------
                         required time                          5.732    
                         arrival time                          -5.481    
  -------------------------------------------------------------------
                         slack                                  0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_3_14/dff_a/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_3_15/dff_a/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.057ns (20.578%)  route 0.220ns (79.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      2.360ns (routing 1.109ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.675ns (routing 1.204ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.360     2.360    array/pe_3_14/dff_a/clk
    SLICE_X88Y238        FDRE                                         r  array/pe_3_14/dff_a/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y238        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.057     2.417 r  array/pe_3_14/dff_a/q_reg[1]/Q
                         net (fo=2, routed)           0.220     2.637    array/pe_3_15/dff_a/D[1]
    SLICE_X88Y242        FDRE                                         r  array/pe_3_15/dff_a/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.675     2.675    array/pe_3_15/dff_a/clk
    SLICE_X88Y242        FDRE                                         r  array/pe_3_15/dff_a/q_reg[1]/C
                         clock pessimism             -0.095     2.580    
    SLICE_X88Y242        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.627    array/pe_3_15/dff_a/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         3.333       2.783      SLICE_X92Y13  array/pe_0_0/dff_a/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.666       1.391      SLICE_X93Y16  array/pe_0_0/dff_a/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.666       1.391      SLICE_X94Y16  array/pe_0_0/dff_a/q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 array/pe_8_6/int8_quad_mac/mul/dff_be0/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_8_6/int8_quad_mac/mul/dff_be1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.075ns (6.550%)  route 1.070ns (93.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 3.962 - 1.666 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.573ns (routing 1.215ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.120ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.573     2.573    array/pe_8_6/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X78Y118        FDRE                                         r  array/pe_8_6/int8_quad_mac/mul/dff_be0/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.075     2.648 r  array/pe_8_6/int8_quad_mac/mul/dff_be0/q_reg[12]/Q
                         net (fo=2, routed)           1.070     3.718    array/pe_8_6/int8_quad_mac/mul/dff_be1/D[12]
    SLICE_X78Y117        FDRE                                         r  array/pe_8_6/int8_quad_mac/mul/dff_be1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.296     3.962    array/pe_8_6/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X78Y117        FDRE                                         r  array/pe_8_6/int8_quad_mac/mul/dff_be1/q_reg[12]/C
                         clock pessimism              0.202     4.164    
                         clock uncertainty           -0.035     4.129    
    SLICE_X78Y117        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.033     4.162    array/pe_8_6/int8_quad_mac/mul/dff_be1/q_reg[12]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  0.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_13_23/int8_quad_mac/mul/dff_ae0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_13_23/int8_quad_mac/mul/dff_ae1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.056ns (43.411%)  route 0.073ns (56.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.266ns (routing 1.120ns, distribution 1.146ns)
  Clock Net Delay (Destination): 2.538ns (routing 1.215ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.266     2.266    array/pe_13_23/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X63Y333        FDRE                                         r  array/pe_13_23/int8_quad_mac/mul/dff_ae0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y333        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.056     2.322 r  array/pe_13_23/int8_quad_mac/mul/dff_ae0/q_reg[7]/Q
                         net (fo=2, routed)           0.073     2.395    array/pe_13_23/int8_quad_mac/mul/dff_ae1/D[7]
    SLICE_X63Y332        FDRE                                         r  array/pe_13_23/int8_quad_mac/mul/dff_ae1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.538     2.538    array/pe_13_23/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X63Y332        FDRE                                         r  array/pe_13_23/int8_quad_mac/mul/dff_ae1/q_reg[7]/C
                         clock pessimism             -0.200     2.338    
    SLICE_X63Y332        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.385    array/pe_13_23/int8_quad_mac/mul/dff_ae1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X81Y197  array/pe_6_10/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X84Y193  array/pe_6_10/int8_quad_mac/mul/dff_be0/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X81Y197  array/pe_6_10/int8_quad_mac/mul/dff_ae0/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 array/pe_15_8/int8_quad_mac/mul/dff_be0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_15_8/int8_quad_mac/mul/dff_mul_de/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        1.183ns  (logic 0.072ns (6.086%)  route 1.111ns (93.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 5.559 - 3.333 ) 
    Source Clock Delay      (SCD):    2.516ns = ( 4.182 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.215ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.109ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.516     4.182    array/pe_15_8/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X73Y149        FDRE                                         r  array/pe_15_8/int8_quad_mac/mul/dff_be0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y149        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     4.254 r  array/pe_15_8/int8_quad_mac/mul/dff_be0/q_reg[5]/Q
                         net (fo=2, routed)           1.111     5.365    array/pe_15_8/int8_quad_mac/mul/dff_mul_de/D[5]
    SLICE_X75Y147        FDRE                                         r  array/pe_15_8/int8_quad_mac/mul/dff_mul_de/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.226     5.559    array/pe_15_8/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X75Y147        FDRE                                         r  array/pe_15_8/int8_quad_mac/mul/dff_mul_de/q_reg[5]/C
                         clock pessimism              0.000     5.559    
                         clock uncertainty           -0.035     5.524    
    SLICE_X75Y147        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.033     5.557    array/pe_15_8/int8_quad_mac/mul/dff_mul_de/q_reg[5]
  -------------------------------------------------------------------
                         required time                          5.557    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_11_30/int8_quad_mac/mul/dff_ae1/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_11_30/int8_quad_mac/mul/dff_mul_ae/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.057ns (15.922%)  route 0.301ns (84.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 1.120ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.558ns (routing 1.204ns, distribution 1.354ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.292     2.292    array/pe_11_30/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X70Y400        FDRE                                         r  array/pe_11_30/int8_quad_mac/mul/dff_ae1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y400        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.057     2.349 r  array/pe_11_30/int8_quad_mac/mul/dff_ae1/q_reg[8]/Q
                         net (fo=1, routed)           0.301     2.650    array/pe_11_30/int8_quad_mac/mul/dff_mul_ae/D[8]
    SLICE_X70Y400        FDRE                                         r  array/pe_11_30/int8_quad_mac/mul/dff_mul_ae/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.558     2.558    array/pe_11_30/int8_quad_mac/mul/dff_mul_ae/clk
    SLICE_X70Y400        FDRE                                         r  array/pe_11_30/int8_quad_mac/mul/dff_mul_ae/q_reg[8]/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty            0.035     2.594    
    SLICE_X70Y400        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.640    array/pe_11_30/int8_quad_mac/mul/dff_mul_ae/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.010    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 array/pe_6_25/dff_a/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_6_25/int8_quad_mac/mul/dff_dsp_in0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.144ns (12.050%)  route 1.051ns (87.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 4.008 - 1.666 ) 
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.616ns (routing 1.204ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.342ns (routing 1.120ns, distribution 1.222ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.616     2.616    array/pe_6_25/dff_a/clk
    SLICE_X77Y344        FDRE                                         r  array/pe_6_25/dff_a/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y344        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.070     2.686 r  array/pe_6_25/dff_a/q_reg[1]/Q
                         net (fo=2, routed)           1.000     3.686    array/pe_6_25/int8_quad_mac/mul/q_reg[7]_4[1]
    SLICE_X78Y349        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.074     3.760 r  array/pe_6_25/int8_quad_mac/mul/q[1]_i_1/O
                         net (fo=1, routed)           0.051     3.811    array/pe_6_25/int8_quad_mac/mul/dff_dsp_in0/D[1]
    SLICE_X78Y349        FDRE                                         r  array/pe_6_25/int8_quad_mac/mul/dff_dsp_in0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.342     4.008    array/pe_6_25/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X78Y349        FDRE                                         r  array/pe_6_25/int8_quad_mac/mul/dff_dsp_in0/q_reg[1]/C
                         clock pessimism              0.000     4.008    
                         clock uncertainty           -0.035     3.973    
    SLICE_X78Y349        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.032     4.005    array/pe_6_25/int8_quad_mac/mul/dff_dsp_in0/q_reg[1]
  -------------------------------------------------------------------
                         required time                          4.005    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 array/pe_1_17/dff_e/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_1_17/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.057ns (14.805%)  route 0.328ns (85.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 1.109ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.675ns (routing 1.215ns, distribution 1.460ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.379     2.379    array/pe_1_17/dff_e/clk
    SLICE_X90Y288        FDRE                                         r  array/pe_1_17/dff_e/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y288        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.057     2.436 r  array/pe_1_17/dff_e/q_reg[2]/Q
                         net (fo=2, routed)           0.328     2.764    array/pe_1_17/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[2]
    SLICE_X90Y288        FDRE                                         r  array/pe_1_17/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.675     2.675    array/pe_1_17/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X90Y288        FDRE                                         r  array/pe_1_17/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]/C
                         clock pessimism              0.000     2.675    
                         clock uncertainty            0.035     2.711    
    SLICE_X90Y288        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.757    array/pe_1_17/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.007    





