hcompute_bias_glb_stencil() {
// _bias_host_stencil_1 added as input _bias_host_stencil_1
// connected _bias_host_stencil_1 to the output port
}

hcompute_input_glb_stencil() {
// _input_host_stencil_1 added as input _input_host_stencil_1
// connected _input_host_stencil_1 to the output port
}

hcompute_input_glb_stencil_1() {
// _input_host_stencil_2 added as input _input_host_stencil_2
// connected _input_host_stencil_2 to the output port
}

hcompute_input_glb_stencil_2() {
// _input_host_stencil_3 added as input _input_host_stencil_3
// connected _input_host_stencil_3 to the output port
}

hcompute_input_glb_stencil_3() {
// _input_host_stencil_4 added as input _input_host_stencil_4
// connected _input_host_stencil_4 to the output port
}

hcompute_kernel_glb_stencil() {
// _kernel_host_stencil_1 added as input _kernel_host_stencil_1
// connected _kernel_host_stencil_1 to the output port
}

hcompute_kernel_glb_stencil_1() {
// _kernel_host_stencil_2 added as input _kernel_host_stencil_2
// connected _kernel_host_stencil_2 to the output port
}

hcompute_kernel_glb_stencil_2() {
// _kernel_host_stencil_3 added as input _kernel_host_stencil_3
// connected _kernel_host_stencil_3 to the output port
}

hcompute_kernel_glb_stencil_3() {
// _kernel_host_stencil_4 added as input _kernel_host_stencil_4
// connected _kernel_host_stencil_4 to the output port
}

hcompute_bias_cgra_stencil() {
// _bias_glb_stencil_1 added as input _bias_glb_stencil_1
// connected _bias_glb_stencil_1 to the output port
}

hcompute_output_cgra_stencil() {
// _bias_cgra_stencil_1 added as input _bias_cgra_stencil_1
// connected _bias_cgra_stencil_1 to the output port
}

hcompute_output_cgra_stencil_1() {
// _bias_cgra_stencil_2 added as input _bias_cgra_stencil_2
// connected _bias_cgra_stencil_2 to the output port
}

hcompute_output_cgra_stencil_2() {
// _bias_cgra_stencil_3 added as input _bias_cgra_stencil_3
// connected _bias_cgra_stencil_3 to the output port
}

hcompute_output_cgra_stencil_3() {
// _bias_cgra_stencil_4 added as input _bias_cgra_stencil_4
// connected _bias_cgra_stencil_4 to the output port
}

hcompute_output_cgra_stencil_4() {
// _bias_cgra_stencil_5 added as input _bias_cgra_stencil_5
// connected _bias_cgra_stencil_5 to the output port
}

hcompute_output_cgra_stencil_5() {
// _bias_cgra_stencil_6 added as input _bias_cgra_stencil_6
// connected _bias_cgra_stencil_6 to the output port
}

hcompute_output_cgra_stencil_6() {
// _bias_cgra_stencil_7 added as input _bias_cgra_stencil_7
// connected _bias_cgra_stencil_7 to the output port
}

hcompute_output_cgra_stencil_7() {
// _bias_cgra_stencil_8 added as input _bias_cgra_stencil_8
// connected _bias_cgra_stencil_8 to the output port
}

hcompute_output_cgra_stencil_8() {
// _bias_cgra_stencil_9 added as input _bias_cgra_stencil_9
// connected _bias_cgra_stencil_9 to the output port
}

hcompute_output_cgra_stencil_9() {
// _bias_cgra_stencil_10 added as input _bias_cgra_stencil_10
// connected _bias_cgra_stencil_10 to the output port
}

hcompute_output_cgra_stencil_10() {
// _bias_cgra_stencil_11 added as input _bias_cgra_stencil_11
// connected _bias_cgra_stencil_11 to the output port
}

hcompute_output_cgra_stencil_11() {
// _bias_cgra_stencil_12 added as input _bias_cgra_stencil_12
// connected _bias_cgra_stencil_12 to the output port
}

hcompute_output_cgra_stencil_12() {
// _bias_cgra_stencil_13 added as input _bias_cgra_stencil_13
// connected _bias_cgra_stencil_13 to the output port
}

hcompute_output_cgra_stencil_13() {
// _bias_cgra_stencil_14 added as input _bias_cgra_stencil_14
// connected _bias_cgra_stencil_14 to the output port
}

hcompute_output_cgra_stencil_14() {
// _bias_cgra_stencil_15 added as input _bias_cgra_stencil_15
// connected _bias_cgra_stencil_15 to the output port
}

hcompute_output_cgra_stencil_15() {
// _bias_cgra_stencil_16 added as input _bias_cgra_stencil_16
// connected _bias_cgra_stencil_16 to the output port
}

hcompute_input_cgra_stencil() {
// _input_glb_stencil_1 added as input _input_glb_stencil_1
// connected _input_glb_stencil_1 to the output port
}

hcompute_input_cgra_stencil_1() {
// _input_glb_stencil_2 added as input _input_glb_stencil_2
// connected _input_glb_stencil_2 to the output port
}

hcompute_input_cgra_stencil_2() {
// _input_glb_stencil_3 added as input _input_glb_stencil_3
// connected _input_glb_stencil_3 to the output port
}

hcompute_input_cgra_stencil_3() {
// _input_glb_stencil_4 added as input _input_glb_stencil_4
// connected _input_glb_stencil_4 to the output port
}

hcompute_kernel_cgra_stencil() {
// _kernel_glb_stencil_1 added as input _kernel_glb_stencil_1
// connected _kernel_glb_stencil_1 to the output port
}

hcompute_kernel_cgra_stencil_1() {
// _kernel_glb_stencil_2 added as input _kernel_glb_stencil_2
// connected _kernel_glb_stencil_2 to the output port
}

hcompute_kernel_cgra_stencil_2() {
// _kernel_glb_stencil_3 added as input _kernel_glb_stencil_3
// connected _kernel_glb_stencil_3 to the output port
}

hcompute_kernel_cgra_stencil_3() {
// _kernel_glb_stencil_4 added as input _kernel_glb_stencil_4
// connected _kernel_glb_stencil_4 to the output port
}

hcompute_output_cgra_stencil_16() {
bfloat16_t _872 = _kernel_cgra_stencil_1 f* _input_cgra_stencil_1;
// _kernel_cgra_stencil_1 added as input _kernel_cgra_stencil_1
// _input_cgra_stencil_1 added as input _input_cgra_stencil_1
// dwfp_mula: self.in // dwfp_mulb: self.in o: _872 with obitwidth:16
bfloat16_t _873 = _kernel_cgra_stencil_2 f* _input_cgra_stencil_2;
// _kernel_cgra_stencil_2 added as input _kernel_cgra_stencil_2
// _input_cgra_stencil_2 added as input _input_cgra_stencil_2
// dwfp_mula: self.in // dwfp_mulb: self.in o: _873 with obitwidth:16
bfloat16_t _874 = _kernel_cgra_stencil_3 f* _input_cgra_stencil_3;
// _kernel_cgra_stencil_3 added as input _kernel_cgra_stencil_3
// _input_cgra_stencil_3 added as input _input_cgra_stencil_3
// dwfp_mula: self.in // dwfp_mulb: self.in o: _874 with obitwidth:16
bfloat16_t _875 = _kernel_cgra_stencil_4 f* _input_cgra_stencil_4;
// _kernel_cgra_stencil_4 added as input _kernel_cgra_stencil_4
// _input_cgra_stencil_4 added as input _input_cgra_stencil_4
// dwfp_mula: self.in // dwfp_mulb: self.in o: _875 with obitwidth:16
bfloat16_t _876 = _output_cgra_stencil_1 f+ _875;
// _output_cgra_stencil_1 added as input _output_cgra_stencil_1
// dwfp_adda: self.in // dwfp_addb: _875 o: _876 with obitwidth:16
bfloat16_t _877 = _874 f+ _876;
// dwfp_adda: _874 // dwfp_addb: _876 o: _877 with obitwidth:16
bfloat16_t _878 = _873 f+ _877;
// dwfp_adda: _873 // dwfp_addb: _877 o: _878 with obitwidth:16
bfloat16_t _879 = _872 f+ _878;
// dwfp_adda: _872 // dwfp_addb: _878 o: _879 with obitwidth:16
// connected _879 to the output port
}

hcompute_output_cgra_stencil_17() {
bfloat16_t _907 = _kernel_cgra_stencil_5 f* _input_cgra_stencil_5;
// _kernel_cgra_stencil_5 added as input _kernel_cgra_stencil_5
// _input_cgra_stencil_5 added as input _input_cgra_stencil_5
// dwfp_mula: self.in // dwfp_mulb: self.in o: _907 with obitwidth:16
bfloat16_t _908 = _kernel_cgra_stencil_6 f* _input_cgra_stencil_6;
// _kernel_cgra_stencil_6 added as input _kernel_cgra_stencil_6
// _input_cgra_stencil_6 added as input _input_cgra_stencil_6
// dwfp_mula: self.in // dwfp_mulb: self.in o: _908 with obitwidth:16
bfloat16_t _909 = _kernel_cgra_stencil_7 f* _input_cgra_stencil_7;
// _kernel_cgra_stencil_7 added as input _kernel_cgra_stencil_7
// _input_cgra_stencil_7 added as input _input_cgra_stencil_7
// dwfp_mula: self.in // dwfp_mulb: self.in o: _909 with obitwidth:16
bfloat16_t _910 = _kernel_cgra_stencil_8 f* _input_cgra_stencil_8;
// _kernel_cgra_stencil_8 added as input _kernel_cgra_stencil_8
// _input_cgra_stencil_8 added as input _input_cgra_stencil_8
// dwfp_mula: self.in // dwfp_mulb: self.in o: _910 with obitwidth:16
bfloat16_t _911 = _output_cgra_stencil_2 f+ _910;
// _output_cgra_stencil_2 added as input _output_cgra_stencil_2
// dwfp_adda: self.in // dwfp_addb: _910 o: _911 with obitwidth:16
bfloat16_t _912 = _909 f+ _911;
// dwfp_adda: _909 // dwfp_addb: _911 o: _912 with obitwidth:16
bfloat16_t _913 = _908 f+ _912;
// dwfp_adda: _908 // dwfp_addb: _912 o: _913 with obitwidth:16
bfloat16_t _914 = _907 f+ _913;
// dwfp_adda: _907 // dwfp_addb: _913 o: _914 with obitwidth:16
// connected _914 to the output port
}

hcompute_output_cgra_stencil_18() {
bfloat16_t _942 = _kernel_cgra_stencil_9 f* _input_cgra_stencil_9;
// _kernel_cgra_stencil_9 added as input _kernel_cgra_stencil_9
// _input_cgra_stencil_9 added as input _input_cgra_stencil_9
// dwfp_mula: self.in // dwfp_mulb: self.in o: _942 with obitwidth:16
bfloat16_t _943 = _kernel_cgra_stencil_10 f* _input_cgra_stencil_10;
// _kernel_cgra_stencil_10 added as input _kernel_cgra_stencil_10
// _input_cgra_stencil_10 added as input _input_cgra_stencil_10
// dwfp_mula: self.in // dwfp_mulb: self.in o: _943 with obitwidth:16
bfloat16_t _944 = _kernel_cgra_stencil_11 f* _input_cgra_stencil_11;
// _kernel_cgra_stencil_11 added as input _kernel_cgra_stencil_11
// _input_cgra_stencil_11 added as input _input_cgra_stencil_11
// dwfp_mula: self.in // dwfp_mulb: self.in o: _944 with obitwidth:16
bfloat16_t _945 = _kernel_cgra_stencil_12 f* _input_cgra_stencil_12;
// _kernel_cgra_stencil_12 added as input _kernel_cgra_stencil_12
// _input_cgra_stencil_12 added as input _input_cgra_stencil_12
// dwfp_mula: self.in // dwfp_mulb: self.in o: _945 with obitwidth:16
bfloat16_t _946 = _output_cgra_stencil_3 f+ _945;
// _output_cgra_stencil_3 added as input _output_cgra_stencil_3
// dwfp_adda: self.in // dwfp_addb: _945 o: _946 with obitwidth:16
bfloat16_t _947 = _944 f+ _946;
// dwfp_adda: _944 // dwfp_addb: _946 o: _947 with obitwidth:16
bfloat16_t _948 = _943 f+ _947;
// dwfp_adda: _943 // dwfp_addb: _947 o: _948 with obitwidth:16
bfloat16_t _949 = _942 f+ _948;
// dwfp_adda: _942 // dwfp_addb: _948 o: _949 with obitwidth:16
// connected _949 to the output port
}

hcompute_output_cgra_stencil_19() {
bfloat16_t _977 = _kernel_cgra_stencil_13 f* _input_cgra_stencil_13;
// _kernel_cgra_stencil_13 added as input _kernel_cgra_stencil_13
// _input_cgra_stencil_13 added as input _input_cgra_stencil_13
// dwfp_mula: self.in // dwfp_mulb: self.in o: _977 with obitwidth:16
bfloat16_t _978 = _kernel_cgra_stencil_14 f* _input_cgra_stencil_14;
// _kernel_cgra_stencil_14 added as input _kernel_cgra_stencil_14
// _input_cgra_stencil_14 added as input _input_cgra_stencil_14
// dwfp_mula: self.in // dwfp_mulb: self.in o: _978 with obitwidth:16
bfloat16_t _979 = _kernel_cgra_stencil_15 f* _input_cgra_stencil_15;
// _kernel_cgra_stencil_15 added as input _kernel_cgra_stencil_15
// _input_cgra_stencil_15 added as input _input_cgra_stencil_15
// dwfp_mula: self.in // dwfp_mulb: self.in o: _979 with obitwidth:16
bfloat16_t _980 = _kernel_cgra_stencil_16 f* _input_cgra_stencil_16;
// _kernel_cgra_stencil_16 added as input _kernel_cgra_stencil_16
// _input_cgra_stencil_16 added as input _input_cgra_stencil_16
// dwfp_mula: self.in // dwfp_mulb: self.in o: _980 with obitwidth:16
bfloat16_t _981 = _output_cgra_stencil_4 f+ _980;
// _output_cgra_stencil_4 added as input _output_cgra_stencil_4
// dwfp_adda: self.in // dwfp_addb: _980 o: _981 with obitwidth:16
bfloat16_t _982 = _979 f+ _981;
// dwfp_adda: _979 // dwfp_addb: _981 o: _982 with obitwidth:16
bfloat16_t _983 = _978 f+ _982;
// dwfp_adda: _978 // dwfp_addb: _982 o: _983 with obitwidth:16
bfloat16_t _984 = _977 f+ _983;
// dwfp_adda: _977 // dwfp_addb: _983 o: _984 with obitwidth:16
// connected _984 to the output port
}

hcompute_output_cgra_stencil_20() {
bfloat16_t _1012 = _kernel_cgra_stencil_17 f* _input_cgra_stencil_17;
// _kernel_cgra_stencil_17 added as input _kernel_cgra_stencil_17
// _input_cgra_stencil_17 added as input _input_cgra_stencil_17
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1012 with obitwidth:16
bfloat16_t _1013 = _kernel_cgra_stencil_18 f* _input_cgra_stencil_18;
// _kernel_cgra_stencil_18 added as input _kernel_cgra_stencil_18
// _input_cgra_stencil_18 added as input _input_cgra_stencil_18
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1013 with obitwidth:16
bfloat16_t _1014 = _kernel_cgra_stencil_19 f* _input_cgra_stencil_19;
// _kernel_cgra_stencil_19 added as input _kernel_cgra_stencil_19
// _input_cgra_stencil_19 added as input _input_cgra_stencil_19
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1014 with obitwidth:16
bfloat16_t _1015 = _kernel_cgra_stencil_20 f* _input_cgra_stencil_20;
// _kernel_cgra_stencil_20 added as input _kernel_cgra_stencil_20
// _input_cgra_stencil_20 added as input _input_cgra_stencil_20
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1015 with obitwidth:16
bfloat16_t _1016 = _output_cgra_stencil_5 f+ _1015;
// _output_cgra_stencil_5 added as input _output_cgra_stencil_5
// dwfp_adda: self.in // dwfp_addb: _1015 o: _1016 with obitwidth:16
bfloat16_t _1017 = _1014 f+ _1016;
// dwfp_adda: _1014 // dwfp_addb: _1016 o: _1017 with obitwidth:16
bfloat16_t _1018 = _1013 f+ _1017;
// dwfp_adda: _1013 // dwfp_addb: _1017 o: _1018 with obitwidth:16
bfloat16_t _1019 = _1012 f+ _1018;
// dwfp_adda: _1012 // dwfp_addb: _1018 o: _1019 with obitwidth:16
// connected _1019 to the output port
}

hcompute_output_cgra_stencil_21() {
bfloat16_t _1047 = _kernel_cgra_stencil_21 f* _input_cgra_stencil_21;
// _kernel_cgra_stencil_21 added as input _kernel_cgra_stencil_21
// _input_cgra_stencil_21 added as input _input_cgra_stencil_21
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1047 with obitwidth:16
bfloat16_t _1048 = _kernel_cgra_stencil_22 f* _input_cgra_stencil_22;
// _kernel_cgra_stencil_22 added as input _kernel_cgra_stencil_22
// _input_cgra_stencil_22 added as input _input_cgra_stencil_22
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1048 with obitwidth:16
bfloat16_t _1049 = _kernel_cgra_stencil_23 f* _input_cgra_stencil_23;
// _kernel_cgra_stencil_23 added as input _kernel_cgra_stencil_23
// _input_cgra_stencil_23 added as input _input_cgra_stencil_23
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1049 with obitwidth:16
bfloat16_t _1050 = _kernel_cgra_stencil_24 f* _input_cgra_stencil_24;
// _kernel_cgra_stencil_24 added as input _kernel_cgra_stencil_24
// _input_cgra_stencil_24 added as input _input_cgra_stencil_24
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1050 with obitwidth:16
bfloat16_t _1051 = _output_cgra_stencil_6 f+ _1050;
// _output_cgra_stencil_6 added as input _output_cgra_stencil_6
// dwfp_adda: self.in // dwfp_addb: _1050 o: _1051 with obitwidth:16
bfloat16_t _1052 = _1049 f+ _1051;
// dwfp_adda: _1049 // dwfp_addb: _1051 o: _1052 with obitwidth:16
bfloat16_t _1053 = _1048 f+ _1052;
// dwfp_adda: _1048 // dwfp_addb: _1052 o: _1053 with obitwidth:16
bfloat16_t _1054 = _1047 f+ _1053;
// dwfp_adda: _1047 // dwfp_addb: _1053 o: _1054 with obitwidth:16
// connected _1054 to the output port
}

hcompute_output_cgra_stencil_22() {
bfloat16_t _1082 = _kernel_cgra_stencil_25 f* _input_cgra_stencil_25;
// _kernel_cgra_stencil_25 added as input _kernel_cgra_stencil_25
// _input_cgra_stencil_25 added as input _input_cgra_stencil_25
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1082 with obitwidth:16
bfloat16_t _1083 = _kernel_cgra_stencil_26 f* _input_cgra_stencil_26;
// _kernel_cgra_stencil_26 added as input _kernel_cgra_stencil_26
// _input_cgra_stencil_26 added as input _input_cgra_stencil_26
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1083 with obitwidth:16
bfloat16_t _1084 = _kernel_cgra_stencil_27 f* _input_cgra_stencil_27;
// _kernel_cgra_stencil_27 added as input _kernel_cgra_stencil_27
// _input_cgra_stencil_27 added as input _input_cgra_stencil_27
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1084 with obitwidth:16
bfloat16_t _1085 = _kernel_cgra_stencil_28 f* _input_cgra_stencil_28;
// _kernel_cgra_stencil_28 added as input _kernel_cgra_stencil_28
// _input_cgra_stencil_28 added as input _input_cgra_stencil_28
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1085 with obitwidth:16
bfloat16_t _1086 = _output_cgra_stencil_7 f+ _1085;
// _output_cgra_stencil_7 added as input _output_cgra_stencil_7
// dwfp_adda: self.in // dwfp_addb: _1085 o: _1086 with obitwidth:16
bfloat16_t _1087 = _1084 f+ _1086;
// dwfp_adda: _1084 // dwfp_addb: _1086 o: _1087 with obitwidth:16
bfloat16_t _1088 = _1083 f+ _1087;
// dwfp_adda: _1083 // dwfp_addb: _1087 o: _1088 with obitwidth:16
bfloat16_t _1089 = _1082 f+ _1088;
// dwfp_adda: _1082 // dwfp_addb: _1088 o: _1089 with obitwidth:16
// connected _1089 to the output port
}

hcompute_output_cgra_stencil_23() {
bfloat16_t _1117 = _kernel_cgra_stencil_29 f* _input_cgra_stencil_29;
// _kernel_cgra_stencil_29 added as input _kernel_cgra_stencil_29
// _input_cgra_stencil_29 added as input _input_cgra_stencil_29
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1117 with obitwidth:16
bfloat16_t _1118 = _kernel_cgra_stencil_30 f* _input_cgra_stencil_30;
// _kernel_cgra_stencil_30 added as input _kernel_cgra_stencil_30
// _input_cgra_stencil_30 added as input _input_cgra_stencil_30
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1118 with obitwidth:16
bfloat16_t _1119 = _kernel_cgra_stencil_31 f* _input_cgra_stencil_31;
// _kernel_cgra_stencil_31 added as input _kernel_cgra_stencil_31
// _input_cgra_stencil_31 added as input _input_cgra_stencil_31
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1119 with obitwidth:16
bfloat16_t _1120 = _kernel_cgra_stencil_32 f* _input_cgra_stencil_32;
// _kernel_cgra_stencil_32 added as input _kernel_cgra_stencil_32
// _input_cgra_stencil_32 added as input _input_cgra_stencil_32
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1120 with obitwidth:16
bfloat16_t _1121 = _output_cgra_stencil_8 f+ _1120;
// _output_cgra_stencil_8 added as input _output_cgra_stencil_8
// dwfp_adda: self.in // dwfp_addb: _1120 o: _1121 with obitwidth:16
bfloat16_t _1122 = _1119 f+ _1121;
// dwfp_adda: _1119 // dwfp_addb: _1121 o: _1122 with obitwidth:16
bfloat16_t _1123 = _1118 f+ _1122;
// dwfp_adda: _1118 // dwfp_addb: _1122 o: _1123 with obitwidth:16
bfloat16_t _1124 = _1117 f+ _1123;
// dwfp_adda: _1117 // dwfp_addb: _1123 o: _1124 with obitwidth:16
// connected _1124 to the output port
}

hcompute_output_cgra_stencil_24() {
bfloat16_t _1152 = _kernel_cgra_stencil_33 f* _input_cgra_stencil_33;
// _kernel_cgra_stencil_33 added as input _kernel_cgra_stencil_33
// _input_cgra_stencil_33 added as input _input_cgra_stencil_33
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1152 with obitwidth:16
bfloat16_t _1153 = _kernel_cgra_stencil_34 f* _input_cgra_stencil_34;
// _kernel_cgra_stencil_34 added as input _kernel_cgra_stencil_34
// _input_cgra_stencil_34 added as input _input_cgra_stencil_34
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1153 with obitwidth:16
bfloat16_t _1154 = _kernel_cgra_stencil_35 f* _input_cgra_stencil_35;
// _kernel_cgra_stencil_35 added as input _kernel_cgra_stencil_35
// _input_cgra_stencil_35 added as input _input_cgra_stencil_35
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1154 with obitwidth:16
bfloat16_t _1155 = _kernel_cgra_stencil_36 f* _input_cgra_stencil_36;
// _kernel_cgra_stencil_36 added as input _kernel_cgra_stencil_36
// _input_cgra_stencil_36 added as input _input_cgra_stencil_36
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1155 with obitwidth:16
bfloat16_t _1156 = _output_cgra_stencil_9 f+ _1155;
// _output_cgra_stencil_9 added as input _output_cgra_stencil_9
// dwfp_adda: self.in // dwfp_addb: _1155 o: _1156 with obitwidth:16
bfloat16_t _1157 = _1154 f+ _1156;
// dwfp_adda: _1154 // dwfp_addb: _1156 o: _1157 with obitwidth:16
bfloat16_t _1158 = _1153 f+ _1157;
// dwfp_adda: _1153 // dwfp_addb: _1157 o: _1158 with obitwidth:16
bfloat16_t _1159 = _1152 f+ _1158;
// dwfp_adda: _1152 // dwfp_addb: _1158 o: _1159 with obitwidth:16
// connected _1159 to the output port
}

hcompute_output_cgra_stencil_25() {
bfloat16_t _1187 = _kernel_cgra_stencil_37 f* _input_cgra_stencil_37;
// _kernel_cgra_stencil_37 added as input _kernel_cgra_stencil_37
// _input_cgra_stencil_37 added as input _input_cgra_stencil_37
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1187 with obitwidth:16
bfloat16_t _1188 = _kernel_cgra_stencil_38 f* _input_cgra_stencil_38;
// _kernel_cgra_stencil_38 added as input _kernel_cgra_stencil_38
// _input_cgra_stencil_38 added as input _input_cgra_stencil_38
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1188 with obitwidth:16
bfloat16_t _1189 = _kernel_cgra_stencil_39 f* _input_cgra_stencil_39;
// _kernel_cgra_stencil_39 added as input _kernel_cgra_stencil_39
// _input_cgra_stencil_39 added as input _input_cgra_stencil_39
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1189 with obitwidth:16
bfloat16_t _1190 = _kernel_cgra_stencil_40 f* _input_cgra_stencil_40;
// _kernel_cgra_stencil_40 added as input _kernel_cgra_stencil_40
// _input_cgra_stencil_40 added as input _input_cgra_stencil_40
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1190 with obitwidth:16
bfloat16_t _1191 = _output_cgra_stencil_10 f+ _1190;
// _output_cgra_stencil_10 added as input _output_cgra_stencil_10
// dwfp_adda: self.in // dwfp_addb: _1190 o: _1191 with obitwidth:16
bfloat16_t _1192 = _1189 f+ _1191;
// dwfp_adda: _1189 // dwfp_addb: _1191 o: _1192 with obitwidth:16
bfloat16_t _1193 = _1188 f+ _1192;
// dwfp_adda: _1188 // dwfp_addb: _1192 o: _1193 with obitwidth:16
bfloat16_t _1194 = _1187 f+ _1193;
// dwfp_adda: _1187 // dwfp_addb: _1193 o: _1194 with obitwidth:16
// connected _1194 to the output port
}

hcompute_output_cgra_stencil_26() {
bfloat16_t _1222 = _kernel_cgra_stencil_41 f* _input_cgra_stencil_41;
// _kernel_cgra_stencil_41 added as input _kernel_cgra_stencil_41
// _input_cgra_stencil_41 added as input _input_cgra_stencil_41
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1222 with obitwidth:16
bfloat16_t _1223 = _kernel_cgra_stencil_42 f* _input_cgra_stencil_42;
// _kernel_cgra_stencil_42 added as input _kernel_cgra_stencil_42
// _input_cgra_stencil_42 added as input _input_cgra_stencil_42
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1223 with obitwidth:16
bfloat16_t _1224 = _kernel_cgra_stencil_43 f* _input_cgra_stencil_43;
// _kernel_cgra_stencil_43 added as input _kernel_cgra_stencil_43
// _input_cgra_stencil_43 added as input _input_cgra_stencil_43
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1224 with obitwidth:16
bfloat16_t _1225 = _kernel_cgra_stencil_44 f* _input_cgra_stencil_44;
// _kernel_cgra_stencil_44 added as input _kernel_cgra_stencil_44
// _input_cgra_stencil_44 added as input _input_cgra_stencil_44
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1225 with obitwidth:16
bfloat16_t _1226 = _output_cgra_stencil_11 f+ _1225;
// _output_cgra_stencil_11 added as input _output_cgra_stencil_11
// dwfp_adda: self.in // dwfp_addb: _1225 o: _1226 with obitwidth:16
bfloat16_t _1227 = _1224 f+ _1226;
// dwfp_adda: _1224 // dwfp_addb: _1226 o: _1227 with obitwidth:16
bfloat16_t _1228 = _1223 f+ _1227;
// dwfp_adda: _1223 // dwfp_addb: _1227 o: _1228 with obitwidth:16
bfloat16_t _1229 = _1222 f+ _1228;
// dwfp_adda: _1222 // dwfp_addb: _1228 o: _1229 with obitwidth:16
// connected _1229 to the output port
}

hcompute_output_cgra_stencil_27() {
bfloat16_t _1257 = _kernel_cgra_stencil_45 f* _input_cgra_stencil_45;
// _kernel_cgra_stencil_45 added as input _kernel_cgra_stencil_45
// _input_cgra_stencil_45 added as input _input_cgra_stencil_45
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1257 with obitwidth:16
bfloat16_t _1258 = _kernel_cgra_stencil_46 f* _input_cgra_stencil_46;
// _kernel_cgra_stencil_46 added as input _kernel_cgra_stencil_46
// _input_cgra_stencil_46 added as input _input_cgra_stencil_46
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1258 with obitwidth:16
bfloat16_t _1259 = _kernel_cgra_stencil_47 f* _input_cgra_stencil_47;
// _kernel_cgra_stencil_47 added as input _kernel_cgra_stencil_47
// _input_cgra_stencil_47 added as input _input_cgra_stencil_47
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1259 with obitwidth:16
bfloat16_t _1260 = _kernel_cgra_stencil_48 f* _input_cgra_stencil_48;
// _kernel_cgra_stencil_48 added as input _kernel_cgra_stencil_48
// _input_cgra_stencil_48 added as input _input_cgra_stencil_48
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1260 with obitwidth:16
bfloat16_t _1261 = _output_cgra_stencil_12 f+ _1260;
// _output_cgra_stencil_12 added as input _output_cgra_stencil_12
// dwfp_adda: self.in // dwfp_addb: _1260 o: _1261 with obitwidth:16
bfloat16_t _1262 = _1259 f+ _1261;
// dwfp_adda: _1259 // dwfp_addb: _1261 o: _1262 with obitwidth:16
bfloat16_t _1263 = _1258 f+ _1262;
// dwfp_adda: _1258 // dwfp_addb: _1262 o: _1263 with obitwidth:16
bfloat16_t _1264 = _1257 f+ _1263;
// dwfp_adda: _1257 // dwfp_addb: _1263 o: _1264 with obitwidth:16
// connected _1264 to the output port
}

hcompute_output_cgra_stencil_28() {
bfloat16_t _1292 = _kernel_cgra_stencil_49 f* _input_cgra_stencil_49;
// _kernel_cgra_stencil_49 added as input _kernel_cgra_stencil_49
// _input_cgra_stencil_49 added as input _input_cgra_stencil_49
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1292 with obitwidth:16
bfloat16_t _1293 = _kernel_cgra_stencil_50 f* _input_cgra_stencil_50;
// _kernel_cgra_stencil_50 added as input _kernel_cgra_stencil_50
// _input_cgra_stencil_50 added as input _input_cgra_stencil_50
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1293 with obitwidth:16
bfloat16_t _1294 = _kernel_cgra_stencil_51 f* _input_cgra_stencil_51;
// _kernel_cgra_stencil_51 added as input _kernel_cgra_stencil_51
// _input_cgra_stencil_51 added as input _input_cgra_stencil_51
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1294 with obitwidth:16
bfloat16_t _1295 = _kernel_cgra_stencil_52 f* _input_cgra_stencil_52;
// _kernel_cgra_stencil_52 added as input _kernel_cgra_stencil_52
// _input_cgra_stencil_52 added as input _input_cgra_stencil_52
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1295 with obitwidth:16
bfloat16_t _1296 = _output_cgra_stencil_13 f+ _1295;
// _output_cgra_stencil_13 added as input _output_cgra_stencil_13
// dwfp_adda: self.in // dwfp_addb: _1295 o: _1296 with obitwidth:16
bfloat16_t _1297 = _1294 f+ _1296;
// dwfp_adda: _1294 // dwfp_addb: _1296 o: _1297 with obitwidth:16
bfloat16_t _1298 = _1293 f+ _1297;
// dwfp_adda: _1293 // dwfp_addb: _1297 o: _1298 with obitwidth:16
bfloat16_t _1299 = _1292 f+ _1298;
// dwfp_adda: _1292 // dwfp_addb: _1298 o: _1299 with obitwidth:16
// connected _1299 to the output port
}

hcompute_output_cgra_stencil_29() {
bfloat16_t _1327 = _kernel_cgra_stencil_53 f* _input_cgra_stencil_53;
// _kernel_cgra_stencil_53 added as input _kernel_cgra_stencil_53
// _input_cgra_stencil_53 added as input _input_cgra_stencil_53
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1327 with obitwidth:16
bfloat16_t _1328 = _kernel_cgra_stencil_54 f* _input_cgra_stencil_54;
// _kernel_cgra_stencil_54 added as input _kernel_cgra_stencil_54
// _input_cgra_stencil_54 added as input _input_cgra_stencil_54
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1328 with obitwidth:16
bfloat16_t _1329 = _kernel_cgra_stencil_55 f* _input_cgra_stencil_55;
// _kernel_cgra_stencil_55 added as input _kernel_cgra_stencil_55
// _input_cgra_stencil_55 added as input _input_cgra_stencil_55
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1329 with obitwidth:16
bfloat16_t _1330 = _kernel_cgra_stencil_56 f* _input_cgra_stencil_56;
// _kernel_cgra_stencil_56 added as input _kernel_cgra_stencil_56
// _input_cgra_stencil_56 added as input _input_cgra_stencil_56
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1330 with obitwidth:16
bfloat16_t _1331 = _output_cgra_stencil_14 f+ _1330;
// _output_cgra_stencil_14 added as input _output_cgra_stencil_14
// dwfp_adda: self.in // dwfp_addb: _1330 o: _1331 with obitwidth:16
bfloat16_t _1332 = _1329 f+ _1331;
// dwfp_adda: _1329 // dwfp_addb: _1331 o: _1332 with obitwidth:16
bfloat16_t _1333 = _1328 f+ _1332;
// dwfp_adda: _1328 // dwfp_addb: _1332 o: _1333 with obitwidth:16
bfloat16_t _1334 = _1327 f+ _1333;
// dwfp_adda: _1327 // dwfp_addb: _1333 o: _1334 with obitwidth:16
// connected _1334 to the output port
}

hcompute_output_cgra_stencil_30() {
bfloat16_t _1362 = _kernel_cgra_stencil_57 f* _input_cgra_stencil_57;
// _kernel_cgra_stencil_57 added as input _kernel_cgra_stencil_57
// _input_cgra_stencil_57 added as input _input_cgra_stencil_57
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1362 with obitwidth:16
bfloat16_t _1363 = _kernel_cgra_stencil_58 f* _input_cgra_stencil_58;
// _kernel_cgra_stencil_58 added as input _kernel_cgra_stencil_58
// _input_cgra_stencil_58 added as input _input_cgra_stencil_58
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1363 with obitwidth:16
bfloat16_t _1364 = _kernel_cgra_stencil_59 f* _input_cgra_stencil_59;
// _kernel_cgra_stencil_59 added as input _kernel_cgra_stencil_59
// _input_cgra_stencil_59 added as input _input_cgra_stencil_59
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1364 with obitwidth:16
bfloat16_t _1365 = _kernel_cgra_stencil_60 f* _input_cgra_stencil_60;
// _kernel_cgra_stencil_60 added as input _kernel_cgra_stencil_60
// _input_cgra_stencil_60 added as input _input_cgra_stencil_60
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1365 with obitwidth:16
bfloat16_t _1366 = _output_cgra_stencil_15 f+ _1365;
// _output_cgra_stencil_15 added as input _output_cgra_stencil_15
// dwfp_adda: self.in // dwfp_addb: _1365 o: _1366 with obitwidth:16
bfloat16_t _1367 = _1364 f+ _1366;
// dwfp_adda: _1364 // dwfp_addb: _1366 o: _1367 with obitwidth:16
bfloat16_t _1368 = _1363 f+ _1367;
// dwfp_adda: _1363 // dwfp_addb: _1367 o: _1368 with obitwidth:16
bfloat16_t _1369 = _1362 f+ _1368;
// dwfp_adda: _1362 // dwfp_addb: _1368 o: _1369 with obitwidth:16
// connected _1369 to the output port
}

hcompute_output_cgra_stencil_31() {
bfloat16_t _1397 = _kernel_cgra_stencil_61 f* _input_cgra_stencil_61;
// _kernel_cgra_stencil_61 added as input _kernel_cgra_stencil_61
// _input_cgra_stencil_61 added as input _input_cgra_stencil_61
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1397 with obitwidth:16
bfloat16_t _1398 = _kernel_cgra_stencil_62 f* _input_cgra_stencil_62;
// _kernel_cgra_stencil_62 added as input _kernel_cgra_stencil_62
// _input_cgra_stencil_62 added as input _input_cgra_stencil_62
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1398 with obitwidth:16
bfloat16_t _1399 = _kernel_cgra_stencil_63 f* _input_cgra_stencil_63;
// _kernel_cgra_stencil_63 added as input _kernel_cgra_stencil_63
// _input_cgra_stencil_63 added as input _input_cgra_stencil_63
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1399 with obitwidth:16
bfloat16_t _1400 = _kernel_cgra_stencil_64 f* _input_cgra_stencil_64;
// _kernel_cgra_stencil_64 added as input _kernel_cgra_stencil_64
// _input_cgra_stencil_64 added as input _input_cgra_stencil_64
// dwfp_mula: self.in // dwfp_mulb: self.in o: _1400 with obitwidth:16
bfloat16_t _1401 = _output_cgra_stencil_16 f+ _1400;
// _output_cgra_stencil_16 added as input _output_cgra_stencil_16
// dwfp_adda: self.in // dwfp_addb: _1400 o: _1401 with obitwidth:16
bfloat16_t _1402 = _1399 f+ _1401;
// dwfp_adda: _1399 // dwfp_addb: _1401 o: _1402 with obitwidth:16
bfloat16_t _1403 = _1398 f+ _1402;
// dwfp_adda: _1398 // dwfp_addb: _1402 o: _1403 with obitwidth:16
bfloat16_t _1404 = _1397 f+ _1403;
// dwfp_adda: _1397 // dwfp_addb: _1403 o: _1404 with obitwidth:16
// connected _1404 to the output port
}

hcompute_output_glb_stencil() {
bfloat16_t _1428 = bfloat_from_bits(1086324736 /* 6 */);
bfloat16_t _1429 = _output_cgra_stencil_17 <fmin> _1428;
// _output_cgra_stencil_17 added as input _output_cgra_stencil_17
// created fconst: fconst6__1428 with name _1428 with float value 6.000000
// fmina: self.in // fminb: _1428 o: _1429 with obitwidth:16
bfloat16_t _1430 = bfloat_from_bits(0 /* 0 */);
bfloat16_t _1431 = _1429 <fmax> _1430;
// created fconst: fconst0__1430 with name _1430 with float value 0.000000
// fmaxa: _1429 // fmaxb: _1430 o: _1431 with obitwidth:16
// connected _1431 to the output port
}

hcompute_output_glb_stencil_1() {
bfloat16_t _1446 = bfloat_from_bits(1086324736 /* 6 */);
bfloat16_t _1447 = _output_cgra_stencil_18 <fmin> _1446;
// _output_cgra_stencil_18 added as input _output_cgra_stencil_18
// created fconst: fconst6__1446 with name _1446 with float value 6.000000
// fmina: self.in // fminb: _1446 o: _1447 with obitwidth:16
bfloat16_t _1448 = bfloat_from_bits(0 /* 0 */);
bfloat16_t _1449 = _1447 <fmax> _1448;
// created fconst: fconst0__1448 with name _1448 with float value 0.000000
// fmaxa: _1447 // fmaxb: _1448 o: _1449 with obitwidth:16
// connected _1449 to the output port
}

hcompute_output_glb_stencil_2() {
bfloat16_t _1465 = bfloat_from_bits(1086324736 /* 6 */);
bfloat16_t _1466 = _output_cgra_stencil_19 <fmin> _1465;
// _output_cgra_stencil_19 added as input _output_cgra_stencil_19
// created fconst: fconst6__1465 with name _1465 with float value 6.000000
// fmina: self.in // fminb: _1465 o: _1466 with obitwidth:16
bfloat16_t _1467 = bfloat_from_bits(0 /* 0 */);
bfloat16_t _1468 = _1466 <fmax> _1467;
// created fconst: fconst0__1467 with name _1467 with float value 0.000000
// fmaxa: _1466 // fmaxb: _1467 o: _1468 with obitwidth:16
// connected _1468 to the output port
}

hcompute_output_glb_stencil_3() {
bfloat16_t _1484 = bfloat_from_bits(1086324736 /* 6 */);
bfloat16_t _1485 = _output_cgra_stencil_20 <fmin> _1484;
// _output_cgra_stencil_20 added as input _output_cgra_stencil_20
// created fconst: fconst6__1484 with name _1484 with float value 6.000000
// fmina: self.in // fminb: _1484 o: _1485 with obitwidth:16
bfloat16_t _1486 = bfloat_from_bits(0 /* 0 */);
bfloat16_t _1487 = _1485 <fmax> _1486;
// created fconst: fconst0__1486 with name _1486 with float value 0.000000
// fmaxa: _1485 // fmaxb: _1486 o: _1487 with obitwidth:16
// connected _1487 to the output port
}

hcompute_hw_output_stencil() {
// _output_glb_stencil_1 added as input _output_glb_stencil_1
// connected _output_glb_stencil_1 to the output port
}

hcompute_hw_output_stencil_1() {
// _output_glb_stencil_2 added as input _output_glb_stencil_2
// connected _output_glb_stencil_2 to the output port
}

hcompute_hw_output_stencil_2() {
// _output_glb_stencil_3 added as input _output_glb_stencil_3
// connected _output_glb_stencil_3 to the output port
}

hcompute_hw_output_stencil_3() {
// _output_glb_stencil_4 added as input _output_glb_stencil_4
// connected _output_glb_stencil_4 to the output port
}

