// Seed: 572032589
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri0 id_9,
    input wand id_10,
    input wor id_11,
    output supply1 id_12,
    output tri0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input uwire id_16,
    output supply1 id_17,
    input supply0 id_18,
    output supply0 id_19,
    input supply0 id_20,
    input wor id_21,
    output tri1 id_22,
    input wor id_23,
    output supply1 id_24,
    output wor id_25,
    input tri1 id_26,
    input tri1 id_27,
    output tri id_28,
    input wor id_29,
    input tri id_30,
    input supply1 id_31,
    output wor id_32,
    input uwire id_33,
    input supply1 id_34
);
  initial id_22 = id_23;
  always disable id_36;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wand id_6,
    input wor id_7
);
  wire id_9 = !(1);
  module_0(
      id_3,
      id_1,
      id_1,
      id_3,
      id_5,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4,
      id_7,
      id_5,
      id_0,
      id_3,
      id_1,
      id_7,
      id_0,
      id_1,
      id_5,
      id_4,
      id_4,
      id_2,
      id_7,
      id_2,
      id_0,
      id_3,
      id_6,
      id_5,
      id_1,
      id_3,
      id_3,
      id_0,
      id_6,
      id_4
  );
endmodule
